Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jun 29 09:15:39 2021
| Host         : Xiaoxin-Air14-IKBR running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1738)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1831)
5. checking no_input_delay (6)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1738)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: BackgroundRenderer/PrescaledClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Display32Bit/PreScaler_reg[17]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/FSM_sequential_fsm_state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/FSM_sequential_fsm_state_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[10]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[1]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[2]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[3]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[4]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[5]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[6]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[7]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[8]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: MEMS/i_uart_rx/cycle_counter_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: OverlayRenderer/PrescaledClk_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: VGADisplay/Prescaler_reg[1]/Q (HIGH)

 There are 354 register/latch pins with no clock driven by root clock pin: VGADisplay/VSync_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: bgm/cl/clkop_reg_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: bgm/fenpin/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1831)
---------------------------------------------------
 There are 1831 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.808        0.000                      0                  841        0.147        0.000                      0                  841        4.500        0.000                       0                   394  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 1.808        0.000                      0                  841        0.147        0.000                      0                  841        4.500        0.000                       0                   394  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 2.118ns (26.416%)  route 5.900ns (73.584%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.784    11.501    MainFSM/LayerOutput[15]_i_6__0[12]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.118    11.619 f  MainFSM/LayerOutput[15]_i_14__0/O
                         net (fo=1, routed)           0.437    12.055    VGADisplay/LayerOutput_reg[15]_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I5_O)        0.326    12.381 r  VGADisplay/LayerOutput[15]_i_6__0/O
                         net (fo=1, routed)           0.716    13.098    MainFSM/LayerOutput_reg[15]_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.222 r  MainFSM/LayerOutput[15]_i_1__0/O
                         net (fo=1, routed)           0.000    13.222    OverlayRenderer/LayerOutput_reg[15]_1[12]
    SLICE_X38Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.434    14.801    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[15]/C
                         clock pessimism              0.187    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)        0.077    15.030    OverlayRenderer/LayerOutput_reg[15]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 PipeRenderer/CurrentROMAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PipeRenderer/LayerOutput_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 1.617ns (19.887%)  route 6.514ns (80.113%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.643     5.189    PipeRenderer/Clk_IBUF_BUFG
    DSP48_X1Y9           DSP48E1                                      r  PipeRenderer/CurrentROMAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.623 r  PipeRenderer/CurrentROMAddress_reg/P[5]
                         net (fo=571, routed)         2.470     8.093    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X63Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_116/O
                         net (fo=3, routed)           1.025     9.242    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_116_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.366 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_90/O
                         net (fo=1, routed)           0.000     9.366    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_90_n_0
    SLICE_X63Y4          MUXF7 (Prop_muxf7_I0_O)      0.238     9.604 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_39/O
                         net (fo=1, routed)           0.000     9.604    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_39_n_0
    SLICE_X63Y4          MUXF8 (Prop_muxf8_I0_O)      0.104     9.708 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_14/O
                         net (fo=1, routed)           0.748    10.456    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_14_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.316    10.772 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.578    11.350    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0_i_4_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.474 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           1.693    13.167    PipeRenderer/PipeGraphData[12]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.153    13.320 r  PipeRenderer/LayerOutput[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.320    PipeRenderer/LayerOutput[12]_i_1__0_n_0
    SLICE_X52Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.441    14.808    PipeRenderer/Clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[12]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.118    15.150    PipeRenderer/LayerOutput_reg[12]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 2.118ns (27.199%)  route 5.669ns (72.801%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.969    11.686    MainFSM/LayerOutput[15]_i_6__0[8]
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.116    11.802 f  MainFSM/LayerOutput[11]_i_6/O
                         net (fo=1, routed)           0.310    12.111    VGADisplay/LayerOutput_reg[11]_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.328    12.439 r  VGADisplay/LayerOutput[11]_i_4/O
                         net (fo=1, routed)           0.427    12.867    MainFSM/LayerOutput_reg[11]_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.991 r  MainFSM/LayerOutput[11]_i_1__2/O
                         net (fo=1, routed)           0.000    12.991    OverlayRenderer/LayerOutput_reg[15]_1[8]
    SLICE_X36Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.433    14.800    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[11]/C
                         clock pessimism              0.187    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.029    14.981    OverlayRenderer/LayerOutput_reg[11]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 2.125ns (27.341%)  route 5.647ns (72.659%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.793    11.510    MainFSM/LayerOutput[15]_i_6__0[4]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.119    11.629 f  MainFSM/LayerOutput[7]_i_6/O
                         net (fo=1, routed)           0.320    11.949    VGADisplay/LayerOutput_reg[7]_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.332    12.281 r  VGADisplay/LayerOutput[7]_i_4/O
                         net (fo=1, routed)           0.571    12.852    MainFSM/LayerOutput_reg[7]_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.976 r  MainFSM/LayerOutput[7]_i_1__2/O
                         net (fo=1, routed)           0.000    12.976    OverlayRenderer/LayerOutput_reg[15]_1[4]
    SLICE_X36Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.433    14.800    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[7]/C
                         clock pessimism              0.187    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.031    14.983    OverlayRenderer/LayerOutput_reg[7]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 PipeRenderer/CurrentROMAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PipeRenderer/LayerOutput_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 1.401ns (17.625%)  route 6.548ns (82.375%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.643     5.189    PipeRenderer/Clk_IBUF_BUFG
    DSP48_X1Y9           DSP48E1                                      r  PipeRenderer/CurrentROMAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.623 r  PipeRenderer/CurrentROMAddress_reg/P[4]
                         net (fo=559, routed)         1.799     7.422    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.546 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_71/O
                         net (fo=6, routed)           0.955     8.501    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_71_n_0
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.152     8.653 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_24/O
                         net (fo=1, routed)           0.796     9.449    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_24_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I2_O)        0.326     9.775 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.807    10.582    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_6_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.706 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.871    11.576    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.320    13.021    PipeRenderer/PipeGraphData[9]
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.117    13.138 r  PipeRenderer/LayerOutput[9]_i_1/O
                         net (fo=1, routed)           0.000    13.138    PipeRenderer/LayerOutput[9]_i_1_n_0
    SLICE_X52Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.441    14.808    PipeRenderer/Clk_IBUF_BUFG
    SLICE_X52Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[9]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y30         FDRE (Setup_fdre_C_D)        0.118    15.150    PipeRenderer/LayerOutput_reg[9]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 2.139ns (27.242%)  route 5.713ns (72.758%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.980    11.697    MainFSM/LayerOutput[15]_i_6__0[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.117    11.814 f  MainFSM/LayerOutput[5]_i_6/O
                         net (fo=1, routed)           0.344    12.158    VGADisplay/LayerOutput_reg[5]_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.348    12.506 r  VGADisplay/LayerOutput[5]_i_4/O
                         net (fo=1, routed)           0.426    12.932    MainFSM/LayerOutput_reg[5]_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.056 r  MainFSM/LayerOutput[5]_i_1__2/O
                         net (fo=1, routed)           0.000    13.056    OverlayRenderer/LayerOutput_reg[15]_1[2]
    SLICE_X34Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.433    14.800    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[5]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.079    15.103    OverlayRenderer/LayerOutput_reg[5]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.056    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 1.922ns (24.924%)  route 5.790ns (75.076%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.793    11.510    MainFSM/LayerOutput[15]_i_6__0[3]
    SLICE_X33Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.634 f  MainFSM/LayerOutput[6]_i_6/O
                         net (fo=1, routed)           0.443    12.077    VGADisplay/LayerOutput_reg[6]_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.201 r  VGADisplay/LayerOutput[6]_i_4/O
                         net (fo=1, routed)           0.590    12.791    MainFSM/LayerOutput_reg[6]_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I4_O)        0.124    12.915 r  MainFSM/LayerOutput[6]_i_1__2/O
                         net (fo=1, routed)           0.000    12.915    OverlayRenderer/LayerOutput_reg[15]_1[3]
    SLICE_X39Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.433    14.800    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  OverlayRenderer/LayerOutput_reg[6]/C
                         clock pessimism              0.187    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)        0.029    14.981    OverlayRenderer/LayerOutput_reg[6]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 2.118ns (27.325%)  route 5.633ns (72.675%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.827    11.544    MainFSM/LayerOutput[15]_i_6__0[6]
    SLICE_X33Y29         LUT3 (Prop_lut3_I0_O)        0.118    11.662 f  MainFSM/LayerOutput[9]_i_6/O
                         net (fo=1, routed)           0.436    12.098    VGADisplay/LayerOutput_reg[9]_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I5_O)        0.326    12.424 r  VGADisplay/LayerOutput[9]_i_4/O
                         net (fo=1, routed)           0.407    12.831    MainFSM/LayerOutput_reg[9]_0
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.124    12.955 r  MainFSM/LayerOutput[9]_i_1__1/O
                         net (fo=1, routed)           0.000    12.955    OverlayRenderer/LayerOutput_reg[15]_1[6]
    SLICE_X33Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.434    14.801    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X33Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[9]/C
                         clock pessimism              0.259    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031    15.056    OverlayRenderer/LayerOutput_reg[9]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 PipeRenderer/CurrentROMAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PipeRenderer/LayerOutput_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.817ns  (logic 1.823ns (23.320%)  route 5.994ns (76.680%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.643     5.189    PipeRenderer/Clk_IBUF_BUFG
    DSP48_X1Y9           DSP48E1                                      r  PipeRenderer/CurrentROMAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.623 r  PipeRenderer/CurrentROMAddress_reg/P[0]
                         net (fo=568, routed)         2.548     8.171    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X58Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.295 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_124/O
                         net (fo=2, routed)           0.836     9.131    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_124_n_0
    SLICE_X55Y4          LUT6 (Prop_lut6_I0_O)        0.124     9.255 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_63/O
                         net (fo=1, routed)           0.000     9.255    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_63_n_0
    SLICE_X55Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     9.467 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_25/O
                         net (fo=1, routed)           0.596    10.063    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_25_n_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I4_O)        0.299    10.362 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    10.362    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_7_n_0
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I0_O)      0.209    10.571 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.565    11.137    PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I1_O)        0.297    11.434 r  PipeRenderer/PipeROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           1.448    12.882    PipeRenderer/PipeGraphData[13]
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.124    13.006 r  PipeRenderer/LayerOutput[13]_i_1/O
                         net (fo=1, routed)           0.000    13.006    PipeRenderer/LayerOutput[13]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.441    14.808    PipeRenderer/Clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  PipeRenderer/LayerOutput_reg[13]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.077    15.109    PipeRenderer/LayerOutput_reg[13]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 OverlayRenderer/p_1_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OverlayRenderer/LayerOutput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 1.922ns (25.113%)  route 5.731ns (74.887%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.546 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.658     5.204    OverlayRenderer/Clk_IBUF_BUFG
    DSP48_X0Y16          DSP48E1                                      r  OverlayRenderer/p_1_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434     5.638 r  OverlayRenderer/p_1_out/P[3]
                         net (fo=77, routed)          1.653     7.291    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X29Y39         LUT5 (Prop_lut5_I2_O)        0.150     7.441 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73/O
                         net (fo=2, routed)           0.665     8.107    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_73_n_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I1_O)        0.326     8.433 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43/O
                         net (fo=1, routed)           0.000     8.433    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_43_n_0
    SLICE_X28Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     8.650 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.881     9.531    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X14Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.830 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.763    10.593    OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124    10.717 r  OverlayRenderer/NumberROM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=9, routed)           0.969    11.686    MainFSM/LayerOutput[15]_i_6__0[7]
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.124    11.810 f  MainFSM/LayerOutput[10]_i_6/O
                         net (fo=1, routed)           0.492    12.302    VGADisplay/LayerOutput_reg[10]_0
    SLICE_X34Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.426 r  VGADisplay/LayerOutput[10]_i_4/O
                         net (fo=1, routed)           0.308    12.733    MainFSM/LayerOutput_reg[10]_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I4_O)        0.124    12.857 r  MainFSM/LayerOutput[10]_i_1__2/O
                         net (fo=1, routed)           0.000    12.857    OverlayRenderer/LayerOutput_reg[15]_1[7]
    SLICE_X36Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.367 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         1.434    14.801    OverlayRenderer/Clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  OverlayRenderer/LayerOutput_reg[10]/C
                         clock pessimism              0.187    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X36Y29         FDRE (Setup_fdre_C_D)        0.029    14.982    OverlayRenderer/LayerOutput_reg[10]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -12.857    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MEMSProcessor/DeBounce2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMSProcessor/DeBounce2/AfterDebouncedButton_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.563     1.469    MEMSProcessor/DeBounce2/Clk_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  MEMSProcessor/DeBounce2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  MEMSProcessor/DeBounce2/count_reg[18]/Q
                         net (fo=2, routed)           0.065     1.675    MEMSProcessor/DeBounce2/count_reg[18]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  MEMSProcessor/DeBounce2/AfterDebouncedButton_i_1__6/O
                         net (fo=1, routed)           0.000     1.720    MEMSProcessor/DeBounce2/AfterDebouncedButton_i_1__6_n_0
    SLICE_X33Y45         FDRE                                         r  MEMSProcessor/DeBounce2/AfterDebouncedButton_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.832     1.983    MEMSProcessor/DeBounce2/Clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  MEMSProcessor/DeBounce2/AfterDebouncedButton_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.091     1.573    MEMSProcessor/DeBounce2/AfterDebouncedButton_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ButtonProcessor/DeBounce2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonProcessor/DeBounce2/AfterDebouncedButton_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.563     1.469    ButtonProcessor/DeBounce2/Clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  ButtonProcessor/DeBounce2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ButtonProcessor/DeBounce2/count_reg[18]/Q
                         net (fo=2, routed)           0.069     1.679    ButtonProcessor/DeBounce2/count_reg[18]
    SLICE_X36Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.724 r  ButtonProcessor/DeBounce2/AfterDebouncedButton_i_1__1/O
                         net (fo=1, routed)           0.000     1.724    ButtonProcessor/DeBounce2/AfterDebouncedButton_i_1__1_n_0
    SLICE_X36Y44         FDRE                                         r  ButtonProcessor/DeBounce2/AfterDebouncedButton_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.832     1.983    ButtonProcessor/DeBounce2/Clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  ButtonProcessor/DeBounce2/AfterDebouncedButton_reg/C
                         clock pessimism             -0.501     1.482    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.091     1.573    ButtonProcessor/DeBounce2/AfterDebouncedButton_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 MEMSProcessor/DeBounce3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMSProcessor/DeBounce3/AfterDebouncedButton_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.563     1.469    MEMSProcessor/DeBounce3/Clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  MEMSProcessor/DeBounce3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  MEMSProcessor/DeBounce3/count_reg[18]/Q
                         net (fo=2, routed)           0.069     1.679    MEMSProcessor/DeBounce3/count_reg[18]
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.724 r  MEMSProcessor/DeBounce3/AfterDebouncedButton_i_1__7/O
                         net (fo=1, routed)           0.000     1.724    MEMSProcessor/DeBounce3/AfterDebouncedButton_i_1__7_n_0
    SLICE_X28Y46         FDRE                                         r  MEMSProcessor/DeBounce3/AfterDebouncedButton_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.833     1.984    MEMSProcessor/DeBounce3/Clk_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  MEMSProcessor/DeBounce3/AfterDebouncedButton_reg/C
                         clock pessimism             -0.502     1.482    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.091     1.573    MEMSProcessor/DeBounce3/AfterDebouncedButton_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MEMS/i_uart_rx/cycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMS/i_uart_rx/cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.471    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  MEMS/i_uart_rx/cycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MEMS/i_uart_rx/cycle_counter_reg[3]/Q
                         net (fo=5, routed)           0.110     1.722    MEMS/i_uart_rx/cycle_counter_reg[3]
    SLICE_X54Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  MEMS/i_uart_rx/cycle_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.767    MEMS/i_uart_rx/p_0_in__0[5]
    SLICE_X54Y52         FDRE                                         r  MEMS/i_uart_rx/cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.835     1.987    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  MEMS/i_uart_rx/cycle_counter_reg[5]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.120     1.604    MEMS/i_uart_rx/cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MEMS/i_uart_rx/recieved_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMS/i_uart_rx/uart_rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.471    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  MEMS/i_uart_rx/recieved_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  MEMS/i_uart_rx/recieved_data_reg[2]/Q
                         net (fo=2, routed)           0.062     1.697    MEMS/i_uart_rx/p_1_in[1]
    SLICE_X51Y52         FDRE                                         r  MEMS/i_uart_rx/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.835     1.987    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  MEMS/i_uart_rx/uart_rx_data_reg[2]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.047     1.531    MEMS/i_uart_rx/uart_rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MEMSProcessor/DeBounce4/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMSProcessor/DeBounce4/AfterDebouncedButton_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.562     1.468    MEMSProcessor/DeBounce4/Clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  MEMSProcessor/DeBounce4/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  MEMSProcessor/DeBounce4/count_reg[18]/Q
                         net (fo=2, routed)           0.062     1.694    MEMSProcessor/DeBounce4/count_reg[18]
    SLICE_X35Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.739 r  MEMSProcessor/DeBounce4/AfterDebouncedButton_i_1__8/O
                         net (fo=1, routed)           0.000     1.739    MEMSProcessor/DeBounce4/AfterDebouncedButton_i_1__8_n_0
    SLICE_X35Y44         FDRE                                         r  MEMSProcessor/DeBounce4/AfterDebouncedButton_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.831     1.982    MEMSProcessor/DeBounce4/Clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  MEMSProcessor/DeBounce4/AfterDebouncedButton_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091     1.572    MEMSProcessor/DeBounce4/AfterDebouncedButton_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MEMS/i_uart_rx/uart_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMS/data_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.789%)  route 0.137ns (49.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.471    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  MEMS/i_uart_rx/uart_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MEMS/i_uart_rx/uart_rx_data_reg[0]/Q
                         net (fo=2, routed)           0.137     1.749    MEMS/uart_rx_data[0]
    SLICE_X48Y52         FDRE                                         r  MEMS/data_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.834     1.986    MEMS/Clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  MEMS/data_out_reg_reg[0]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X48Y52         FDRE (Hold_fdre_C_D)         0.070     1.577    MEMS/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ButtonProcessor/DeBounce4/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ButtonProcessor/DeBounce4/AfterDebouncedButton_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.572%)  route 0.121ns (39.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.560     1.466    ButtonProcessor/DeBounce4/Clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  ButtonProcessor/DeBounce4/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ButtonProcessor/DeBounce4/count_reg[18]/Q
                         net (fo=2, routed)           0.121     1.728    ButtonProcessor/DeBounce4/count_reg[18]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  ButtonProcessor/DeBounce4/AfterDebouncedButton_i_1__3/O
                         net (fo=1, routed)           0.000     1.773    ButtonProcessor/DeBounce4/AfterDebouncedButton_i_1__3_n_0
    SLICE_X30Y36         FDRE                                         r  ButtonProcessor/DeBounce4/AfterDebouncedButton_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.827     1.978    ButtonProcessor/DeBounce4/Clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  ButtonProcessor/DeBounce4/AfterDebouncedButton_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120     1.600    ButtonProcessor/DeBounce4/AfterDebouncedButton_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 MEMS/i_uart_rx/uart_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMS/data_out_reg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.565     1.471    MEMS/i_uart_rx/Clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  MEMS/i_uart_rx/uart_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  MEMS/i_uart_rx/uart_rx_data_reg[4]/Q
                         net (fo=2, routed)           0.119     1.731    MEMS/uart_rx_data[4]
    SLICE_X49Y53         FDRE                                         r  MEMS/data_out_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.833     1.985    MEMS/Clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  MEMS/data_out_reg_reg[4]_lopt_replica/C
                         clock pessimism             -0.499     1.486    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.070     1.556    MEMS/data_out_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 bgm/fenpin/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bgm/fenpin/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.043%)  route 0.146ns (43.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.906 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.564     1.470    bgm/fenpin/Clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  bgm/fenpin/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  bgm/fenpin/count_reg[0]/Q
                         net (fo=6, routed)           0.146     1.757    bgm/fenpin/count_reg_n_0_[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  bgm/fenpin/count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.802    bgm/fenpin/p_0_in[5]
    SLICE_X30Y49         FDRE                                         r  bgm/fenpin/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    Clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.152 r  Clk_IBUF_BUFG_inst/O
                         net (fo=393, routed)         0.833     1.984    bgm/fenpin/Clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  bgm/fenpin/count_reg[5]/C
                         clock pessimism             -0.479     1.505    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.626    bgm/fenpin/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  Clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y16    OverlayRenderer/p_1_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y9     PipeRenderer/CurrentROMAddress_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y45   BackgroundRenderer/LayerOutput_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y51   BackgroundRenderer/LayerOutput_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y50   BackgroundRenderer/LayerOutput_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y50   BackgroundRenderer/LayerOutput_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y50   BackgroundRenderer/LayerOutput_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y51   BackgroundRenderer/LayerOutput_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y51   BackgroundRenderer/LayerOutput_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y45   BackgroundRenderer/LayerOutput_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X48Y45   BackgroundRenderer/LayerOutput_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y33   OverlayRenderer/CurrentScoreNumberROMAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y30   OverlayRenderer/CurrentScoreNumberROMAddress_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y30   OverlayRenderer/CurrentScoreNumberROMAddress_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y30   OverlayRenderer/CurrentScoreNumberROMAddress_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y31   OverlayRenderer/CurrentScoreNumberROMAddress_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y31   OverlayRenderer/CurrentScoreNumberROMAddress_reg[7]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y31   OverlayRenderer/CurrentScoreNumberROMAddress_reg[8]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y31   OverlayRenderer/CurrentScoreNumberROMAddress_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y33   OverlayRenderer/CurrentScoreNumberROMAddress_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y32   OverlayRenderer/LayerOutput_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y32   OverlayRenderer/LayerOutput_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y37   PipeRenderer/LayerOutput_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y37   PipeRenderer/LayerOutput_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y37   PipeRenderer/LayerOutput_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y37   PipeRenderer/LayerOutput_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y33   ButtonProcessor/DeBounce4/count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y33   ButtonProcessor/DeBounce4/count_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y33   ButtonProcessor/DeBounce4/count_reg[2]/C



