<profile>

<section name = "Vitis HLS Report for 'DebayerG'" level="0">
<item name = "Date">Sun Jun 16 23:48:29 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.73 ns, 4.854 ns, 1.82 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 4296015888, 0.222 us, 28.929 sec, 33, 4296015888, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184">DebayerG_Pipeline_VITIS_LOOP_318_4, 13, 65548, 87.542 ns, 0.441 ms, 3, 65538, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_315_3">32, 4296015887, 16 ~ 65551, -, -, 2 ~ 65537, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 207, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">14, 8, 2952, 4529, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 80, -</column>
<column name="Register">-, -, 542, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">4, ~0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184">DebayerG_Pipeline_VITIS_LOOP_318_4, 14, 8, 2952, 4529, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="loopHeight_fu_248_p2">+, 0, 0, 24, 17, 2</column>
<column name="loopWidth_fu_258_p2">+, 0, 0, 24, 17, 2</column>
<column name="out_y_fu_367_p2">+, 0, 0, 24, 17, 3</column>
<column name="y_8_fu_291_p2">+, 0, 0, 24, 17, 1</column>
<column name="cmp170_fu_393_p2">icmp, 0, 0, 24, 17, 1</column>
<column name="cmp689_fu_387_p2">icmp, 0, 0, 22, 15, 15</column>
<column name="cmp84_fu_357_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="icmp_ln315_fu_286_p2">icmp, 0, 0, 24, 17, 17</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="xor_fu_381_p2">xor, 0, 0, 15, 15, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="bayerPhase_c1_blk_n">9, 2, 1, 2</column>
<column name="imgBayer_read">9, 2, 1, 2</column>
<column name="imgG_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="y_fu_74">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp170_reg_686">1, 0, 1, 0</column>
<column name="cmp689_reg_681">1, 0, 1, 0</column>
<column name="cmp84_reg_666">1, 0, 1, 0</column>
<column name="grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg">1, 0, 1, 0</column>
<column name="loopHeight_reg_536">17, 0, 17, 0</column>
<column name="loopWidth_reg_541">17, 0, 17, 0</column>
<column name="out_y_reg_671">17, 0, 17, 0</column>
<column name="p_lcssa50195052_fu_78">10, 0, 10, 0</column>
<column name="p_lcssa50195052_load_reg_566">10, 0, 10, 0</column>
<column name="p_lcssa50215054_fu_82">10, 0, 10, 0</column>
<column name="p_lcssa50215054_load_reg_571">10, 0, 10, 0</column>
<column name="p_lcssa50225056_fu_86">10, 0, 10, 0</column>
<column name="p_lcssa50225056_load_reg_576">10, 0, 10, 0</column>
<column name="p_lcssa50235058_fu_90">10, 0, 10, 0</column>
<column name="p_lcssa50235058_load_reg_581">10, 0, 10, 0</column>
<column name="p_lcssa50255060_fu_94">10, 0, 10, 0</column>
<column name="p_lcssa50255060_load_reg_586">10, 0, 10, 0</column>
<column name="p_lcssa50265062_fu_98">10, 0, 10, 0</column>
<column name="p_lcssa50265062_load_reg_591">10, 0, 10, 0</column>
<column name="p_lcssa50275064_fu_102">10, 0, 10, 0</column>
<column name="p_lcssa50275064_load_reg_596">10, 0, 10, 0</column>
<column name="p_lcssa50295066_fu_106">10, 0, 10, 0</column>
<column name="p_lcssa50295066_load_reg_601">10, 0, 10, 0</column>
<column name="p_lcssa50305068_fu_110">10, 0, 10, 0</column>
<column name="p_lcssa50305068_load_reg_606">10, 0, 10, 0</column>
<column name="p_lcssa50315070_fu_114">10, 0, 10, 0</column>
<column name="p_lcssa50315070_load_reg_611">10, 0, 10, 0</column>
<column name="p_lcssa50335072_fu_118">10, 0, 10, 0</column>
<column name="p_lcssa50335072_load_reg_616">10, 0, 10, 0</column>
<column name="p_lcssa50345074_fu_122">10, 0, 10, 0</column>
<column name="p_lcssa50345074_load_reg_621">10, 0, 10, 0</column>
<column name="p_lcssa50355076_fu_126">10, 0, 10, 0</column>
<column name="p_lcssa50355076_load_reg_626">10, 0, 10, 0</column>
<column name="p_lcssa50375078_fu_130">10, 0, 10, 0</column>
<column name="p_lcssa50375078_load_reg_631">10, 0, 10, 0</column>
<column name="p_lcssa50385080_fu_134">10, 0, 10, 0</column>
<column name="p_lcssa50385080_load_reg_636">10, 0, 10, 0</column>
<column name="p_lcssa51955201_fu_138">10, 0, 10, 0</column>
<column name="p_lcssa51955201_load_reg_641">10, 0, 10, 0</column>
<column name="p_lcssa51965203_fu_142">10, 0, 10, 0</column>
<column name="p_lcssa51965203_load_reg_646">10, 0, 10, 0</column>
<column name="p_lcssa51975205_fu_146">10, 0, 10, 0</column>
<column name="p_lcssa51975205_load_reg_651">10, 0, 10, 0</column>
<column name="p_lcssa51985207_fu_150">10, 0, 10, 0</column>
<column name="p_lcssa51985207_load_reg_656">10, 0, 10, 0</column>
<column name="p_lcssa51995209_fu_154">10, 0, 10, 0</column>
<column name="p_lcssa51995209_load_reg_661">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln293_1_reg_551">15, 0, 15, 0</column>
<column name="x_phase_reg_546">1, 0, 1, 0</column>
<column name="xor_reg_676">15, 0, 15, 0</column>
<column name="y_7_reg_557">17, 0, 17, 0</column>
<column name="y_fu_74">17, 0, 17, 0</column>
<column name="zext_ln274_reg_531">16, 0, 17, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, DebayerG, return value</column>
<column name="imgBayer_dout">in, 10, ap_fifo, imgBayer, pointer</column>
<column name="imgBayer_num_data_valid">in, 3, ap_fifo, imgBayer, pointer</column>
<column name="imgBayer_fifo_cap">in, 3, ap_fifo, imgBayer, pointer</column>
<column name="imgBayer_empty_n">in, 1, ap_fifo, imgBayer, pointer</column>
<column name="imgBayer_read">out, 1, ap_fifo, imgBayer, pointer</column>
<column name="imgG_din">out, 30, ap_fifo, imgG, pointer</column>
<column name="imgG_num_data_valid">in, 3, ap_fifo, imgG, pointer</column>
<column name="imgG_fifo_cap">in, 3, ap_fifo, imgG, pointer</column>
<column name="imgG_full_n">in, 1, ap_fifo, imgG, pointer</column>
<column name="imgG_write">out, 1, ap_fifo, imgG, pointer</column>
<column name="height">in, 16, ap_stable, height, scalar</column>
<column name="width">in, 16, ap_stable, width, scalar</column>
<column name="bayerPhase_read">in, 16, ap_none, bayerPhase_read, scalar</column>
<column name="bayerPhase_c1_din">out, 16, ap_fifo, bayerPhase_c1, pointer</column>
<column name="bayerPhase_c1_num_data_valid">in, 3, ap_fifo, bayerPhase_c1, pointer</column>
<column name="bayerPhase_c1_fifo_cap">in, 3, ap_fifo, bayerPhase_c1, pointer</column>
<column name="bayerPhase_c1_full_n">in, 1, ap_fifo, bayerPhase_c1, pointer</column>
<column name="bayerPhase_c1_write">out, 1, ap_fifo, bayerPhase_c1, pointer</column>
</table>
</item>
</section>
</profile>
