INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:09:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 buffer51/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer41/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.482ns (26.175%)  route 4.180ns (73.826%))
  Logic Levels:           14  (CARRY4=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1117, unset)         0.508     0.508    buffer51/clk
                         FDSE                                         r  buffer51/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer51/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.621     1.355    cmpi0/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.257     1.612 r  cmpi0/result0/CO[2]
                         net (fo=50, unplaced)        0.326     1.938    init12/control/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.122     2.060 r  init12/control/transmitValue_i_3__9/O
                         net (fo=39, unplaced)        0.453     2.513    init12/control/fullReg_reg_7
                         LUT5 (Prop_lut5_I1_O)        0.043     2.556 r  init12/control/fullReg_i_92/O
                         net (fo=1, unplaced)         0.244     2.800    cmpi3/fullReg_i_13_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.843 r  cmpi3/fullReg_i_35/O
                         net (fo=1, unplaced)         0.244     3.087    cmpi3/fullReg_i_35_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.130 r  cmpi3/fullReg_i_13/O
                         net (fo=1, unplaced)         0.000     3.130    cmpi3/fullReg_i_13_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.376 r  cmpi3/fullReg_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.376    cmpi3/fullReg_reg_i_6_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.498 r  cmpi3/fullReg_reg_i_4/CO[2]
                         net (fo=8, unplaced)         0.282     3.780    init12/control/fullReg_reg_26[0]
                         LUT4 (Prop_lut4_I0_O)        0.122     3.902 f  init12/control/transmitValue_i_7__2/O
                         net (fo=3, unplaced)         0.262     4.164    init12/control/Empty_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     4.207 r  init12/control/transmitValue_i_3__31/O
                         net (fo=5, unplaced)         0.272     4.479    init12/control/transmitValue_i_3__31_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.522 r  init12/control/transmitValue_i_3__29/O
                         net (fo=4, unplaced)         0.268     4.790    init12/control/transmitValue_i_3__29_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.833 f  init12/control/Memory[0][31]_i_2/O
                         net (fo=5, unplaced)         0.272     5.105    buffer49/control/buffer0_outs_ready
                         LUT5 (Prop_lut5_I2_O)        0.043     5.148 r  buffer49/control/outputValid_i_3__7/O
                         net (fo=9, unplaced)         0.263     5.411    fork22/control/generateBlocks[3].regblock/dataReg_reg[5]_3
                         LUT6 (Prop_lut6_I2_O)        0.043     5.454 r  fork22/control/generateBlocks[3].regblock/fullReg_i_4__5/O
                         net (fo=3, unplaced)         0.395     5.849    fork22/control/generateBlocks[3].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.892 r  fork22/control/generateBlocks[3].regblock/dataReg[5]_i_1__6/O
                         net (fo=6, unplaced)         0.278     6.170    buffer41/dataReg_reg[5]_3[0]
                         FDRE                                         r  buffer41/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1117, unset)         0.483     8.183    buffer41/clk
                         FDRE                                         r  buffer41/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer41/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  1.785    




