Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 20 22:21:23 2020
| Host         : DESKTOP-6R0H53K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgaSystem_timing_summary_routed.rpt -pb vgaSystem_timing_summary_routed.pb -rpx vgaSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : vgaSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.729        0.000                      0                  539        0.177        0.000                      0                  539        4.500        0.000                       0                   274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.729        0.000                      0                  539        0.177        0.000                      0                  539        4.500        0.000                       0                   274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.733ns (28.991%)  route 4.245ns (71.009%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.633     5.154    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           1.040     6.613    uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.912 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.450     7.363    uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.487 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=2, routed)           0.446     7.932    uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.056 f  uart_fifo/uart_inst/rx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.580     8.637    uart_fifo/uart_inst/rx_countdown1
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.118     8.755 r  uart_fifo/uart_inst/rx_data[7]_i_4/O
                         net (fo=3, routed)           0.467     9.222    uart_fifo/uart_inst/rx_data[7]_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.322     9.544 r  uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.530    10.074    uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.327    10.401 r  uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.731    11.132    uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.500    14.841    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.861    uart_fifo/uart_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.733ns (28.991%)  route 4.245ns (71.009%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.633     5.154    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           1.040     6.613    uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.912 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.450     7.363    uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.487 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=2, routed)           0.446     7.932    uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.056 f  uart_fifo/uart_inst/rx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.580     8.637    uart_fifo/uart_inst/rx_countdown1
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.118     8.755 r  uart_fifo/uart_inst/rx_data[7]_i_4/O
                         net (fo=3, routed)           0.467     9.222    uart_fifo/uart_inst/rx_data[7]_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.322     9.544 r  uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.530    10.074    uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.327    10.401 r  uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.731    11.132    uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.500    14.841    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_CE)      -0.205    14.861    uart_fifo/uart_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.744ns (29.952%)  route 4.079ns (70.048%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.763    10.972    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X10Y29         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.440    14.781    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.837    uart_fifo/uart_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.744ns (29.952%)  route 4.079ns (70.048%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.763    10.972    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X10Y29         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.440    14.781    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y29         FDRE (Setup_fdre_C_CE)      -0.169    14.837    uart_fifo/uart_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.744ns (29.993%)  route 4.071ns (70.007%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.755    10.964    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.441    14.782    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.838    uart_fifo/uart_inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.744ns (29.993%)  route 4.071ns (70.007%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.755    10.964    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.441    14.782    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.838    uart_fifo/uart_inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.744ns (29.993%)  route 4.071ns (70.007%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.755    10.964    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.441    14.782    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_CE)      -0.169    14.838    uart_fifo/uart_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.744ns (30.491%)  route 3.976ns (69.509%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.660    10.869    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X9Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.439    14.780    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.800    uart_fifo/uart_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.744ns (30.491%)  route 3.976ns (69.509%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.628     5.149    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.419     5.568 r  uart_fifo/uart_inst/tx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.702     6.270    uart_fifo/uart_inst/tx_clk_divider[2]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.569 r  uart_fifo/uart_inst/tx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.446     7.015    uart_fifo/uart_inst/tx_clk_divider[10]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     7.139 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_5/O
                         net (fo=1, routed)           0.466     7.605    uart_fifo/uart_inst/tx_clk_divider[10]_i_5_n_0
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.124     7.729 f  uart_fifo/uart_inst/tx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.597     8.326    uart_fifo/uart_inst/tx_countdown1
    SLICE_X5Y33          LUT5 (Prop_lut5_I1_O)        0.119     8.445 r  uart_fifo/uart_inst/tx_countdown[5]_i_3/O
                         net (fo=3, routed)           0.610     9.055    uart_fifo/uart_inst/tx_countdown[5]_i_3_n_0
    SLICE_X4Y33          LUT4 (Prop_lut4_I2_O)        0.327     9.382 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_3/O
                         net (fo=7, routed)           0.494     9.877    uart_fifo/uart_inst/tx_bits_remaining[3]_i_3_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.332    10.209 r  uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=12, routed)          0.660    10.869    uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X9Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.439    14.780    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  uart_fifo/uart_inst/tx_data_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.800    uart_fifo/uart_inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.733ns (30.121%)  route 4.020ns (69.879%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.633     5.154    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=6, routed)           1.040     6.613    uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.299     6.912 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_4/O
                         net (fo=6, routed)           0.450     7.363    uart_fifo/uart_inst/rx_clk_divider[10]_i_4_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124     7.487 r  uart_fifo/uart_inst/rx_clk_divider[10]_i_2/O
                         net (fo=2, routed)           0.446     7.932    uart_fifo/uart_inst/rx_countdown2[10]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     8.056 f  uart_fifo/uart_inst/rx_clk_divider[10]_i_3/O
                         net (fo=8, routed)           0.580     8.637    uart_fifo/uart_inst/rx_countdown1
    SLICE_X0Y31          LUT5 (Prop_lut5_I1_O)        0.118     8.755 r  uart_fifo/uart_inst/rx_data[7]_i_4/O
                         net (fo=3, routed)           0.467     9.222    uart_fifo/uart_inst/rx_data[7]_i_4_n_0
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.322     9.544 r  uart_fifo/uart_inst/rx_data[7]_i_2/O
                         net (fo=11, routed)          0.530    10.074    uart_fifo/uart_inst/rx_data[7]_i_2_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.327    10.401 r  uart_fifo/uart_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.507    10.908    uart_fifo/uart_inst/rx_data[7]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         1.506    14.847    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[4]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.867    uart_fifo/uart_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  3.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.856%)  route 0.121ns (46.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.586     1.469    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_fifo/uart_inst/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.121     1.731    uart_fifo/rx_fifo/Q[5]
    SLICE_X3Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.854     1.981    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[6][5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.072     1.554    uart_fifo/rx_fifo/memory_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.595%)  route 0.127ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.586     1.469    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.127     1.737    uart_fifo/rx_fifo/Q[0]
    SLICE_X2Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.854     1.981    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[3][0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.059     1.541    uart_fifo/rx_fifo/memory_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.589     1.472    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_fifo/uart_inst/tx_clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.131     1.744    uart_fifo/uart_inst/tx_clk_divider[1]
    SLICE_X5Y34          LUT5 (Prop_lut5_I3_O)        0.048     1.792 r  uart_fifo/uart_inst/tx_clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_fifo/uart_inst/tx_clk_divider[4]_i_1_n_0
    SLICE_X5Y34          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.858     1.985    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y34          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X5Y34          FDSE (Hold_fdse_C_D)         0.107     1.592    uart_fifo/uart_inst/tx_clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.589     1.472    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y34          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDSE (Prop_fdse_C_Q)         0.141     1.613 r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/Q
                         net (fo=5, routed)           0.121     1.734    uart_fifo/uart_inst/tx_clk_divider[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.045     1.779 r  uart_fifo/uart_inst/tx_clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_fifo/uart_inst/tx_countdown2[5]
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.858     1.985    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.092     1.577    uart_fifo/uart_inst/tx_clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/memory_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.787%)  route 0.130ns (44.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  tx_byte_reg[1]/Q
                         net (fo=8, routed)           0.130     1.733    uart_fifo/tx_fifo/memory_reg[7][7]_0[1]
    SLICE_X8Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.824     1.951    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  uart_fifo/tx_fifo/memory_reg[0][1]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.076     1.529    uart_fifo/tx_fifo/memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.816%)  route 0.148ns (51.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.586     1.469    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_fifo/uart_inst/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.148     1.758    uart_fifo/rx_fifo/Q[0]
    SLICE_X1Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.854     1.981    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[4][0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070     1.552    uart_fifo/rx_fifo/memory_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.057%)  route 0.141ns (49.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.584     1.467    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  uart_fifo/uart_inst/rx_data_reg[4]/Q
                         net (fo=9, routed)           0.141     1.749    uart_fifo/rx_fifo/Q[4]
    SLICE_X6Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.852     1.979    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[2][4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.059     1.539    uart_fifo/rx_fifo/memory_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_fifo/tx_fifo/write_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/tx_fifo/EMPTY_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.586     1.469    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  uart_fifo/tx_fifo/write_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  uart_fifo/tx_fifo/write_ptr_reg[3]/Q
                         net (fo=11, routed)          0.105     1.739    uart_fifo/tx_fifo/write_ptr_reg_n_0_[3]
    SLICE_X7Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.784 r  uart_fifo/tx_fifo/EMPTY_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    uart_fifo/tx_fifo/EMPTY_i_1__0_n_0
    SLICE_X7Y31          FDRE                                         r  uart_fifo/tx_fifo/EMPTY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.855     1.982    uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  uart_fifo/tx_fifo/EMPTY_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091     1.573    uart_fifo/tx_fifo/EMPTY_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/uart_inst/tx_clk_divider_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.589     1.472    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_fifo/uart_inst/tx_clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.131     1.744    uart_fifo/uart_inst/tx_clk_divider[1]
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.045     1.789 r  uart_fifo/uart_inst/tx_clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    uart_fifo/uart_inst/tx_clk_divider[3]_i_1_n_0
    SLICE_X5Y34          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.858     1.985    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X5Y34          FDSE                                         r  uart_fifo/uart_inst/tx_clk_divider_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X5Y34          FDSE (Hold_fdse_C_D)         0.091     1.576    uart_fifo/uart_inst/tx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_fifo/uart_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo/rx_fifo/memory_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.991%)  route 0.180ns (56.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.586     1.469    uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  uart_fifo/uart_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_fifo/uart_inst/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.180     1.790    uart_fifo/rx_fifo/Q[5]
    SLICE_X4Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=273, routed)         0.852     1.979    uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X4Y28          FDRE                                         r  uart_fifo/rx_fifo/memory_reg[7][5]/C
                         clock pessimism             -0.478     1.501    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.072     1.573    uart_fifo/rx_fifo/memory_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    kbControl_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    kbControl_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    kbControl_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    kbControl_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    kbControl_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    kbControl_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    kbControl_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   kbControl_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y22    scene1/center_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    scene1/rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y24    scene1/rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    scene1/center_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    scene1/center_x_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    scene1/center_y_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y18    scene1/center_y_reg[7]/C



