// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// Register based synchronizer of width 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_sync1r1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input din_clk,
    input [0:0] din,
    input dout_clk,
    output [0:0] dout
);

// set of handy SDC constraints
localparam MULTI_2 = "-name SDC_STATEMENT \"set_multicycle_path -to [get_keepers *alt_ehipc3_fm_sync1r1*ff_meta\[*\]] 2\" ";
localparam MULTI_3 = "-name SDC_STATEMENT \"set_multicycle_path -to [get_keepers *alt_ehipc3_fm_sync1r1*ff_meta\[*\]] 3\" ";
localparam FPATH = "-name SDC_STATEMENT \"set_false_path -to [get_keepers *alt_ehipc3_fm_sync1r1*ff_meta\[*\]]\" ";
localparam FHOLD = "-name SDC_STATEMENT \"set_false_path -hold -to [get_keepers *alt_ehipc3_fm_sync1r1*ff_meta\[*\]]\" ";

reg [0:0] ff_launch = 1'b0 /* synthesis preserve dont_replicate */;
always @(posedge din_clk) begin
	ff_launch <= din;
end

localparam SDC = FPATH;
(* altera_attribute = SDC *)
reg [0:0] ff_meta = 1'b0 /* synthesis preserve dont_replicate */;
always @(posedge dout_clk) begin
	ff_meta <= ff_launch;
end

reg [0:0] ff_sync = 1'b0 /* synthesis preserve dont_replicate */;
always @(posedge dout_clk) begin
	ff_sync <= ff_meta;
end

assign dout = ff_sync;
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "sj2EnSVIknGz65j61L+DMMO3HDcSN2jhvr55koJ1ECJkPtG0Fw9q9R2fIYYgv2BPR8BrsR+RYKuIJjlYQNmgnXVjvtJtJool3uQURgCFpQL23pok+Wr2TXSNbySMdXxV2gz6CwxUk+0+/rDLrsroCzkAiFw2amgz6Do5tJQltYjCIPqHFj/3UZep9T4dBvB83T//SpBFZzgCz+Lzrx+1A17RXSmjyar6SF3JSJg+7B0UjH1YAIGwy5QgSgApDdViTk4kYlPwf3J/ZumC4jVXarYsozW6I7uaqv0kFC0zPaRmsFFvcOHjjw3EGysdiiGFEBgOFaaIR7LOTC3gv1l0pxIMgK79cDf19AjvXMAOgCMPAJjvL9bOHGVRfciPt8zBV3ILyYq8b0fWw/i/dctnCJ5LcIZVr3kjq/A0PLh/SNN0fQIs6LTth/77lZlY6plWaIQh/szFRCIBeV0NxKDdcFhWvpD6K93Kjzam53kIokcv2YDG6SBvIGvqQoUjbryaPfsMyYdpLs4+zA9rkwy6PSMBokq0M+MtDioQWrHfLaY4QZ/EoaagzbSK4HcLfzTFm3k8B3MknZLNX3Om7Mk9N+rob8Q/zCQ01/IEqYQ0lhGeArw3XtO8RHFSPrzOn0vYXc7RUBgTts+2rncD0ftM84PSMmdg6OgmPXEUjLMwP5cq8vAH7ftodPYHXq6s5i9E4TY0Osw33JFlcuuF/yioUx111MX04lSpavqmIK3T63e0VEA3UMId/EhgeEVx+EHICCPwE+GIEcvPv03q5d/woqsmBe2JTTii9E7aaiQd2jjYuJ/rcD1ncf5/fr9NuVgbWkpjuoAc+uJcION54IpMJydEaeOfWbj7OXyTpQTCunh2248uU2nQuW2ZRlwigdg261ic4dTPzKB41sHghV9uwIArlH4Sn0DPTnOsjIgkHEQiiUyPUuTLR/OeTWN9cxJrTPpd7SUJnZf6Gdv2e7dTGT6By6nZgPLZiblQqxitwi21PfgBYU6bbNaCFdc+yJWr"
`endif