//
// Generated by Bluespec Compiler, version 2014.03.beta2 (build 33633, 2014-03-26)
//
// On Tue Sep  9 02:14:31 EDT 2014
//
//
// Ports:
// Name                         I/O  size props
// portalIfc_ifcId                O    32
// RDY_portalIfc_ifcId            O     1 const
// portalIfc_ifcType              O    32 const
// RDY_portalIfc_ifcType          O     1 const
// RDY_portalIfc_slave_read_server_readReq_put  O     1
// portalIfc_slave_read_server_readData_get  O    39
// RDY_portalIfc_slave_read_server_readData_get  O     1
// RDY_portalIfc_slave_write_server_writeReq_put  O     1
// RDY_portalIfc_slave_write_server_writeData_put  O     1
// portalIfc_slave_write_server_writeDone_get  O     6 reg
// RDY_portalIfc_slave_write_server_writeDone_get  O     1 reg
// portalIfc_interrupt__read      O     1
// RDY_portalIfc_interrupt__read  O     1 const
// RDY_ifc_started                O     1 reg
// RDY_ifc_readDone               O     1 reg
// RDY_ifc_writeDone              O     1 reg
// RDY_ifc_hexDump                O     1 reg
// id                             I    32
// CLK                            I     1 clock
// RST_N                          I     1 reset
// portalIfc_slave_read_server_readReq_put  I    30 reg
// portalIfc_slave_write_server_writeReq_put  I    30 reg
// portalIfc_slave_write_server_writeData_put  I    39 reg
// ifc_readDone_tag               I    32 reg
// ifc_writeDone_tag              I    32 reg
// ifc_hexDump_data               I    32 reg
// EN_portalIfc_slave_read_server_readReq_put  I     1
// EN_portalIfc_slave_write_server_writeReq_put  I     1
// EN_portalIfc_slave_write_server_writeData_put  I     1
// EN_ifc_started                 I     1
// EN_ifc_readDone                I     1
// EN_ifc_writeDone               I     1
// EN_ifc_hexDump                 I     1
// EN_portalIfc_slave_read_server_readData_get  I     1
// EN_portalIfc_slave_write_server_writeDone_get  I     1
//
// Combinational paths from inputs to outputs:
//   id -> portalIfc_ifcId
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFlashIndicationProxySynth(id,
				   CLK,
				   RST_N,

				   portalIfc_ifcId,
				   RDY_portalIfc_ifcId,

				   portalIfc_ifcType,
				   RDY_portalIfc_ifcType,

				   portalIfc_slave_read_server_readReq_put,
				   EN_portalIfc_slave_read_server_readReq_put,
				   RDY_portalIfc_slave_read_server_readReq_put,

				   EN_portalIfc_slave_read_server_readData_get,
				   portalIfc_slave_read_server_readData_get,
				   RDY_portalIfc_slave_read_server_readData_get,

				   portalIfc_slave_write_server_writeReq_put,
				   EN_portalIfc_slave_write_server_writeReq_put,
				   RDY_portalIfc_slave_write_server_writeReq_put,

				   portalIfc_slave_write_server_writeData_put,
				   EN_portalIfc_slave_write_server_writeData_put,
				   RDY_portalIfc_slave_write_server_writeData_put,

				   EN_portalIfc_slave_write_server_writeDone_get,
				   portalIfc_slave_write_server_writeDone_get,
				   RDY_portalIfc_slave_write_server_writeDone_get,

				   portalIfc_interrupt__read,
				   RDY_portalIfc_interrupt__read,

				   EN_ifc_started,
				   RDY_ifc_started,

				   ifc_readDone_tag,
				   EN_ifc_readDone,
				   RDY_ifc_readDone,

				   ifc_writeDone_tag,
				   EN_ifc_writeDone,
				   RDY_ifc_writeDone,

				   ifc_hexDump_data,
				   EN_ifc_hexDump,
				   RDY_ifc_hexDump);
  input  [31 : 0] id;
  input  CLK;
  input  RST_N;

  // value method portalIfc_ifcId
  output [31 : 0] portalIfc_ifcId;
  output RDY_portalIfc_ifcId;

  // value method portalIfc_ifcType
  output [31 : 0] portalIfc_ifcType;
  output RDY_portalIfc_ifcType;

  // action method portalIfc_slave_read_server_readReq_put
  input  [29 : 0] portalIfc_slave_read_server_readReq_put;
  input  EN_portalIfc_slave_read_server_readReq_put;
  output RDY_portalIfc_slave_read_server_readReq_put;

  // actionvalue method portalIfc_slave_read_server_readData_get
  input  EN_portalIfc_slave_read_server_readData_get;
  output [38 : 0] portalIfc_slave_read_server_readData_get;
  output RDY_portalIfc_slave_read_server_readData_get;

  // action method portalIfc_slave_write_server_writeReq_put
  input  [29 : 0] portalIfc_slave_write_server_writeReq_put;
  input  EN_portalIfc_slave_write_server_writeReq_put;
  output RDY_portalIfc_slave_write_server_writeReq_put;

  // action method portalIfc_slave_write_server_writeData_put
  input  [38 : 0] portalIfc_slave_write_server_writeData_put;
  input  EN_portalIfc_slave_write_server_writeData_put;
  output RDY_portalIfc_slave_write_server_writeData_put;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  input  EN_portalIfc_slave_write_server_writeDone_get;
  output [5 : 0] portalIfc_slave_write_server_writeDone_get;
  output RDY_portalIfc_slave_write_server_writeDone_get;

  // value method portalIfc_interrupt__read
  output portalIfc_interrupt__read;
  output RDY_portalIfc_interrupt__read;

  // action method ifc_started
  input  EN_ifc_started;
  output RDY_ifc_started;

  // action method ifc_readDone
  input  [31 : 0] ifc_readDone_tag;
  input  EN_ifc_readDone;
  output RDY_ifc_readDone;

  // action method ifc_writeDone
  input  [31 : 0] ifc_writeDone_tag;
  input  EN_ifc_writeDone;
  output RDY_ifc_writeDone;

  // action method ifc_hexDump
  input  [31 : 0] ifc_hexDump_data;
  input  EN_ifc_hexDump;
  output RDY_ifc_hexDump;

  // signals for module outputs
  wire [38 : 0] portalIfc_slave_read_server_readData_get;
  wire [31 : 0] portalIfc_ifcId, portalIfc_ifcType;
  wire [5 : 0] portalIfc_slave_write_server_writeDone_get;
  wire RDY_ifc_hexDump,
       RDY_ifc_readDone,
       RDY_ifc_started,
       RDY_ifc_writeDone,
       RDY_portalIfc_ifcId,
       RDY_portalIfc_ifcType,
       RDY_portalIfc_interrupt__read,
       RDY_portalIfc_slave_read_server_readData_get,
       RDY_portalIfc_slave_read_server_readReq_put,
       RDY_portalIfc_slave_write_server_writeData_put,
       RDY_portalIfc_slave_write_server_writeDone_get,
       RDY_portalIfc_slave_write_server_writeReq_put,
       portalIfc_interrupt__read;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  reg memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN;

  // register memPortal_ctrlPort_interruptEnableReg
  reg memPortal_ctrlPort_interruptEnableReg;
  wire memPortal_ctrlPort_interruptEnableReg_D_IN,
       memPortal_ctrlPort_interruptEnableReg_EN;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  reg [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
  wire memPortal_ctrlPort_outOfRangeReadCountReg_EN;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  reg [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount;
  wire [31 : 0] memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
  wire memPortal_ctrlPort_outOfRangeWriteCount_EN;

  // register memPortal_ctrlPort_underflowReadCountReg
  reg [31 : 0] memPortal_ctrlPort_underflowReadCountReg;
  wire [31 : 0] memPortal_ctrlPort_underflowReadCountReg_D_IN;
  wire memPortal_ctrlPort_underflowReadCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  reg [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg;
  wire [7 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  reg memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  reg memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN;

  // ports of submodule dut_rv
  wire [31 : 0] dut_rv_ifc_hexDump_data,
		dut_rv_ifc_readDone_tag,
		dut_rv_ifc_writeDone_tag,
		dut_rv_portalIfc_ifcId,
		dut_rv_portalIfc_ifcType,
		dut_rv_portalIfc_indications_0_first,
		dut_rv_portalIfc_indications_1_first,
		dut_rv_portalIfc_indications_2_first,
		dut_rv_portalIfc_indications_3_first;
  wire dut_rv_EN_ifc_hexDump,
       dut_rv_EN_ifc_readDone,
       dut_rv_EN_ifc_started,
       dut_rv_EN_ifc_writeDone,
       dut_rv_EN_portalIfc_indications_0_deq,
       dut_rv_EN_portalIfc_indications_1_deq,
       dut_rv_EN_portalIfc_indications_2_deq,
       dut_rv_EN_portalIfc_indications_3_deq,
       dut_rv_RDY_ifc_hexDump,
       dut_rv_RDY_ifc_readDone,
       dut_rv_RDY_ifc_started,
       dut_rv_RDY_ifc_writeDone,
       dut_rv_RDY_portalIfc_indications_0_deq,
       dut_rv_RDY_portalIfc_indications_0_first,
       dut_rv_RDY_portalIfc_indications_1_deq,
       dut_rv_RDY_portalIfc_indications_1_first,
       dut_rv_RDY_portalIfc_indications_2_deq,
       dut_rv_RDY_portalIfc_indications_2_first,
       dut_rv_RDY_portalIfc_indications_3_deq,
       dut_rv_RDY_portalIfc_indications_3_first,
       dut_rv_portalIfc_indications_0_notEmpty,
       dut_rv_portalIfc_indications_1_notEmpty,
       dut_rv_portalIfc_indications_2_notEmpty,
       dut_rv_portalIfc_indications_3_notEmpty;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDataFifo
  wire [38 : 0] memPortal_ctrlPort_ctrlWriteDataFifo_D_IN,
		memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDataFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDataFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDataFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;

  // ports of submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  wire [5 : 0] memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN,
	       memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
  wire memPortal_ctrlPort_ctrlWriteDoneFifo_CLR,
       memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N,
       memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ,
       memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  wire [38 : 0] memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  wire [22 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  wire [21 : 0] memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN,
		memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;

  // ports of submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  wire [5 : 0] memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN,
	       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT;
  wire memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ,
       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N;

  // ports of submodule memPortal_memslave_doneFifo
  reg [5 : 0] memPortal_memslave_doneFifo_D_IN;
  wire [5 : 0] memPortal_memslave_doneFifo_D_OUT;
  wire memPortal_memslave_doneFifo_CLR,
       memPortal_memslave_doneFifo_DEQ,
       memPortal_memslave_doneFifo_EMPTY_N,
       memPortal_memslave_doneFifo_ENQ,
       memPortal_memslave_doneFifo_FULL_N;

  // ports of submodule memPortal_memslave_req_ars
  wire [21 : 0] memPortal_memslave_req_ars_D_IN,
		memPortal_memslave_req_ars_D_OUT;
  wire memPortal_memslave_req_ars_CLR,
       memPortal_memslave_req_ars_DEQ,
       memPortal_memslave_req_ars_EMPTY_N,
       memPortal_memslave_req_ars_ENQ,
       memPortal_memslave_req_ars_FULL_N;

  // ports of submodule memPortal_memslave_req_aws
  wire [21 : 0] memPortal_memslave_req_aws_D_IN,
		memPortal_memslave_req_aws_D_OUT;
  wire memPortal_memslave_req_aws_CLR,
       memPortal_memslave_req_aws_DEQ,
       memPortal_memslave_req_aws_EMPTY_N,
       memPortal_memslave_req_aws_ENQ,
       memPortal_memslave_req_aws_FULL_N;

  // ports of submodule memPortal_memslave_rs
  wire [2 : 0] memPortal_memslave_rs_D_IN, memPortal_memslave_rs_D_OUT;
  wire memPortal_memslave_rs_CLR,
       memPortal_memslave_rs_DEQ,
       memPortal_memslave_rs_EMPTY_N,
       memPortal_memslave_rs_ENQ,
       memPortal_memslave_rs_FULL_N;

  // ports of submodule memPortal_memslave_ws
  wire [2 : 0] memPortal_memslave_ws_D_IN, memPortal_memslave_ws_D_OUT;
  wire memPortal_memslave_ws_CLR,
       memPortal_memslave_ws_DEQ,
       memPortal_memslave_ws_EMPTY_N,
       memPortal_memslave_ws_ENQ,
       memPortal_memslave_ws_FULL_N;

  // ports of submodule memPortal_putFailedIndicationFifo
  wire [31 : 0] memPortal_putFailedIndicationFifo_D_IN;
  wire memPortal_putFailedIndicationFifo_CLR,
       memPortal_putFailedIndicationFifo_DEQ,
       memPortal_putFailedIndicationFifo_ENQ;

  // rule scheduling signals
  wire WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule,
       WILL_FIRE_RL_memPortal_memslave_req_ar,
       WILL_FIRE_RL_memPortal_memslave_req_aw,
       WILL_FIRE_RL_memPortal_memslave_write_done;

  // remaining internal signals
  reg [31 : 0] SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420,
	       v___1__h2328,
	       v___1__h4074,
	       v___1__h5821,
	       v___1__h7568,
	       y_avValue_data__h12130;
  reg [5 : 0] SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427;
  reg CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356,
      CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440,
      CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323,
      CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344,
      CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485,
      SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434;
  wire [31 : 0] IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d388,
		_theResult___snd__h12182,
		v___1__h12444;
  wire [7 : 0] addr__h1192,
	       addr__h1835,
	       addr__h2938,
	       addr__h3581,
	       addr__h4685,
	       addr__h5328,
	       addr__h6432,
	       addr__h7075,
	       addr__h8201,
	       addr__h8844,
	       burstCount___1__h1230,
	       burstCount___1__h1873,
	       burstCount___1__h2976,
	       burstCount___1__h3619,
	       burstCount___1__h4723,
	       burstCount___1__h5366,
	       burstCount___1__h6470,
	       burstCount___1__h7113,
	       burstCount___1__h8239,
	       burstCount___1__h8882,
	       burstCount__h1195,
	       burstCount__h1838,
	       burstCount__h2941,
	       burstCount__h3584,
	       burstCount__h4688,
	       burstCount__h5331,
	       burstCount__h6435,
	       burstCount__h7078,
	       burstCount__h8204,
	       burstCount__h8847;
  wire IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275,
       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297,
       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19,
       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41,
       IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83,
       IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105,
       IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147,
       IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169,
       IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211,
       IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233,
       dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385,
       memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55,
       memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119,
       memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183,
       memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247;

  // value method portalIfc_ifcId
  assign portalIfc_ifcId = dut_rv_portalIfc_ifcId ;
  assign RDY_portalIfc_ifcId = 1'd1 ;

  // value method portalIfc_ifcType
  assign portalIfc_ifcType = dut_rv_portalIfc_ifcType ;
  assign RDY_portalIfc_ifcType = 1'd1 ;

  // action method portalIfc_slave_read_server_readReq_put
  assign RDY_portalIfc_slave_read_server_readReq_put =
	     memPortal_memslave_req_ars_FULL_N &&
	     memPortal_memslave_rs_FULL_N ;

  // actionvalue method portalIfc_slave_read_server_readData_get
  assign portalIfc_slave_read_server_readData_get =
	     { SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427,
	       SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 } ;
  assign RDY_portalIfc_slave_read_server_readData_get =
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 ;

  // action method portalIfc_slave_write_server_writeReq_put
  assign RDY_portalIfc_slave_write_server_writeReq_put =
	     memPortal_memslave_req_aws_FULL_N &&
	     memPortal_memslave_ws_FULL_N ;

  // action method portalIfc_slave_write_server_writeData_put
  assign RDY_portalIfc_slave_write_server_writeData_put =
	     memPortal_memslave_ws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 ;

  // actionvalue method portalIfc_slave_write_server_writeDone_get
  assign portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_D_OUT ;
  assign RDY_portalIfc_slave_write_server_writeDone_get =
	     memPortal_memslave_doneFifo_EMPTY_N ;

  // value method portalIfc_interrupt__read
  assign portalIfc_interrupt__read =
	     dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 &&
	     memPortal_ctrlPort_interruptEnableReg ;
  assign RDY_portalIfc_interrupt__read = 1'd1 ;

  // action method ifc_started
  assign RDY_ifc_started = dut_rv_RDY_ifc_started ;

  // action method ifc_readDone
  assign RDY_ifc_readDone = dut_rv_RDY_ifc_readDone ;

  // action method ifc_writeDone
  assign RDY_ifc_writeDone = dut_rv_RDY_ifc_writeDone ;

  // action method ifc_hexDump
  assign RDY_ifc_hexDump = dut_rv_RDY_ifc_hexDump ;

  // submodule dut_rv
  mkFlashIndicationProxyPortalSynth dut_rv(.id(id),
					   .CLK(CLK),
					   .RST_N(RST_N),
					   .ifc_hexDump_data(dut_rv_ifc_hexDump_data),
					   .ifc_readDone_tag(dut_rv_ifc_readDone_tag),
					   .ifc_writeDone_tag(dut_rv_ifc_writeDone_tag),
					   .EN_portalIfc_indications_0_deq(dut_rv_EN_portalIfc_indications_0_deq),
					   .EN_portalIfc_indications_1_deq(dut_rv_EN_portalIfc_indications_1_deq),
					   .EN_portalIfc_indications_2_deq(dut_rv_EN_portalIfc_indications_2_deq),
					   .EN_portalIfc_indications_3_deq(dut_rv_EN_portalIfc_indications_3_deq),
					   .EN_ifc_started(dut_rv_EN_ifc_started),
					   .EN_ifc_readDone(dut_rv_EN_ifc_readDone),
					   .EN_ifc_writeDone(dut_rv_EN_ifc_writeDone),
					   .EN_ifc_hexDump(dut_rv_EN_ifc_hexDump),
					   .portalIfc_ifcId(dut_rv_portalIfc_ifcId),
					   .RDY_portalIfc_ifcId(),
					   .portalIfc_ifcType(dut_rv_portalIfc_ifcType),
					   .RDY_portalIfc_ifcType(),
					   .RDY_portalIfc_requestSizeBits(),
					   .portalIfc_indications_0_first(dut_rv_portalIfc_indications_0_first),
					   .RDY_portalIfc_indications_0_first(dut_rv_RDY_portalIfc_indications_0_first),
					   .RDY_portalIfc_indications_0_deq(dut_rv_RDY_portalIfc_indications_0_deq),
					   .portalIfc_indications_0_notEmpty(dut_rv_portalIfc_indications_0_notEmpty),
					   .RDY_portalIfc_indications_0_notEmpty(),
					   .portalIfc_indications_1_first(dut_rv_portalIfc_indications_1_first),
					   .RDY_portalIfc_indications_1_first(dut_rv_RDY_portalIfc_indications_1_first),
					   .RDY_portalIfc_indications_1_deq(dut_rv_RDY_portalIfc_indications_1_deq),
					   .portalIfc_indications_1_notEmpty(dut_rv_portalIfc_indications_1_notEmpty),
					   .RDY_portalIfc_indications_1_notEmpty(),
					   .portalIfc_indications_2_first(dut_rv_portalIfc_indications_2_first),
					   .RDY_portalIfc_indications_2_first(dut_rv_RDY_portalIfc_indications_2_first),
					   .RDY_portalIfc_indications_2_deq(dut_rv_RDY_portalIfc_indications_2_deq),
					   .portalIfc_indications_2_notEmpty(dut_rv_portalIfc_indications_2_notEmpty),
					   .RDY_portalIfc_indications_2_notEmpty(),
					   .portalIfc_indications_3_first(dut_rv_portalIfc_indications_3_first),
					   .RDY_portalIfc_indications_3_first(dut_rv_RDY_portalIfc_indications_3_first),
					   .RDY_portalIfc_indications_3_deq(dut_rv_RDY_portalIfc_indications_3_deq),
					   .portalIfc_indications_3_notEmpty(dut_rv_portalIfc_indications_3_notEmpty),
					   .RDY_portalIfc_indications_3_notEmpty(),
					   .portalIfc_indicationSizeBits(),
					   .RDY_portalIfc_indicationSizeBits(),
					   .RDY_ifc_started(dut_rv_RDY_ifc_started),
					   .RDY_ifc_readDone(dut_rv_RDY_ifc_readDone),
					   .RDY_ifc_writeDone(dut_rv_RDY_ifc_writeDone),
					   .RDY_ifc_hexDump(dut_rv_RDY_ifc_hexDump));

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo(.RST(RST_N),
										.CLK(CLK),
										.D_IN(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN),
										.ENQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ),
										.DEQ(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ),
										.CLR(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR),
										.D_OUT(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT),
										.FULL_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N),
										.EMPTY_N(memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
										  .CLK(CLK),
										  .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN),
										  .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ),
										  .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ),
										  .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR),
										  .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT),
										  .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N),
										  .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo(.RST(RST_N),
										 .CLK(CLK),
										 .D_IN(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN),
										 .ENQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ),
										 .DEQ(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ),
										 .CLR(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR),
										 .D_OUT(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT),
										 .FULL_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N),
										 .EMPTY_N(memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDataFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDataFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDataFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDataFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDataFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N));

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_ctrlPort_ctrlWriteDoneFifo(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN),
								.ENQ(memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ),
								.DEQ(memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ),
								.CLR(memPortal_ctrlPort_ctrlWriteDoneFifo_CLR),
								.D_OUT(memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT),
								.FULL_N(memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N),
								.EMPTY_N(memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_0_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_1_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_2_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo(.RST(RST_N),
											     .CLK(CLK),
											     .D_IN(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN),
											     .ENQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ),
											     .DEQ(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ),
											     .CLR(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR),
											     .D_OUT(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT),
											     .FULL_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N),
											     .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  FIFO2 #(.width(32'd39),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoReadDataFifo(.RST(RST_N),
									    .CLK(CLK),
									    .D_IN(memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN),
									    .ENQ(memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ),
									    .DEQ(memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ),
									    .CLR(memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR),
									    .D_OUT(memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT),
									    .FULL_N(memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N),
									    .EMPTY_N(memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  FIFO2 #(.width(32'd23),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo(.RST(RST_N),
											       .CLK(CLK),
											       .D_IN(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN),
											       .ENQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ),
											       .DEQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ),
											       .CLR(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR),
											       .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT),
											       .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N),
											       .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo(.RST(RST_N),
											      .CLK(CLK),
											      .D_IN(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN),
											      .ENQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ),
											      .DEQ(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ),
											      .CLR(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR),
											      .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT),
											      .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N),
											      .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N));

  // submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  FIFO2 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_indicationMemSlaves_3_fifoWriteDoneFifo(.RST(RST_N),
									     .CLK(CLK),
									     .D_IN(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN),
									     .ENQ(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ),
									     .DEQ(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ),
									     .CLR(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR),
									     .D_OUT(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT),
									     .FULL_N(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N),
									     .EMPTY_N(memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N));

  // submodule memPortal_memslave_doneFifo
  FIFO1 #(.width(32'd6),
	  .guarded(32'd1)) memPortal_memslave_doneFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(memPortal_memslave_doneFifo_D_IN),
						       .ENQ(memPortal_memslave_doneFifo_ENQ),
						       .DEQ(memPortal_memslave_doneFifo_DEQ),
						       .CLR(memPortal_memslave_doneFifo_CLR),
						       .D_OUT(memPortal_memslave_doneFifo_D_OUT),
						       .FULL_N(memPortal_memslave_doneFifo_FULL_N),
						       .EMPTY_N(memPortal_memslave_doneFifo_EMPTY_N));

  // submodule memPortal_memslave_req_ars
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_ars(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_ars_D_IN),
						      .ENQ(memPortal_memslave_req_ars_ENQ),
						      .DEQ(memPortal_memslave_req_ars_DEQ),
						      .CLR(memPortal_memslave_req_ars_CLR),
						      .D_OUT(memPortal_memslave_req_ars_D_OUT),
						      .FULL_N(memPortal_memslave_req_ars_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_ars_EMPTY_N));

  // submodule memPortal_memslave_req_aws
  FIFO1 #(.width(32'd22),
	  .guarded(32'd1)) memPortal_memslave_req_aws(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(memPortal_memslave_req_aws_D_IN),
						      .ENQ(memPortal_memslave_req_aws_ENQ),
						      .DEQ(memPortal_memslave_req_aws_DEQ),
						      .CLR(memPortal_memslave_req_aws_CLR),
						      .D_OUT(memPortal_memslave_req_aws_D_OUT),
						      .FULL_N(memPortal_memslave_req_aws_FULL_N),
						      .EMPTY_N(memPortal_memslave_req_aws_EMPTY_N));

  // submodule memPortal_memslave_rs
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_rs(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_rs_D_IN),
								.ENQ(memPortal_memslave_rs_ENQ),
								.DEQ(memPortal_memslave_rs_DEQ),
								.CLR(memPortal_memslave_rs_CLR),
								.D_OUT(memPortal_memslave_rs_D_OUT),
								.FULL_N(memPortal_memslave_rs_FULL_N),
								.EMPTY_N(memPortal_memslave_rs_EMPTY_N));

  // submodule memPortal_memslave_ws
  FIFO1 #(.width(32'd3), .guarded(32'd1)) memPortal_memslave_ws(.RST(RST_N),
								.CLK(CLK),
								.D_IN(memPortal_memslave_ws_D_IN),
								.ENQ(memPortal_memslave_ws_ENQ),
								.DEQ(memPortal_memslave_ws_DEQ),
								.CLR(memPortal_memslave_ws_CLR),
								.D_OUT(memPortal_memslave_ws_D_OUT),
								.FULL_N(memPortal_memslave_ws_FULL_N),
								.EMPTY_N(memPortal_memslave_ws_EMPTY_N));

  // submodule memPortal_putFailedIndicationFifo
  FIFO2 #(.width(32'd32),
	  .guarded(32'd1)) memPortal_putFailedIndicationFifo(.RST(RST_N),
							     .CLK(CLK),
							     .D_IN(memPortal_putFailedIndicationFifo_D_IN),
							     .ENQ(memPortal_putFailedIndicationFifo_ENQ),
							     .DEQ(memPortal_putFailedIndicationFifo_DEQ),
							     .CLR(memPortal_putFailedIndicationFifo_CLR),
							     .D_OUT(),
							     .FULL_N(),
							     .EMPTY_N());

  // rule RL_memPortal_memslave_req_aw
  assign WILL_FIRE_RL_memPortal_memslave_req_aw =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_req_aws_EMPTY_N &&
	     CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 ;

  // rule RL_memPortal_memslave_write_done
  assign WILL_FIRE_RL_memPortal_memslave_write_done =
	     memPortal_memslave_ws_EMPTY_N &&
	     memPortal_memslave_doneFifo_FULL_N &&
	     CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 ;

  // rule RL_memPortal_memslave_req_ar
  assign WILL_FIRE_RL_memPortal_memslave_req_ar =
	     memPortal_memslave_req_ars_EMPTY_N &&
	     memPortal_memslave_rs_EMPTY_N &&
	     CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 ;

  // rule RL_memPortal_ctrlPort_writeDataRule
  assign WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule =
	     memPortal_ctrlPort_ctrlWriteDataFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	     (!memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	      memPortal_ctrlPort_ctrlWriteDoneFifo_FULL_N) ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN =
	     addr__h8201 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h8204 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h8204 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN =
	     addr__h8844 + 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h8847 - 8'd1 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h8847 == 8'd2 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_ctrlPort_interruptEnableReg
  assign memPortal_ctrlPort_interruptEnableReg_D_IN =
	     memPortal_ctrlPort_ctrlWriteDataFifo_D_OUT[7] ;
  assign memPortal_ctrlPort_interruptEnableReg_EN =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'h04 ;

  // register memPortal_ctrlPort_outOfRangeReadCountReg
  assign memPortal_ctrlPort_outOfRangeReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeReadCountReg_EN = 1'b0 ;

  // register memPortal_ctrlPort_outOfRangeWriteCount
  assign memPortal_ctrlPort_outOfRangeWriteCount_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_outOfRangeWriteCount_EN = 1'b0 ;

  // register memPortal_ctrlPort_underflowReadCountReg
  assign memPortal_ctrlPort_underflowReadCountReg_D_IN = 32'h0 ;
  assign memPortal_ctrlPort_underflowReadCountReg_EN = 1'b0 ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h1192 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1195 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h1195 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h1835 + 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h1838 - 8'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h1838 == 8'd2 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h2938 + 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h2941 - 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h2941 == 8'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h3581 + 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h3584 - 8'd1 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h3584 == 8'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h4685 + 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h4688 - 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h4688 == 8'd2 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h5328 + 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h5331 - 8'd1 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h5331 == 8'd2 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN =
	     addr__h6432 + 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN =
	     burstCount__h6435 - 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN =
	     burstCount__h6435 == 8'd2 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN =
	     addr__h7075 + 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN =
	     burstCount__h7078 - 8'd1 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN =
	     IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // register memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN =
	     burstCount__h7078 == 8'd2 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;

  // submodule dut_rv
  assign dut_rv_ifc_hexDump_data = ifc_hexDump_data ;
  assign dut_rv_ifc_readDone_tag = ifc_readDone_tag ;
  assign dut_rv_ifc_writeDone_tag = ifc_writeDone_tag ;
  assign dut_rv_EN_portalIfc_indications_0_deq =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_1_deq =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_2_deq =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_portalIfc_indications_3_deq =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] ==
	     8'd0 ;
  assign dut_rv_EN_ifc_started = EN_ifc_started ;
  assign dut_rv_EN_ifc_readDone = EN_ifc_readDone ;
  assign dut_rv_EN_ifc_writeDone = EN_ifc_writeDone ;
  assign dut_rv_EN_ifc_hexDump = EN_ifc_hexDump ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h8201,
	       burstCount__h8204,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275 } ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275 ;
  assign memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h8844,
	       burstCount__h8847,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297 } ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297 ;
  assign memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDataFifo
  assign memPortal_ctrlPort_ctrlWriteDataFifo_D_IN =
	     portalIfc_slave_write_server_writeData_put ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_DEQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule ;
  assign memPortal_ctrlPort_ctrlWriteDataFifo_CLR = 1'b0 ;

  // submodule memPortal_ctrlPort_ctrlWriteDoneFifo
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_D_IN =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_ctrlPort_writeDataRule &&
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_addrBeatFifo_D_OUT[0] ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd0 ;
  assign memPortal_ctrlPort_ctrlWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1192,
	       burstCount__h1195,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 } ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 ;
  assign memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_IN =
	     { v___1__h2328,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h1835,
	       burstCount__h1838,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 } ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_0_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd1 ;
  assign memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h2938,
	       burstCount__h2941,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 } ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 ;
  assign memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_IN =
	     { v___1__h4074,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h3581,
	       burstCount__h3584,
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 } ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_1_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd2 ;
  assign memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h4685,
	       burstCount__h4688,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 } ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 ;
  assign memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_IN =
	     { v___1__h5821,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h5328,
	       burstCount__h5331,
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 } ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_2_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd3 ;
  assign memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h6432,
	       burstCount__h6435,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 } ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_ars_D_OUT ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 ;
  assign memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoReadDataFifo
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_IN =
	     { v___1__h7568,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[6:0] } ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_DEQ =
	     EN_portalIfc_slave_read_server_readData_get &&
	     memPortal_memslave_rs_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFifo_CLR = 1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_IN =
	     { addr__h7075,
	       burstCount__h7078,
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[5:0],
	       IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 } ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_ENQ =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_IN =
	     memPortal_memslave_req_aws_D_OUT ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_DEQ =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_EMPTY_N &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_FULL_N &&
	     IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_CLR =
	     1'b0 ;

  // submodule memPortal_indicationMemSlaves_3_fifoWriteDoneFifo
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_IN =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[6:1] ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_ENQ =
	     EN_portalIfc_slave_write_server_writeData_put &&
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done &&
	     memPortal_memslave_ws_D_OUT == 3'd4 ;
  assign memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_doneFifo
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_D_OUT;
      3'd1:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_D_OUT;
      3'd2:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_D_OUT;
      3'd3:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_D_OUT;
      3'd4:
	  memPortal_memslave_doneFifo_D_IN =
	      memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_D_OUT;
      default: memPortal_memslave_doneFifo_D_IN =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  assign memPortal_memslave_doneFifo_ENQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_doneFifo_DEQ =
	     EN_portalIfc_slave_write_server_writeDone_get ;
  assign memPortal_memslave_doneFifo_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_ars
  assign memPortal_memslave_req_ars_D_IN =
	     portalIfc_slave_read_server_readReq_put[21:0] ;
  assign memPortal_memslave_req_ars_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_req_ars_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_ar ;
  assign memPortal_memslave_req_ars_CLR = 1'b0 ;

  // submodule memPortal_memslave_req_aws
  assign memPortal_memslave_req_aws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[21:0] ;
  assign memPortal_memslave_req_aws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_req_aws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_req_aw ;
  assign memPortal_memslave_req_aws_CLR = 1'b0 ;

  // submodule memPortal_memslave_rs
  assign memPortal_memslave_rs_D_IN =
	     portalIfc_slave_read_server_readReq_put[24:22] ;
  assign memPortal_memslave_rs_ENQ =
	     EN_portalIfc_slave_read_server_readReq_put ;
  assign memPortal_memslave_rs_DEQ =
	     EN_portalIfc_slave_read_server_readData_get ;
  assign memPortal_memslave_rs_CLR = 1'b0 ;

  // submodule memPortal_memslave_ws
  assign memPortal_memslave_ws_D_IN =
	     portalIfc_slave_write_server_writeReq_put[24:22] ;
  assign memPortal_memslave_ws_ENQ =
	     EN_portalIfc_slave_write_server_writeReq_put ;
  assign memPortal_memslave_ws_DEQ =
	     WILL_FIRE_RL_memPortal_memslave_write_done ;
  assign memPortal_memslave_ws_CLR = 1'b0 ;

  // submodule memPortal_putFailedIndicationFifo
  assign memPortal_putFailedIndicationFifo_D_IN = 32'h0 ;
  assign memPortal_putFailedIndicationFifo_ENQ = 1'b0 ;
  assign memPortal_putFailedIndicationFifo_DEQ = 1'b0 ;
  assign memPortal_putFailedIndicationFifo_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d388 =
	     dut_rv_portalIfc_indications_2_notEmpty ?
	       32'd2 :
	       (dut_rv_portalIfc_indications_1_notEmpty ?
		  32'd1 :
		  (dut_rv_portalIfc_indications_0_notEmpty ?
		     32'd0 :
		     32'hFFFFFFFF)) ;
  assign IF_memPortal_ctrlPort_ctrlReadAddrGenerator_is_ETC___d275 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg ;
  assign IF_memPortal_ctrlPort_ctrlWriteAddrGenerator_i_ETC___d297 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoReadAdd_ETC___d19 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_0_fifoWriteAd_ETC___d41 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_1_fifoReadAdd_ETC___d83 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_1_fifoWriteAd_ETC___d105 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_2_fifoReadAdd_ETC___d147 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_2_fifoWriteAd_ETC___d169 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_3_fifoReadAdd_ETC___d211 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg ;
  assign IF_memPortal_indicationMemSlaves_3_fifoWriteAd_ETC___d233 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:6] ==
	       8'd4 :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg ;
  assign _theResult___snd__h12182 =
	     dut_rv_portalIfc_indications_3_notEmpty ?
	       32'd3 :
	       IF_dut_rv_portalIfc_indications_2_notEmpty__87_ETC___d388 ;
  assign addr__h1192 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg ;
  assign addr__h1835 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg ;
  assign addr__h2938 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg ;
  assign addr__h3581 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg ;
  assign addr__h4685 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg ;
  assign addr__h5328 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg ;
  assign addr__h6432 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg ;
  assign addr__h7075 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg ;
  assign addr__h8201 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg ;
  assign addr__h8844 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[21:14] :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg ;
  assign burstCount___1__h1230 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h1873 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h2976 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h3619 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h4723 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h5366 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h6470 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h7113 =
	     { 2'd0,
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h8239 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount___1__h8882 =
	     { 2'd0,
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_D_OUT[13:8] } ;
  assign burstCount__h1195 =
	     memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h1230 :
	       memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h1838 =
	     memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h1873 :
	       memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h2941 =
	     memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h2976 :
	       memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h3584 =
	     memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h3619 :
	       memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h4688 =
	     memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h4723 :
	       memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h5331 =
	     memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h5366 :
	       memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h6435 =
	     memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg ?
	       burstCount___1__h6470 :
	       memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg ;
  assign burstCount__h7078 =
	     memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h7113 :
	       memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg ;
  assign burstCount__h8204 =
	     memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg ?
	       burstCount___1__h8239 :
	       memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg ;
  assign burstCount__h8847 =
	     memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg ?
	       burstCount___1__h8882 :
	       memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg ;
  assign dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 =
	     dut_rv_portalIfc_indications_3_notEmpty ||
	     dut_rv_portalIfc_indications_2_notEmpty ||
	     dut_rv_portalIfc_indications_1_notEmpty ||
	     dut_rv_portalIfc_indications_0_notEmpty ;
  assign memPortal_indicationMemSlaves_0_fifoReadDataFi_ETC___d55 =
	     memPortal_indicationMemSlaves_0_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_0_deq &&
	      dut_rv_RDY_portalIfc_indications_0_first) ;
  assign memPortal_indicationMemSlaves_1_fifoReadDataFi_ETC___d119 =
	     memPortal_indicationMemSlaves_1_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_1_deq &&
	      dut_rv_RDY_portalIfc_indications_1_first) ;
  assign memPortal_indicationMemSlaves_2_fifoReadDataFi_ETC___d183 =
	     memPortal_indicationMemSlaves_2_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_2_deq &&
	      dut_rv_RDY_portalIfc_indications_2_first) ;
  assign memPortal_indicationMemSlaves_3_fifoReadDataFi_ETC___d247 =
	     memPortal_indicationMemSlaves_3_fifoReadDataFifo_FULL_N &&
	     (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15] !=
	      8'd0 ||
	      dut_rv_RDY_portalIfc_indications_3_deq &&
	      dut_rv_RDY_portalIfc_indications_3_first) ;
  assign v___1__h12444 = _theResult___snd__h12182 + 32'd1 ;
  always@(memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_0_first or
	  dut_rv_portalIfc_indications_0_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h2328 = dut_rv_portalIfc_indications_0_first;
      8'd4: v___1__h2328 = { 31'd0, dut_rv_portalIfc_indications_0_notEmpty };
      default: v___1__h2328 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_1_first or
	  dut_rv_portalIfc_indications_1_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h4074 = dut_rv_portalIfc_indications_1_first;
      8'd4: v___1__h4074 = { 31'd0, dut_rv_portalIfc_indications_1_notEmpty };
      default: v___1__h4074 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_2_first or
	  dut_rv_portalIfc_indications_2_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h5821 = dut_rv_portalIfc_indications_2_first;
      8'd4: v___1__h5821 = { 31'd0, dut_rv_portalIfc_indications_2_notEmpty };
      default: v___1__h5821 = 32'd0;
    endcase
  end
  always@(memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_3_first or
	  dut_rv_portalIfc_indications_3_notEmpty)
  begin
    case (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'd0: v___1__h7568 = dut_rv_portalIfc_indications_3_first;
      8'd4: v___1__h7568 = { 31'd0, dut_rv_portalIfc_indications_3_notEmpty };
      default: v___1__h7568 = 32'd0;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_requestFifo_FULL_N;
      default: CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d344 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
	      memPortal_ctrlPort_ctrlWriteDoneFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
	      memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
	      memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
	      memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
	      memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_EMPTY_N;
      default: CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d323 =
		   1'd1;
    endcase
  end
  always@(memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 or
	  memPortal_ctrlPort_interruptEnableReg or
	  memPortal_ctrlPort_underflowReadCountReg or
	  memPortal_ctrlPort_outOfRangeReadCountReg or
	  memPortal_ctrlPort_outOfRangeWriteCount or v___1__h12444)
  begin
    case (memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[22:15])
      8'h0:
	  y_avValue_data__h12130 =
	      dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 ?
		32'd1 :
		32'd0;
      8'h04:
	  y_avValue_data__h12130 =
	      memPortal_ctrlPort_interruptEnableReg ? 32'd1 : 32'd0;
      8'h08: y_avValue_data__h12130 = 32'd7;
      8'h0C:
	  y_avValue_data__h12130 = memPortal_ctrlPort_underflowReadCountReg;
      8'h10:
	  y_avValue_data__h12130 = memPortal_ctrlPort_outOfRangeReadCountReg;
      8'h14: y_avValue_data__h12130 = memPortal_ctrlPort_outOfRangeWriteCount;
      8'h18:
	  y_avValue_data__h12130 =
	      dut_rv_portalIfc_indications_3_notEmpty__51_OR_ETC___d385 ?
		v___1__h12444 :
		32'd0;
      default: y_avValue_data__h12130 = 32'h005A05A0;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_requestFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_requestFifo_FULL_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_requestFifo_FULL_N;
      default: CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d356 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  y_avValue_data__h12130 or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
	      y_avValue_data__h12130;
      3'd1:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[38:7];
      3'd2:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[38:7];
      3'd3:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[38:7];
      3'd4:
	  SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[38:7];
      default: SEL_ARR_IF_memPortal_ctrlPort_ctrlReadAddrGene_ETC___d420 =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[6:1];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[6:1];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[6:1];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[6:1];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[6:1];
      default: SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d427 =
		   6'b101010 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_D_OUT[0];
      3'd1:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_D_OUT[0];
      3'd2:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_D_OUT[0];
      3'd3:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_D_OUT[0];
      3'd4:
	  SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_D_OUT[0];
      default: SEL_ARR_memPortal_ctrlPort_ctrlReadAddrGenerat_ETC___d434 =
		   1'b0 /* unspecified value */ ;
    endcase
  end
  always@(memPortal_memslave_ws_D_OUT or
	  memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT or
	  memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N)
  begin
    case (memPortal_memslave_ws_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
	      memPortal_ctrlPort_ctrlWriteDataFifo_FULL_N;
      3'd1:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_0_fifoWriteDoneFifo_FULL_N);
      3'd2:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_1_fifoWriteDoneFifo_FULL_N);
      3'd3:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_2_fifoWriteDoneFifo_FULL_N);
      3'd4:
	  CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_EMPTY_N &&
	      (!memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrBeatFifo_D_OUT[0] ||
	       memPortal_indicationMemSlaves_3_fifoWriteDoneFifo_FULL_N);
      default: CASE_memPortal_memslave_ws_first__17_0_memPort_ETC___d485 =
		   1'd1;
    endcase
  end
  always@(memPortal_memslave_rs_D_OUT or
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N or
	  memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N)
  begin
    case (memPortal_memslave_rs_D_OUT)
      3'd0:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrBeatFifo_EMPTY_N;
      3'd1:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
	      memPortal_indicationMemSlaves_0_fifoReadDataFifo_EMPTY_N;
      3'd2:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
	      memPortal_indicationMemSlaves_1_fifoReadDataFifo_EMPTY_N;
      3'd3:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
	      memPortal_indicationMemSlaves_2_fifoReadDataFifo_EMPTY_N;
      3'd4:
	  CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
	      memPortal_indicationMemSlaves_3_fifoReadDataFifo_EMPTY_N;
      default: CASE_memPortal_memslave_rs_first__50_0_memPort_ETC___d440 =
		   1'd1;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
      end
    else
      begin
        if (memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_EN)
	  memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_ctrlPort_interruptEnableReg_EN)
	  memPortal_ctrlPort_interruptEnableReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_interruptEnableReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeReadCountReg_EN)
	  memPortal_ctrlPort_outOfRangeReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeReadCountReg_D_IN;
	if (memPortal_ctrlPort_outOfRangeWriteCount_EN)
	  memPortal_ctrlPort_outOfRangeWriteCount <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_outOfRangeWriteCount_D_IN;
	if (memPortal_ctrlPort_underflowReadCountReg_EN)
	  memPortal_ctrlPort_underflowReadCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_ctrlPort_underflowReadCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg_D_IN;
	if (memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_EN)
	  memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg <= `BSV_ASSIGNMENT_DELAY
	      memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    memPortal_ctrlPort_ctrlReadAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlReadAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_burstCountReg = 8'hAA;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_ctrlPort_ctrlWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_ctrlPort_interruptEnableReg = 1'h0;
    memPortal_ctrlPort_outOfRangeReadCountReg = 32'hAAAAAAAA;
    memPortal_ctrlPort_outOfRangeWriteCount = 32'hAAAAAAAA;
    memPortal_ctrlPort_underflowReadCountReg = 32'hAAAAAAAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_0_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_1_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_2_fifoWriteAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoReadAddrGenerator_isLastReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_addrReg = 8'hAA;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_burstCountReg =
	8'hAA;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isFirstReg = 1'h0;
    memPortal_indicationMemSlaves_3_fifoWriteAddrGenerator_isLastReg = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_read_server_readReq_put &&
	  portalIfc_slave_read_server_readReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.readReq len=%d \n\n ****",
		 portalIfc_slave_read_server_readReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_portalIfc_slave_write_server_writeReq_put &&
	  portalIfc_slave_write_server_writeReq_put[13:6] > 8'd4)
	$display("**** \n\n mkMemSlaveMux.writeReq len=%d \n\n ****",
		 portalIfc_slave_write_server_writeReq_put[13:6]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_0_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd1)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_1_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd2)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_2_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd3)
	$display("***\n\n underflow! \n\n****");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_memPortal_memslave_req_ar &&
	  !dut_rv_portalIfc_indications_3_notEmpty &&
	  memPortal_memslave_rs_D_OUT == 3'd4)
	$display("***\n\n underflow! \n\n****");
  end
  // synopsys translate_on
endmodule  // mkFlashIndicationProxySynth

