;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/05/2025 17:17:56
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x52BD0000  	21181
0x0008	0x56BD0000  	22205
0x000C	0x56BD0000  	22205
0x0010	0x56BD0000  	22205
0x0014	0x56BD0000  	22205
0x0018	0x56BD0000  	22205
0x001C	0x56BD0000  	22205
0x0020	0x56BD0000  	22205
0x0024	0x56BD0000  	22205
0x0028	0x56BD0000  	22205
0x002C	0x56BD0000  	22205
0x0030	0x56BD0000  	22205
0x0034	0x56BD0000  	22205
0x0038	0x56BD0000  	22205
0x003C	0x56BD0000  	22205
0x0040	0x56BD0000  	22205
0x0044	0x56BD0000  	22205
0x0048	0x56BD0000  	22205
0x004C	0x56BD0000  	22205
0x0050	0x56BD0000  	22205
0x0054	0x56BD0000  	22205
0x0058	0x56BD0000  	22205
0x005C	0x56BD0000  	22205
0x0060	0x56BD0000  	22205
0x0064	0x56BD0000  	22205
0x0068	0x56BD0000  	22205
0x006C	0x56BD0000  	22205
0x0070	0x56BD0000  	22205
0x0074	0x56BD0000  	22205
0x0078	0x56BD0000  	22205
0x007C	0x56BD0000  	22205
0x0080	0x56BD0000  	22205
0x0084	0x56BD0000  	22205
0x0088	0x56BD0000  	22205
0x008C	0x56BD0000  	22205
0x0090	0x56BD0000  	22205
0x0094	0x56BD0000  	22205
0x0098	0x56BD0000  	22205
0x009C	0x56BD0000  	22205
0x00A0	0x56BD0000  	22205
0x00A4	0x56BD0000  	22205
0x00A8	0x56BD0000  	22205
0x00AC	0x56BD0000  	22205
0x00B0	0x56BD0000  	22205
0x00B4	0x56BD0000  	22205
0x00B8	0x56BD0000  	22205
0x00BC	0x56BD0000  	22205
0x00C0	0x56BD0000  	22205
0x00C4	0x56BD0000  	22205
0x00C8	0x56BD0000  	22205
0x00CC	0x56BD0000  	22205
0x00D0	0x56BD0000  	22205
0x00D4	0x51250000  	20773
0x00D8	0x521D0000  	21021
0x00DC	0x51A10000  	20897
0x00E0	0x56BD0000  	22205
0x00E4	0x56BD0000  	22205
0x00E8	0x56BD0000  	22205
0x00EC	0x56BD0000  	22205
0x00F0	0x56BD0000  	22205
0x00F4	0x56BD0000  	22205
0x00F8	0x56BD0000  	22205
0x00FC	0x56BD0000  	22205
0x0100	0x56BD0000  	22205
0x0104	0x56BD0000  	22205
0x0108	0x56BD0000  	22205
0x010C	0x56BD0000  	22205
0x0110	0x56410000  	22081
0x0114	0x50A90000  	20649
0x0118	0x56BD0000  	22205
0x011C	0x56BD0000  	22205
0x0120	0x56BD0000  	22205
0x0124	0x56BD0000  	22205
0x0128	0x56BD0000  	22205
0x012C	0x56BD0000  	22205
0x0130	0x56BD0000  	22205
0x0134	0x56BD0000  	22205
0x0138	0x56BD0000  	22205
0x013C	0x56BD0000  	22205
0x0140	0x56BD0000  	22205
0x0144	0x56BD0000  	22205
0x0148	0x56BD0000  	22205
0x014C	0x56BD0000  	22205
0x0150	0x56BD0000  	22205
0x0154	0x56BD0000  	22205
0x0158	0x56BD0000  	22205
0x015C	0x502D0000  	20525
0x0160	0x56BD0000  	22205
0x0164	0x56BD0000  	22205
0x0168	0x56BD0000  	22205
0x016C	0x56BD0000  	22205
0x0170	0x56BD0000  	22205
0x0174	0x56BD0000  	22205
0x0178	0x56BD0000  	22205
0x017C	0x56BD0000  	22205
0x0180	0x56BD0000  	22205
0x0184	0x56BD0000  	22205
; end of ____SysVT
_main:
;main.c, 358 :: 		void main(void)
0x52BC	0xB081    SUB	SP, SP, #4
0x52BE	0xF000F80F  BL	21216
0x52C2	0xF000F9FF  BL	22212
0x52C6	0xF001F9B7  BL	26168
0x52CA	0xF7FFFFE5  BL	21144
0x52CE	0xF001F965  BL	26012
;main.c, 360 :: 		application_init();
0x52D2	0xF7FFFE2D  BL	_application_init+0
;main.c, 362 :: 		for (;;)
L_main59:
;main.c, 364 :: 		application_task();
0x52D6	0xF7FFFCBB  BL	_application_task+0
;main.c, 365 :: 		}
0x52DA	0xE7FC    B	L_main59
;main.c, 366 :: 		}
L_end_main:
L__main_end_loop:
0x52DC	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 25 :: 		void __CC2DW()
0x4C3C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 28 :: 		L_loopDW:
L_loopDW:
;__Lib_System_4XX.c, 29 :: 		LDRB.W       R9, [R12], #1
0x4C3E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 30 :: 		STRB.W       R9, [R11], #1
0x4C42	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 31 :: 		CMP.W        R11, R10
0x4C46	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 32 :: 		BNE          L_loopDW
0x4C4A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 34 :: 		}
L_end___CC2DW:
0x4C4C	0xB001    ADD	SP, SP, #4
0x4C4E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 71 :: 		void __FillZeros()
0x4FF0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 74 :: 		MOV.W        R9, #0
0x4FF2	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 75 :: 		MOV.W        R12, #0
0x4FF6	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 76 :: 		CMP.W        SP, R10
0x4FFA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 77 :: 		BGT          L_loopFZs
0x4FFE	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 78 :: 		CMP.W        SP, R11
0x5000	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 79 :: 		BLT          L_loopFZs
0x5004	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 80 :: 		MOV          R12, R10
0x5006	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 81 :: 		MOV          R10, SP
0x5008	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 82 :: 		L_loopFZs:
L_loopFZs:
;__Lib_System_4XX.c, 83 :: 		STR.W        R9, [R11], #4
0x500A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 84 :: 		CMP.W        R11, R10
0x500E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 85 :: 		BNE          L_loopFZs
0x5012	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 86 :: 		CMP.W        R12, R10
0x5014	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 87 :: 		BLE          L_norep
0x5018	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 88 :: 		MOV          R10, R12
0x501A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 89 :: 		LDR          R11, [R9]
0x501C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 90 :: 		ADD          R11, R11,#4
0x5020	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 91 :: 		B            L_loopFZs
0x5024	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		L_norep:
L_norep:
;__Lib_System_4XX.c, 94 :: 		}
L_end___FillZeros:
0x5026	0xB001    ADD	SP, SP, #4
0x5028	0x4770    BX	LR
; end of ___FillZeros
_application_init:
;main.c, 233 :: 		void application_init(void)
0x4F30	0xB08A    SUB	SP, SP, #40
0x4F32	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 248 :: 		LOG_MAP_USB_UART(log_cfg);
0x4F36	0x2000    MOVS	R0, #0
0x4F38	0xF88D0004  STRB	R0, [SP, #4]
;main.c, 249 :: 		log_init(&logger, &log_cfg);
0x4F3C	0xA801    ADD	R0, SP, #4
0x4F3E	0x4601    MOV	R1, R0
0x4F40	0x4826    LDR	R0, [PC, #152]
0x4F42	0xF7FFFE01  BL	_log_init+0
;main.c, 250 :: 		log_info(&logger, "---- Application Init ----");
0x4F46	0x4926    LDR	R1, [PC, #152]
0x4F48	0x4824    LDR	R0, [PC, #144]
0x4F4A	0xB402    PUSH	(R1)
0x4F4C	0xB401    PUSH	(R0)
0x4F4E	0xF7FFFDDF  BL	_log_info+0
0x4F52	0xB002    ADD	SP, SP, #8
;main.c, 253 :: 		wifiesp_cfg_setup(&wifiesp_cfg);
0x4F54	0xA802    ADD	R0, SP, #8
0x4F56	0xF7FFFD4B  BL	_wifiesp_cfg_setup+0
;main.c, 254 :: 		WIFIESP_MAP_MIKROBUS(wifiesp_cfg, MIKROBUS_3);
0x4F5A	0x2038    MOVS	R0, #56
0x4F5C	0xF8AD000A  STRH	R0, [SP, #10]
0x4F60	0x2039    MOVS	R0, #57
0x4F62	0xF8AD0008  STRH	R0, [SP, #8]
0x4F66	0x204D    MOVS	R0, #77
0x4F68	0xF8AD000C  STRH	R0, [SP, #12]
0x4F6C	0x2014    MOVS	R0, #20
0x4F6E	0xF8AD000E  STRH	R0, [SP, #14]
;main.c, 255 :: 		wifiesp_init(&wifiesp, &wifiesp_cfg);
0x4F72	0xA802    ADD	R0, SP, #8
0x4F74	0x4601    MOV	R1, R0
0x4F76	0x481B    LDR	R0, [PC, #108]
0x4F78	0xF7FFFCC4  BL	_wifiesp_init+0
;main.c, 256 :: 		wifiesp_default_cfg(&wifiesp);
0x4F7C	0x4819    LDR	R0, [PC, #100]
0x4F7E	0xF7FFFD5F  BL	_wifiesp_default_cfg+0
;main.c, 257 :: 		Delay_ms(1000);
0x4F82	0xF64757FE  MOVW	R7, #32254
0x4F86	0xF2C03756  MOVT	R7, #854
L_application_init43:
0x4F8A	0x1E7F    SUBS	R7, R7, #1
0x4F8C	0xD1FD    BNE	L_application_init43
0x4F8E	0xBF00    NOP
0x4F90	0xBF00    NOP
0x4F92	0xBF00    NOP
0x4F94	0xBF00    NOP
0x4F96	0xBF00    NOP
;main.c, 260 :: 		wifi_communication_init();
0x4F98	0xF7FFFBB2  BL	_wifi_communication_init+0
;main.c, 264 :: 		log_info(&logger, "Please connect to the IP address listed above.\r\n");
0x4F9C	0x4912    LDR	R1, [PC, #72]
0x4F9E	0x480F    LDR	R0, [PC, #60]
0x4FA0	0xB402    PUSH	(R1)
0x4FA2	0xB401    PUSH	(R0)
0x4FA4	0xF7FFFDB4  BL	_log_info+0
0x4FA8	0xB002    ADD	SP, SP, #8
;main.c, 267 :: 		hallcurrent5_cfg_setup(&hallcurrent5_cfg);
0x4FAA	0xA806    ADD	R0, SP, #24
0x4FAC	0xF7FFFA5C  BL	_hallcurrent5_cfg_setup+0
;main.c, 268 :: 		HALLCURRENT5_MAP_MIKROBUS(hallcurrent5_cfg, MIKROBUS_2);
0x4FB0	0x2020    MOVS	R0, #32
0x4FB2	0xF8AD0018  STRH	R0, [SP, #24]
0x4FB6	0x2034    MOVS	R0, #52
0x4FB8	0xF8AD001A  STRH	R0, [SP, #26]
;main.c, 269 :: 		hallcurrent5_init(&hallcurrent5, &hallcurrent5_cfg);
0x4FBC	0xA806    ADD	R0, SP, #24
0x4FBE	0x4601    MOV	R1, R0
0x4FC0	0x480A    LDR	R0, [PC, #40]
0x4FC2	0xF7FFF99D  BL	_hallcurrent5_init+0
;main.c, 272 :: 		hallcurrent5_set_init_voltage(&hallcurrent5, 450);
0x4FC6	0xF24011C2  MOVW	R1, #450
0x4FCA	0x4808    LDR	R0, [PC, #32]
0x4FCC	0xF7FFF992  BL	_hallcurrent5_set_init_voltage+0
;main.c, 273 :: 		Delay_100ms();
0x4FD0	0xF7FEFDEA  BL	_Delay_100ms+0
;main.c, 274 :: 		}
L_end_application_init:
0x4FD4	0xF8DDE000  LDR	LR, [SP, #0]
0x4FD8	0xB00A    ADD	SP, SP, #40
0x4FDA	0x4770    BX	LR
0x4FDC	0x053F2000  	main_logger+0
0x4FE0	0x64710000  	?lstr_35_main+0
0x4FE4	0x05DC2000  	main_wifiesp+0
0x4FE8	0x62B60000  	?lstr_36_main+0
0x4FEC	0x09302000  	main_hallcurrent5+0
; end of _application_init
_log_init:
;log.c, 49 :: 		log_err_t log_init ( log_t *log, log_cfg_t *cfg )
0x4B48	0xB081    SUB	SP, SP, #4
;log.c, 51 :: 		log->log_level = cfg->level;
0x4B4A	0x780A    LDRB	R2, [R1, #0]
0x4B4C	0x7002    STRB	R2, [R0, #0]
;log.c, 53 :: 		return LOG_SUCCESS;
0x4B4E	0x2000    MOVS	R0, #0
0x4B50	0xB240    SXTB	R0, R0
;log.c, 54 :: 		}
L_end_log_init:
0x4B52	0xB001    ADD	SP, SP, #4
0x4B54	0x4770    BX	LR
; end of _log_init
_log_info:
;log.c, 76 :: 		void log_info ( log_t *log, const code char * __generic_ptr f,... )
0x4B10	0xB082    SUB	SP, SP, #8
0x4B12	0xF8CDE000  STR	LR, [SP, #0]
0x4B16	0x9C02    LDR	R4, [SP, #8]
0x4B18	0x9803    LDR	R0, [SP, #12]
0x4B1A	0x9003    STR	R0, [SP, #12]
;log.c, 79 :: 		va_start( ap, f );
0x4B1C	0xA901    ADD	R1, SP, #4
0x4B1E	0xA803    ADD	R0, SP, #12
0x4B20	0x1D00    ADDS	R0, R0, #4
0x4B22	0x6008    STR	R0, [R1, #0]
;log.c, 81 :: 		if ( log->log_level <= LOG_LEVEL_INFO )
0x4B24	0x7820    LDRB	R0, [R4, #0]
0x4B26	0x2801    CMP	R0, #1
0x4B28	0xD807    BHI	L_log_info3
;log.c, 83 :: 		api_log( log, "[INFO]: ", f, ap );
0x4B2A	0xA901    ADD	R1, SP, #4
0x4B2C	0x4805    LDR	R0, [PC, #20]
0x4B2E	0x460B    MOV	R3, R1
0x4B30	0x9A03    LDR	R2, [SP, #12]
0x4B32	0x4601    MOV	R1, R0
0x4B34	0x4620    MOV	R0, R4
0x4B36	0xF7FEFF77  BL	log_api_log+0
;log.c, 84 :: 		}
L_log_info3:
;log.c, 85 :: 		}
L_end_log_info:
0x4B3A	0xF8DDE000  LDR	LR, [SP, #0]
0x4B3E	0xB002    ADD	SP, SP, #8
0x4B40	0x4770    BX	LR
0x4B42	0xBF00    NOP
0x4B44	0x020C2000  	?lstr7_log+0
; end of _log_info
log_api_log:
;log.c, 42 :: 		static void api_log ( log_t *log, char * prefix, const code char * __generic_ptr f, va_list ap )
0x3A28	0xB083    SUB	SP, SP, #12
0x3A2A	0xF8CDE000  STR	LR, [SP, #0]
0x3A2E	0x9201    STR	R2, [SP, #4]
0x3A30	0x9302    STR	R3, [SP, #8]
;log.c, 44 :: 		printf_me( prefix );
0x3A32	0xB402    PUSH	(R1)
0x3A34	0xF7FFFBFA  BL	_printf_me+0
0x3A38	0xB001    ADD	SP, SP, #4
;log.c, 45 :: 		vfprintf_me( &debugStdOut, f, ap );
0x3A3A	0x9A02    LDR	R2, [SP, #8]
0x3A3C	0x9901    LDR	R1, [SP, #4]
0x3A3E	0x4806    LDR	R0, [PC, #24]
0x3A40	0xF7FDFFAC  BL	_vfprintf_me+0
;log.c, 46 :: 		printf_me( "\n" );
0x3A44	0x4C05    LDR	R4, [PC, #20]
0x3A46	0xB410    PUSH	(R4)
0x3A48	0xF7FFFBF0  BL	_printf_me+0
0x3A4C	0xB001    ADD	SP, SP, #4
;log.c, 47 :: 		}
L_end_api_log:
0x3A4E	0xF8DDE000  LDR	LR, [SP, #0]
0x3A52	0xB003    ADD	SP, SP, #12
0x3A54	0x4770    BX	LR
0x3A56	0xBF00    NOP
0x3A58	0x15890000  	_debugStdOut+0
0x3A5C	0x0AA60000  	?lstr_3_log+0
; end of log_api_log
_printf_me:
;cstdio.c, 849 :: 		int printf_me( const char * format, ... )
0x322C	0xB082    SUB	SP, SP, #8
0x322E	0xF8CDE000  STR	LR, [SP, #0]
0x3232	0x9802    LDR	R0, [SP, #8]
0x3234	0x9002    STR	R0, [SP, #8]
;cstdio.c, 851 :: 		int     cnt = 0;
;cstdio.c, 854 :: 		va_start( arg, format );
0x3236	0xA901    ADD	R1, SP, #4
0x3238	0xA802    ADD	R0, SP, #8
0x323A	0x1D00    ADDS	R0, R0, #4
0x323C	0x6008    STR	R0, [R1, #0]
;cstdio.c, 855 :: 		cnt = vfprintf_me( &debugStdOut, format, arg );
0x323E	0x460A    MOV	R2, R1
0x3240	0x9902    LDR	R1, [SP, #8]
0x3242	0x4803    LDR	R0, [PC, #12]
0x3244	0xF7FEFBAA  BL	_vfprintf_me+0
;cstdio.c, 857 :: 		return cnt;
;cstdio.c, 858 :: 		}
L_end_printf_me:
0x3248	0xF8DDE000  LDR	LR, [SP, #0]
0x324C	0xB002    ADD	SP, SP, #8
0x324E	0x4770    BX	LR
0x3250	0x15890000  	_debugStdOut+0
; end of _printf_me
_vfprintf_me:
;cstdio.c, 251 :: 		int vfprintf_me( void ( *stream )( char ch ), const char * format, register va_list arg )
0x199C	0xB091    SUB	SP, SP, #68
0x199E	0xF8CDE000  STR	LR, [SP, #0]
0x19A2	0x900A    STR	R0, [SP, #40]
0x19A4	0x910B    STR	R1, [SP, #44]
0x19A6	0x920C    STR	R2, [SP, #48]
;cstdio.c, 257 :: 		int      ccnt = 0;
0x19A8	0xF2400300  MOVW	R3, #0
0x19AC	0xF8AD3024  STRH	R3, [SP, #36]
;cstdio.c, 291 :: 		flag = 0;
;cstdio.c, 292 :: 		while ( c = *format++ ) {
L_vfprintf_me12:
0x19B0	0x9C0B    LDR	R4, [SP, #44]
0x19B2	0x9B0B    LDR	R3, [SP, #44]
0x19B4	0x1C5B    ADDS	R3, R3, #1
0x19B6	0x930B    STR	R3, [SP, #44]
0x19B8	0x7823    LDRB	R3, [R4, #0]
0x19BA	0xF88D300E  STRB	R3, [SP, #14]
0x19BE	0x2B00    CMP	R3, #0
0x19C0	0xF00180F4  BEQ	L_vfprintf_me13
;cstdio.c, 293 :: 		if ( c != '%' ) {
0x19C4	0xF89D300E  LDRB	R3, [SP, #14]
0x19C8	0x2B25    CMP	R3, #37
0x19CA	0xD004    BEQ	L_vfprintf_me14
;cstdio.c, 294 :: 		stream( c );
0x19CC	0xF89D000E  LDRB	R0, [SP, #14]
0x19D0	0x9C0A    LDR	R4, [SP, #40]
0x19D2	0x47A0    BLX	R4
;cstdio.c, 295 :: 		continue;
0x19D4	0xE7EC    B	L_vfprintf_me12
;cstdio.c, 296 :: 		}
L_vfprintf_me14:
;cstdio.c, 297 :: 		width = 0;
0x19D6	0x2300    MOVS	R3, #0
0x19D8	0xB21B    SXTH	R3, R3
0x19DA	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 298 :: 		flag = 0;
0x19DE	0x2300    MOVS	R3, #0
0x19E0	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 299 :: 		for ( ;; ) {
L_vfprintf_me15:
;cstdio.c, 300 :: 		switch ( *format ) {
0x19E4	0xE031    B	L_vfprintf_me18
;cstdio.c, 301 :: 		case '-':
L_vfprintf_me20:
;cstdio.c, 302 :: 		flag |= LEFT;
0x19E6	0xF8BD3012  LDRH	R3, [SP, #18]
0x19EA	0xF0430308  ORR	R3, R3, #8
0x19EE	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 303 :: 		format++;
0x19F2	0x9B0B    LDR	R3, [SP, #44]
0x19F4	0x1C5B    ADDS	R3, R3, #1
0x19F6	0x930B    STR	R3, [SP, #44]
;cstdio.c, 304 :: 		continue;
0x19F8	0xE03C    B	L_vfprintf_me17
;cstdio.c, 306 :: 		case ' ':
L_vfprintf_me21:
;cstdio.c, 307 :: 		flag |= SPCSIGN;
0x19FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x19FE	0xF0430301  ORR	R3, R3, #1
0x1A02	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 308 :: 		format++;
0x1A06	0x9B0B    LDR	R3, [SP, #44]
0x1A08	0x1C5B    ADDS	R3, R3, #1
0x1A0A	0x930B    STR	R3, [SP, #44]
;cstdio.c, 309 :: 		continue;
0x1A0C	0xE032    B	L_vfprintf_me17
;cstdio.c, 311 :: 		case '+':
L_vfprintf_me22:
;cstdio.c, 312 :: 		flag |= MANSIGN;
0x1A0E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A12	0xF0430302  ORR	R3, R3, #2
0x1A16	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 313 :: 		format++;
0x1A1A	0x9B0B    LDR	R3, [SP, #44]
0x1A1C	0x1C5B    ADDS	R3, R3, #1
0x1A1E	0x930B    STR	R3, [SP, #44]
;cstdio.c, 314 :: 		continue;
0x1A20	0xE028    B	L_vfprintf_me17
;cstdio.c, 316 :: 		case '#':
L_vfprintf_me23:
;cstdio.c, 317 :: 		flag |= ALTERN;
0x1A22	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A26	0xF4436300  ORR	R3, R3, #2048
0x1A2A	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 318 :: 		format++;
0x1A2E	0x9B0B    LDR	R3, [SP, #44]
0x1A30	0x1C5B    ADDS	R3, R3, #1
0x1A32	0x930B    STR	R3, [SP, #44]
;cstdio.c, 319 :: 		continue;
0x1A34	0xE01E    B	L_vfprintf_me17
;cstdio.c, 321 :: 		case '0':
L_vfprintf_me24:
;cstdio.c, 322 :: 		flag |= FILL;
0x1A36	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A3A	0xF0430304  ORR	R3, R3, #4
0x1A3E	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 323 :: 		format++;
0x1A42	0x9B0B    LDR	R3, [SP, #44]
0x1A44	0x1C5B    ADDS	R3, R3, #1
0x1A46	0x930B    STR	R3, [SP, #44]
;cstdio.c, 324 :: 		continue;
0x1A48	0xE014    B	L_vfprintf_me17
;cstdio.c, 325 :: 		}
L_vfprintf_me18:
0x1A4A	0x9B0B    LDR	R3, [SP, #44]
0x1A4C	0x781B    LDRB	R3, [R3, #0]
0x1A4E	0x2B2D    CMP	R3, #45
0x1A50	0xD0C9    BEQ	L_vfprintf_me20
0x1A52	0x9B0B    LDR	R3, [SP, #44]
0x1A54	0x781B    LDRB	R3, [R3, #0]
0x1A56	0x2B20    CMP	R3, #32
0x1A58	0xD0CF    BEQ	L_vfprintf_me21
0x1A5A	0x9B0B    LDR	R3, [SP, #44]
0x1A5C	0x781B    LDRB	R3, [R3, #0]
0x1A5E	0x2B2B    CMP	R3, #43
0x1A60	0xD0D5    BEQ	L_vfprintf_me22
0x1A62	0x9B0B    LDR	R3, [SP, #44]
0x1A64	0x781B    LDRB	R3, [R3, #0]
0x1A66	0x2B23    CMP	R3, #35
0x1A68	0xD0DB    BEQ	L_vfprintf_me23
0x1A6A	0x9B0B    LDR	R3, [SP, #44]
0x1A6C	0x781B    LDRB	R3, [R3, #0]
0x1A6E	0x2B30    CMP	R3, #48
0x1A70	0xD0E1    BEQ	L_vfprintf_me24
;cstdio.c, 326 :: 		break;
0x1A72	0xE000    B	L_vfprintf_me16
;cstdio.c, 327 :: 		}
L_vfprintf_me17:
0x1A74	0xE7B6    B	L_vfprintf_me15
L_vfprintf_me16:
;cstdio.c, 328 :: 		if ( flag & MANSIGN )
0x1A76	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A7A	0xF0030302  AND	R3, R3, #2
0x1A7E	0xB29B    UXTH	R3, R3
0x1A80	0xB13B    CBZ	R3, L_vfprintf_me25
;cstdio.c, 329 :: 		flag &= ~SPCSIGN;
0x1A82	0xF8BD4012  LDRH	R4, [SP, #18]
0x1A86	0xF64F73FE  MOVW	R3, #65534
0x1A8A	0xEA040303  AND	R3, R4, R3, LSL #0
0x1A8E	0xF8AD3012  STRH	R3, [SP, #18]
L_vfprintf_me25:
;cstdio.c, 330 :: 		if ( flag & LEFT )
0x1A92	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A96	0xF0030308  AND	R3, R3, #8
0x1A9A	0xB29B    UXTH	R3, R3
0x1A9C	0xB13B    CBZ	R3, L_vfprintf_me26
;cstdio.c, 331 :: 		flag &= ~FILL;
0x1A9E	0xF8BD4012  LDRH	R4, [SP, #18]
0x1AA2	0xF64F73FB  MOVW	R3, #65531
0x1AA6	0xEA040303  AND	R3, R4, R3, LSL #0
0x1AAA	0xF8AD3012  STRH	R3, [SP, #18]
L_vfprintf_me26:
;cstdio.c, 332 :: 		if ( __isdigit( ( unsigned )*format ) ) {
0x1AAE	0x9B0B    LDR	R3, [SP, #44]
0x1AB0	0x781B    LDRB	R3, [R3, #0]
0x1AB2	0xB2D8    UXTB	R0, R3
0x1AB4	0xF7FFFD5C  BL	cstdio___isdigit+0
0x1AB8	0xB1D0    CBZ	R0, L_vfprintf_me27
;cstdio.c, 333 :: 		width = 0;
0x1ABA	0x2300    MOVS	R3, #0
0x1ABC	0xB21B    SXTH	R3, R3
0x1ABE	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 334 :: 		do
L_vfprintf_me28:
;cstdio.c, 335 :: 		width = width * 10 + *format++ - '0';
0x1AC2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1AC6	0x230A    MOVS	R3, #10
0x1AC8	0xB21B    SXTH	R3, R3
0x1ACA	0x435C    MULS	R4, R3, R4
0x1ACC	0xB224    SXTH	R4, R4
0x1ACE	0x9B0B    LDR	R3, [SP, #44]
0x1AD0	0x781B    LDRB	R3, [R3, #0]
0x1AD2	0x18E3    ADDS	R3, R4, R3
0x1AD4	0xB21B    SXTH	R3, R3
0x1AD6	0x3B30    SUBS	R3, #48
0x1AD8	0xF8AD3010  STRH	R3, [SP, #16]
0x1ADC	0x9B0B    LDR	R3, [SP, #44]
0x1ADE	0x1C5B    ADDS	R3, R3, #1
0x1AE0	0x930B    STR	R3, [SP, #44]
;cstdio.c, 336 :: 		while ( __isdigit( ( unsigned )*format ) );
0x1AE2	0x781B    LDRB	R3, [R3, #0]
0x1AE4	0xB2D8    UXTB	R0, R3
0x1AE6	0xF7FFFD43  BL	cstdio___isdigit+0
0x1AEA	0x2800    CMP	R0, #0
0x1AEC	0xD1E9    BNE	L_vfprintf_me28
;cstdio.c, 337 :: 		} else if ( *format == '*' ) {
0x1AEE	0xE00F    B	L_vfprintf_me31
L_vfprintf_me27:
0x1AF0	0x9B0B    LDR	R3, [SP, #44]
0x1AF2	0x781B    LDRB	R3, [R3, #0]
0x1AF4	0x2B2A    CMP	R3, #42
0x1AF6	0xD10B    BNE	L_vfprintf_me32
;cstdio.c, 338 :: 		width = va_arg( arg, int );
0x1AF8	0x9B0C    LDR	R3, [SP, #48]
0x1AFA	0x681D    LDR	R5, [R3, #0]
0x1AFC	0x1D2C    ADDS	R4, R5, #4
0x1AFE	0x9B0C    LDR	R3, [SP, #48]
0x1B00	0x601C    STR	R4, [R3, #0]
0x1B02	0xF9B53000  LDRSH	R3, [R5, #0]
0x1B06	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 339 :: 		format++;
0x1B0A	0x9B0B    LDR	R3, [SP, #44]
0x1B0C	0x1C5B    ADDS	R3, R3, #1
0x1B0E	0x930B    STR	R3, [SP, #44]
;cstdio.c, 340 :: 		}
L_vfprintf_me32:
L_vfprintf_me31:
;cstdio.c, 341 :: 		if ( *format == '.' )
0x1B10	0x9B0B    LDR	R3, [SP, #44]
0x1B12	0x781B    LDRB	R3, [R3, #0]
0x1B14	0x2B2E    CMP	R3, #46
0x1B16	0xD12E    BNE	L_vfprintf_me33
;cstdio.c, 342 :: 		if ( *++format == '*' ) {
0x1B18	0x9B0B    LDR	R3, [SP, #44]
0x1B1A	0x1C5B    ADDS	R3, R3, #1
0x1B1C	0x930B    STR	R3, [SP, #44]
0x1B1E	0x781B    LDRB	R3, [R3, #0]
0x1B20	0x2B2A    CMP	R3, #42
0x1B22	0xD10C    BNE	L_vfprintf_me34
;cstdio.c, 343 :: 		prec = va_arg( arg, int );
0x1B24	0x9B0C    LDR	R3, [SP, #48]
0x1B26	0x681D    LDR	R5, [R3, #0]
0x1B28	0x1D2C    ADDS	R4, R5, #4
0x1B2A	0x9B0C    LDR	R3, [SP, #48]
0x1B2C	0x601C    STR	R4, [R3, #0]
0x1B2E	0xF9B53000  LDRSH	R3, [R5, #0]
0x1B32	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 344 :: 		format++;
0x1B36	0x9B0B    LDR	R3, [SP, #44]
0x1B38	0x1C5B    ADDS	R3, R3, #1
0x1B3A	0x930B    STR	R3, [SP, #44]
;cstdio.c, 345 :: 		} else {
0x1B3C	0xE01A    B	L_vfprintf_me35
L_vfprintf_me34:
;cstdio.c, 346 :: 		prec = 0;
0x1B3E	0x2300    MOVS	R3, #0
0x1B40	0xB21B    SXTH	R3, R3
0x1B42	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 347 :: 		while ( __isdigit( ( unsigned )*format ) )
L_vfprintf_me36:
0x1B46	0x9B0B    LDR	R3, [SP, #44]
0x1B48	0x781B    LDRB	R3, [R3, #0]
0x1B4A	0xB2D8    UXTB	R0, R3
0x1B4C	0xF7FFFD10  BL	cstdio___isdigit+0
0x1B50	0xB180    CBZ	R0, L_vfprintf_me37
;cstdio.c, 348 :: 		prec = prec * 10 + *format++ - '0';
0x1B52	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1B56	0x230A    MOVS	R3, #10
0x1B58	0xB21B    SXTH	R3, R3
0x1B5A	0x435C    MULS	R4, R3, R4
0x1B5C	0xB224    SXTH	R4, R4
0x1B5E	0x9B0B    LDR	R3, [SP, #44]
0x1B60	0x781B    LDRB	R3, [R3, #0]
0x1B62	0x18E3    ADDS	R3, R4, R3
0x1B64	0xB21B    SXTH	R3, R3
0x1B66	0x3B30    SUBS	R3, #48
0x1B68	0xF8AD300C  STRH	R3, [SP, #12]
0x1B6C	0x9B0B    LDR	R3, [SP, #44]
0x1B6E	0x1C5B    ADDS	R3, R3, #1
0x1B70	0x930B    STR	R3, [SP, #44]
0x1B72	0xE7E8    B	L_vfprintf_me36
L_vfprintf_me37:
;cstdio.c, 349 :: 		}
L_vfprintf_me35:
0x1B74	0xE009    B	L_vfprintf_me38
L_vfprintf_me33:
;cstdio.c, 351 :: 		prec = 0;
0x1B76	0x2300    MOVS	R3, #0
0x1B78	0xB21B    SXTH	R3, R3
0x1B7A	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 353 :: 		flag |= DEFPREC;
0x1B7E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B82	0xF4435380  ORR	R3, R3, #4096
0x1B86	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 355 :: 		}
L_vfprintf_me38:
;cstdio.c, 357 :: 		loop:
___vfprintf_me_loop:
;cstdio.c, 359 :: 		switch ( c = *format++ ) {
0x1B8A	0x9C0B    LDR	R4, [SP, #44]
0x1B8C	0x9B0B    LDR	R3, [SP, #44]
0x1B8E	0x1C5B    ADDS	R3, R3, #1
0x1B90	0x930B    STR	R3, [SP, #44]
0x1B92	0x7823    LDRB	R3, [R4, #0]
0x1B94	0xF88D300E  STRB	R3, [SP, #14]
0x1B98	0xE0C0    B	L_vfprintf_me39
;cstdio.c, 360 :: 		case 0:
L_vfprintf_me41:
;cstdio.c, 361 :: 		return ccnt;
0x1B9A	0xF9BD0024  LDRSH	R0, [SP, #36]
0x1B9E	0xF001B807  B	L_end_vfprintf_me
;cstdio.c, 362 :: 		case 'l':
L_vfprintf_me42:
;cstdio.c, 363 :: 		case 'L':
L_vfprintf_me43:
;cstdio.c, 365 :: 		flag |= LONG;
0x1BA2	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BA6	0xF0430310  ORR	R3, R3, #16
0x1BAA	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 366 :: 		goto loop;
0x1BAE	0xE7EC    B	___vfprintf_me_loop
;cstdio.c, 381 :: 		case 'f':
L_vfprintf_me44:
;cstdio.c, 382 :: 		flag |= FFMT;
0x1BB0	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BB4	0xF4436380  ORR	R3, R3, #1024
0x1BB8	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 383 :: 		break;
0x1BBC	0xE0FD    B	L_vfprintf_me40
;cstdio.c, 385 :: 		case 'E':
L_vfprintf_me45:
;cstdio.c, 386 :: 		flag |= UPCASE;
0x1BBE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BC2	0xF0430320  ORR	R3, R3, #32
0x1BC6	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 387 :: 		case 'e':
L_vfprintf_me46:
;cstdio.c, 388 :: 		flag |= EFMT;
0x1BCA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BCE	0xF4437380  ORR	R3, R3, #256
0x1BD2	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 389 :: 		break;
0x1BD6	0xE0F0    B	L_vfprintf_me40
;cstdio.c, 390 :: 		case 'g':
L_vfprintf_me47:
;cstdio.c, 391 :: 		flag |= GFMT;
0x1BD8	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BDC	0xF4437300  ORR	R3, R3, #512
0x1BE0	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 392 :: 		break;
0x1BE4	0xE0E9    B	L_vfprintf_me40
;cstdio.c, 394 :: 		case 'o':
L_vfprintf_me48:
;cstdio.c, 395 :: 		flag |= EIGHT;
0x1BE6	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BEA	0xF0430340  ORR	R3, R3, #64
0x1BEE	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 396 :: 		break;
0x1BF2	0xE0E2    B	L_vfprintf_me40
;cstdio.c, 398 :: 		case 'd':
L_vfprintf_me49:
;cstdio.c, 399 :: 		case 'i':
L_vfprintf_me50:
;cstdio.c, 400 :: 		break;
0x1BF4	0xE0E1    B	L_vfprintf_me40
;cstdio.c, 402 :: 		case 'p':
L_vfprintf_me51:
;cstdio.c, 404 :: 		case 'X':
L_vfprintf_me52:
;cstdio.c, 405 :: 		flag |= UPCASE;
0x1BF6	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BFA	0xF0430320  ORR	R3, R3, #32
0x1BFE	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 406 :: 		case 'x':
L_vfprintf_me53:
;cstdio.c, 407 :: 		flag |= SIXTEEN;
0x1C02	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C06	0xF0430380  ORR	R3, R3, #128
0x1C0A	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 408 :: 		break;
0x1C0E	0xE0D4    B	L_vfprintf_me40
;cstdio.c, 410 :: 		case 's':
L_vfprintf_me54:
;cstdio.c, 411 :: 		cp = va_arg( arg, const char * );
0x1C10	0x9B0C    LDR	R3, [SP, #48]
0x1C12	0x681D    LDR	R5, [R3, #0]
0x1C14	0x1D2C    ADDS	R4, R5, #4
0x1C16	0x9B0C    LDR	R3, [SP, #48]
0x1C18	0x601C    STR	R4, [R3, #0]
0x1C1A	0x682B    LDR	R3, [R5, #0]
0x1C1C	0x9307    STR	R3, [SP, #28]
;cstdio.c, 415 :: 		if ( cp == 0 )
0x1C1E	0xB90B    CBNZ	R3, L_vfprintf_me55
;cstdio.c, 416 :: 		cp = "null";
0x1C20	0x4BF9    LDR	R3, [PC, #996]
0x1C22	0x9307    STR	R3, [SP, #28]
L_vfprintf_me55:
;cstdio.c, 417 :: 		len = 0;
0x1C24	0x2300    MOVS	R3, #0
0x1C26	0xF8AD3020  STRH	R3, [SP, #32]
;cstdio.c, 418 :: 		while ( cp[ len ] )
L_vfprintf_me56:
0x1C2A	0xF8BD4020  LDRH	R4, [SP, #32]
0x1C2E	0x9B07    LDR	R3, [SP, #28]
0x1C30	0x191B    ADDS	R3, R3, R4
0x1C32	0x781B    LDRB	R3, [R3, #0]
0x1C34	0xB12B    CBZ	R3, L_vfprintf_me57
;cstdio.c, 419 :: 		len++;
0x1C36	0xF8BD3020  LDRH	R3, [SP, #32]
0x1C3A	0x1C5B    ADDS	R3, R3, #1
0x1C3C	0xF8AD3020  STRH	R3, [SP, #32]
0x1C40	0xE7F3    B	L_vfprintf_me56
L_vfprintf_me57:
;cstdio.c, 420 :: 		dostring:
___vfprintf_me_dostring:
;cstdio.c, 421 :: 		if ( prec && ( prec < len ) )
0x1C42	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C46	0xB14B    CBZ	R3, L__vfprintf_me324
0x1C48	0xF8BD4020  LDRH	R4, [SP, #32]
0x1C4C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C50	0x42A3    CMP	R3, R4
0x1C52	0xD203    BCS	L__vfprintf_me323
L__vfprintf_me322:
;cstdio.c, 422 :: 		len = prec;
0x1C54	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C58	0xF8AD3020  STRH	R3, [SP, #32]
;cstdio.c, 421 :: 		if ( prec && ( prec < len ) )
L__vfprintf_me324:
L__vfprintf_me323:
;cstdio.c, 423 :: 		if ( width > len )
0x1C5C	0xF8BD4020  LDRH	R4, [SP, #32]
0x1C60	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C64	0x42A3    CMP	R3, R4
0x1C66	0xD907    BLS	L_vfprintf_me61
;cstdio.c, 424 :: 		width -= len;
0x1C68	0xF8BD4020  LDRH	R4, [SP, #32]
0x1C6C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C70	0x1B1B    SUB	R3, R3, R4
0x1C72	0xF8AD3010  STRH	R3, [SP, #16]
0x1C76	0xE003    B	L_vfprintf_me62
L_vfprintf_me61:
;cstdio.c, 426 :: 		width = 0;
0x1C78	0x2300    MOVS	R3, #0
0x1C7A	0xB21B    SXTH	R3, R3
0x1C7C	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me62:
;cstdio.c, 427 :: 		if ( !( flag & LEFT ) )
0x1C80	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C84	0xF0030308  AND	R3, R3, #8
0x1C88	0xB29B    UXTH	R3, R3
0x1C8A	0xB95B    CBNZ	R3, L_vfprintf_me63
;cstdio.c, 428 :: 		while ( width-- )
L_vfprintf_me64:
0x1C8C	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C90	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C94	0x1E5B    SUBS	R3, R3, #1
0x1C96	0xF8AD3010  STRH	R3, [SP, #16]
0x1C9A	0xB11C    CBZ	R4, L_vfprintf_me65
;cstdio.c, 429 :: 		stream( ' ' );
0x1C9C	0x2020    MOVS	R0, #32
0x1C9E	0x9C0A    LDR	R4, [SP, #40]
0x1CA0	0x47A0    BLX	R4
0x1CA2	0xE7F3    B	L_vfprintf_me64
L_vfprintf_me65:
L_vfprintf_me63:
;cstdio.c, 430 :: 		while ( len-- )
L_vfprintf_me66:
0x1CA4	0xF8BD4020  LDRH	R4, [SP, #32]
0x1CA8	0xF8BD3020  LDRH	R3, [SP, #32]
0x1CAC	0x1E5B    SUBS	R3, R3, #1
0x1CAE	0xF8AD3020  STRH	R3, [SP, #32]
0x1CB2	0xB14C    CBZ	R4, L_vfprintf_me67
;cstdio.c, 431 :: 		stream( *cp++ );
0x1CB4	0x9B07    LDR	R3, [SP, #28]
0x1CB6	0x781B    LDRB	R3, [R3, #0]
0x1CB8	0xB2DC    UXTB	R4, R3
0x1CBA	0xB2E0    UXTB	R0, R4
0x1CBC	0x9C0A    LDR	R4, [SP, #40]
0x1CBE	0x47A0    BLX	R4
0x1CC0	0x9B07    LDR	R3, [SP, #28]
0x1CC2	0x1C5B    ADDS	R3, R3, #1
0x1CC4	0x9307    STR	R3, [SP, #28]
0x1CC6	0xE7ED    B	L_vfprintf_me66
L_vfprintf_me67:
;cstdio.c, 433 :: 		if ( flag & LEFT )
0x1CC8	0xF8BD3012  LDRH	R3, [SP, #18]
0x1CCC	0xF0030308  AND	R3, R3, #8
0x1CD0	0xB29B    UXTH	R3, R3
0x1CD2	0xB15B    CBZ	R3, L_vfprintf_me68
;cstdio.c, 434 :: 		while ( width-- )
L_vfprintf_me69:
0x1CD4	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1CD8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CDC	0x1E5B    SUBS	R3, R3, #1
0x1CDE	0xF8AD3010  STRH	R3, [SP, #16]
0x1CE2	0xB11C    CBZ	R4, L_vfprintf_me70
;cstdio.c, 435 :: 		stream( ' ' );
0x1CE4	0x2020    MOVS	R0, #32
0x1CE6	0x9C0A    LDR	R4, [SP, #40]
0x1CE8	0x47A0    BLX	R4
0x1CEA	0xE7F3    B	L_vfprintf_me69
L_vfprintf_me70:
L_vfprintf_me68:
;cstdio.c, 436 :: 		continue;
0x1CEC	0xE660    B	L_vfprintf_me12
;cstdio.c, 437 :: 		case 'c':
L_vfprintf_me71:
;cstdio.c, 438 :: 		c = va_arg( arg, int );
0x1CEE	0x9B0C    LDR	R3, [SP, #48]
0x1CF0	0x681D    LDR	R5, [R3, #0]
0x1CF2	0x1D2C    ADDS	R4, R5, #4
0x1CF4	0x9B0C    LDR	R3, [SP, #48]
0x1CF6	0x601C    STR	R4, [R3, #0]
0x1CF8	0xF9B53000  LDRSH	R3, [R5, #0]
0x1CFC	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 439 :: 		default:
L_vfprintf_me72:
;cstdio.c, 440 :: 		cp = &c;
0x1D00	0xF10D030E  ADD	R3, SP, #14
0x1D04	0x9307    STR	R3, [SP, #28]
;cstdio.c, 441 :: 		len = 1;
0x1D06	0x2301    MOVS	R3, #1
0x1D08	0xF8AD3020  STRH	R3, [SP, #32]
;cstdio.c, 442 :: 		goto dostring;
0x1D0C	0xE799    B	___vfprintf_me_dostring
;cstdio.c, 444 :: 		case 'u':
L_vfprintf_me73:
;cstdio.c, 445 :: 		flag |= UNSIGN;
0x1D0E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1D12	0xF04303C0  ORR	R3, R3, #192
0x1D16	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 446 :: 		break;
0x1D1A	0xE04E    B	L_vfprintf_me40
;cstdio.c, 447 :: 		}
L_vfprintf_me39:
0x1D1C	0xF89D300E  LDRB	R3, [SP, #14]
0x1D20	0x2B00    CMP	R3, #0
0x1D22	0xF43FAF3A  BEQ	L_vfprintf_me41
0x1D26	0xF89D300E  LDRB	R3, [SP, #14]
0x1D2A	0x2B6C    CMP	R3, #108
0x1D2C	0xF43FAF39  BEQ	L_vfprintf_me42
0x1D30	0xF89D300E  LDRB	R3, [SP, #14]
0x1D34	0x2B4C    CMP	R3, #76
0x1D36	0xF43FAF34  BEQ	L_vfprintf_me43
0x1D3A	0xF89D300E  LDRB	R3, [SP, #14]
0x1D3E	0x2B66    CMP	R3, #102
0x1D40	0xF43FAF36  BEQ	L_vfprintf_me44
0x1D44	0xF89D300E  LDRB	R3, [SP, #14]
0x1D48	0x2B45    CMP	R3, #69
0x1D4A	0xF43FAF38  BEQ	L_vfprintf_me45
0x1D4E	0xF89D300E  LDRB	R3, [SP, #14]
0x1D52	0x2B65    CMP	R3, #101
0x1D54	0xF43FAF39  BEQ	L_vfprintf_me46
0x1D58	0xF89D300E  LDRB	R3, [SP, #14]
0x1D5C	0x2B67    CMP	R3, #103
0x1D5E	0xF43FAF3B  BEQ	L_vfprintf_me47
0x1D62	0xF89D300E  LDRB	R3, [SP, #14]
0x1D66	0x2B6F    CMP	R3, #111
0x1D68	0xF43FAF3D  BEQ	L_vfprintf_me48
0x1D6C	0xF89D300E  LDRB	R3, [SP, #14]
0x1D70	0x2B64    CMP	R3, #100
0x1D72	0xF43FAF3F  BEQ	L_vfprintf_me49
0x1D76	0xF89D300E  LDRB	R3, [SP, #14]
0x1D7A	0x2B69    CMP	R3, #105
0x1D7C	0xF43FAF3A  BEQ	L_vfprintf_me50
0x1D80	0xF89D300E  LDRB	R3, [SP, #14]
0x1D84	0x2B70    CMP	R3, #112
0x1D86	0xF43FAF36  BEQ	L_vfprintf_me51
0x1D8A	0xF89D300E  LDRB	R3, [SP, #14]
0x1D8E	0x2B58    CMP	R3, #88
0x1D90	0xF43FAF31  BEQ	L_vfprintf_me52
0x1D94	0xF89D300E  LDRB	R3, [SP, #14]
0x1D98	0x2B78    CMP	R3, #120
0x1D9A	0xF43FAF32  BEQ	L_vfprintf_me53
0x1D9E	0xF89D300E  LDRB	R3, [SP, #14]
0x1DA2	0x2B73    CMP	R3, #115
0x1DA4	0xF43FAF34  BEQ	L_vfprintf_me54
0x1DA8	0xF89D300E  LDRB	R3, [SP, #14]
0x1DAC	0x2B63    CMP	R3, #99
0x1DAE	0xD09E    BEQ	L_vfprintf_me71
0x1DB0	0xF89D300E  LDRB	R3, [SP, #14]
0x1DB4	0x2B75    CMP	R3, #117
0x1DB6	0xD0AA    BEQ	L_vfprintf_me73
0x1DB8	0xE7A2    B	L_vfprintf_me72
L_vfprintf_me40:
;cstdio.c, 449 :: 		if ( flag & ( EFMT | GFMT | FFMT ) ) {
0x1DBA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1DBE	0xF40363E0  AND	R3, R3, #1792
0x1DC2	0xB29B    UXTH	R3, R3
0x1DC4	0x2B00    CMP	R3, #0
0x1DC6	0xF00084B6  BEQ	L_vfprintf_me74
;cstdio.c, 450 :: 		if ( flag & DEFPREC )
0x1DCA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1DCE	0xF4035380  AND	R3, R3, #4096
0x1DD2	0xB29B    UXTH	R3, R3
0x1DD4	0xB11B    CBZ	R3, L_vfprintf_me75
;cstdio.c, 451 :: 		prec = 6;
0x1DD6	0x2306    MOVS	R3, #6
0x1DD8	0xB21B    SXTH	R3, R3
0x1DDA	0xF8AD300C  STRH	R3, [SP, #12]
L_vfprintf_me75:
;cstdio.c, 452 :: 		fval = va_arg( arg, double );
0x1DDE	0x9B0C    LDR	R3, [SP, #48]
0x1DE0	0x681D    LDR	R5, [R3, #0]
0x1DE2	0x1D2C    ADDS	R4, R5, #4
0x1DE4	0x9B0C    LDR	R3, [SP, #48]
0x1DE6	0x601C    STR	R4, [R3, #0]
0x1DE8	0xED150A00  VLDR.32	S0, [R5, #0]
0x1DEC	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 453 :: 		if ( fval < 0.0 ) {
0x1DF0	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1DF4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1DF8	0xDA0B    BGE	L_vfprintf_me76
;cstdio.c, 454 :: 		fval = -fval;
0x1DFA	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1DFE	0xEEB10A40  VNEG.F32	S0, S0
0x1E02	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 455 :: 		flag |= NEGSIGN;
0x1E06	0xF8BD3012  LDRH	R3, [SP, #18]
0x1E0A	0xF0430303  ORR	R3, R3, #3
0x1E0E	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 456 :: 		}
L_vfprintf_me76:
;cstdio.c, 460 :: 		exp = 0;
0x1E12	0x2300    MOVS	R3, #0
0x1E14	0xB21B    SXTH	R3, R3
0x1E16	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 461 :: 		if ( fval != 0 ) {
0x1E1A	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1E1E	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1E22	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1E26	0xD04A    BEQ	L_vfprintf_me77
;cstdio.c, 466 :: 		frexp( fval, &exp );
0x1E28	0xAC06    ADD	R4, SP, #24
0x1E2A	0xAB05    ADD	R3, SP, #20
0x1E2C	0x681B    LDR	R3, [R3, #0]
0x1E2E	0x0DDB    LSRS	R3, R3, #23
0x1E30	0xF00303FF  AND	R3, R3, #255
0x1E34	0x3B7E    SUBS	R3, #126
0x1E36	0x8023    STRH	R3, [R4, #0]
;cstdio.c, 467 :: 		exp--;
0x1E38	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E3C	0x1E5C    SUBS	R4, R3, #1
0x1E3E	0xB224    SXTH	R4, R4
0x1E40	0xF8AD4018  STRH	R4, [SP, #24]
;cstdio.c, 468 :: 		exp *= 3;
0x1E44	0x2303    MOVS	R3, #3
0x1E46	0xB21B    SXTH	R3, R3
0x1E48	0x435C    MULS	R4, R3, R4
0x1E4A	0xB224    SXTH	R4, R4
0x1E4C	0xF8AD4018  STRH	R4, [SP, #24]
;cstdio.c, 472 :: 		exp /= 10;
0x1E50	0x230A    MOVS	R3, #10
0x1E52	0xB21B    SXTH	R3, R3
0x1E54	0xFB94F3F3  SDIV	R3, R4, R3
0x1E58	0xB21B    SXTH	R3, R3
0x1E5A	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 473 :: 		if ( exp < 0 )
0x1E5E	0x2B00    CMP	R3, #0
0x1E60	0xDA04    BGE	L_vfprintf_me78
;cstdio.c, 474 :: 		exp--;
0x1E62	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E66	0x1E5B    SUBS	R3, R3, #1
0x1E68	0xF8AD3018  STRH	R3, [SP, #24]
L_vfprintf_me78:
;cstdio.c, 475 :: 		integ = fval * scale( -exp );
0x1E6C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E70	0x425B    RSBS	R3, R3, #0
0x1E72	0xB258    SXTB	R0, R3
0x1E74	0xF7FFFBBA  BL	cstdio_scale+0
0x1E78	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1E7C	0xEE200A80  VMUL.F32	S0, S1, S0
0x1E80	0xED8D0A07  VSTR.32	S0, [SP, #28]
;cstdio.c, 476 :: 		if ( integ < 1.0 )
0x1E84	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x1E88	0xEEB70A00  VMOV.F32	S0, #1
0x1E8C	0xEEF40AC0  VCMPE.F32	S1, S0
0x1E90	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1E94	0xDA05    BGE	L_vfprintf_me79
;cstdio.c, 477 :: 		exp--;
0x1E96	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1E9A	0x1E5B    SUBS	R3, R3, #1
0x1E9C	0xF8AD3018  STRH	R3, [SP, #24]
0x1EA0	0xE00D    B	L_vfprintf_me80
L_vfprintf_me79:
;cstdio.c, 478 :: 		else if ( integ >= 10.0 )
0x1EA2	0xEDDD0A07  VLDR.32	S1, [SP, #28]
0x1EA6	0xEEB20A04  VMOV.F32	S0, #10
0x1EAA	0xEEF40AC0  VCMPE.F32	S1, S0
0x1EAE	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1EB2	0xDB04    BLT	L_vfprintf_me81
;cstdio.c, 479 :: 		exp++;
0x1EB4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1EB8	0x1C5B    ADDS	R3, R3, #1
0x1EBA	0xF8AD3018  STRH	R3, [SP, #24]
L_vfprintf_me81:
L_vfprintf_me80:
;cstdio.c, 480 :: 		}
L_vfprintf_me77:
;cstdio.c, 482 :: 		if ( exp <= 0 )
0x1EBE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1EC2	0x2B00    CMP	R3, #0
0x1EC4	0xDC03    BGT	L_vfprintf_me82
;cstdio.c, 483 :: 		c = 1;
0x1EC6	0x2301    MOVS	R3, #1
0x1EC8	0xF88D300E  STRB	R3, [SP, #14]
0x1ECC	0xE003    B	L_vfprintf_me83
L_vfprintf_me82:
;cstdio.c, 485 :: 		c = exp;
0x1ECE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1ED2	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me83:
;cstdio.c, 487 :: 		if ( flag & EFMT || flag & GFMT && ( exp < -4 || exp >= ( int )prec ) ) {
0x1ED6	0xF8BD3012  LDRH	R3, [SP, #18]
0x1EDA	0xF4037380  AND	R3, R3, #256
0x1EDE	0xB29B    UXTH	R3, R3
0x1EE0	0xB9A3    CBNZ	R3, L__vfprintf_me328
0x1EE2	0xF8BD3012  LDRH	R3, [SP, #18]
0x1EE6	0xF4037300  AND	R3, R3, #512
0x1EEA	0xB29B    UXTH	R3, R3
0x1EEC	0xB16B    CBZ	R3, L__vfprintf_me327
0x1EEE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1EF2	0xF06F0303  MVN	R3, #3
0x1EF6	0x429C    CMP	R4, R3
0x1EF8	0xDB06    BLT	L__vfprintf_me326
0x1EFA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1EFE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1F02	0x42A3    CMP	R3, R4
0x1F04	0xDA00    BGE	L__vfprintf_me325
0x1F06	0xE000    B	L__vfprintf_me320
L__vfprintf_me326:
L__vfprintf_me325:
0x1F08	0xE000    B	L__vfprintf_me319
L__vfprintf_me320:
L__vfprintf_me327:
0x1F0A	0xE204    B	L_vfprintf_me90
L__vfprintf_me319:
L__vfprintf_me328:
;cstdio.c, 491 :: 		if ( prec && flag & GFMT )
0x1F0C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F10	0xB153    CBZ	R3, L__vfprintf_me330
0x1F12	0xF8BD3012  LDRH	R3, [SP, #18]
0x1F16	0xF4037300  AND	R3, R3, #512
0x1F1A	0xB29B    UXTH	R3, R3
0x1F1C	0xB123    CBZ	R3, L__vfprintf_me329
L__vfprintf_me318:
;cstdio.c, 495 :: 		prec--;
0x1F1E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F22	0x1E5B    SUBS	R3, R3, #1
0x1F24	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 491 :: 		if ( prec && flag & GFMT )
L__vfprintf_me330:
L__vfprintf_me329:
;cstdio.c, 496 :: 		if ( ( unsigned )prec > NDDIG - 2 )
0x1F28	0xF8BD300C  LDRH	R3, [SP, #12]
0x1F2C	0x2B08    CMP	R3, #8
0x1F2E	0xD903    BLS	L_vfprintf_me94
;cstdio.c, 497 :: 		c = NDDIG - 2;
0x1F30	0x2308    MOVS	R3, #8
0x1F32	0xF88D300E  STRB	R3, [SP, #14]
0x1F36	0xE003    B	L_vfprintf_me95
L_vfprintf_me94:
;cstdio.c, 499 :: 		c = prec;
0x1F38	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1F3C	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me95:
;cstdio.c, 501 :: 		if ( fval != 0 ) {
0x1F40	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1F44	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x1F48	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F4C	0xD06F    BEQ	L_vfprintf_me96
;cstdio.c, 505 :: 		fval /= scale( exp );
0x1F4E	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1F52	0xF7FFFB4B  BL	cstdio_scale+0
0x1F56	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1F5A	0xEE800A80  VDIV.F32	S0, S1, S0
0x1F5E	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 506 :: 		fval /= scale( -c );
0x1F62	0xF89D300E  LDRB	R3, [SP, #14]
0x1F66	0x425B    RSBS	R3, R3, #0
0x1F68	0xB258    SXTB	R0, R3
0x1F6A	0xF7FFFB3F  BL	cstdio_scale+0
0x1F6E	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1F72	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1F76	0xEDCD0A05  VSTR.32	S1, [SP, #20]
;cstdio.c, 507 :: 		if ( fval - ( float )( unsigned long )fval >= 0.5 )
0x1F7A	0xEEBC0A60  VCVT.U32.F32	S0, S1
0x1F7E	0xEE103A10  VMOV	R3, S0
0x1F82	0xEE003A10  VMOV	S0, R3
0x1F86	0xEEB80A40  VCVT.F32.U32	S0, S0
0x1F8A	0xEE700AC0  VSUB.F32	S1, S1, S0
0x1F8E	0xEEB60A00  VMOV.F32	S0, #0.5
0x1F92	0xEEF40AC0  VCMPE.F32	S1, S0
0x1F96	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1F9A	0xDB07    BLT	L_vfprintf_me97
;cstdio.c, 508 :: 		fval += 0.5;
0x1F9C	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1FA0	0xEEB60A00  VMOV.F32	S0, #0.5
0x1FA4	0xEE300A80  VADD.F32	S0, S1, S0
0x1FA8	0xED8D0A05  VSTR.32	S0, [SP, #20]
L_vfprintf_me97:
;cstdio.c, 509 :: 		if ( ( unsigned long )fval >= fdpowers[ c + 1 ] ) {
0x1FAC	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1FB0	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1FB4	0xEE105A10  VMOV	R5, S0
0x1FB8	0xF89D300E  LDRB	R3, [SP, #14]
0x1FBC	0x1C5B    ADDS	R3, R3, #1
0x1FBE	0xB21B    SXTH	R3, R3
0x1FC0	0x009C    LSLS	R4, R3, #2
0x1FC2	0x4B12    LDR	R3, [PC, #72]
0x1FC4	0x191B    ADDS	R3, R3, R4
0x1FC6	0x681B    LDR	R3, [R3, #0]
0x1FC8	0x429D    CMP	R5, R3
0x1FCA	0xD30E    BCC	L_vfprintf_me98
;cstdio.c, 510 :: 		fval *= 1e-1;
0x1FCC	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x1FD0	0x4B0F    LDR	R3, [PC, #60]
0x1FD2	0xEE003A10  VMOV	S0, R3
0x1FD6	0xEE200A80  VMUL.F32	S0, S1, S0
0x1FDA	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 511 :: 		exp++;
0x1FDE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1FE2	0x1C5B    ADDS	R3, R3, #1
0x1FE4	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 512 :: 		} else if ( ( unsigned long )fval < fdpowers[ c ] ) {
0x1FE8	0xE021    B	L_vfprintf_me99
L_vfprintf_me98:
0x1FEA	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x1FEE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x1FF2	0xEE105A10  VMOV	R5, S0
0x1FF6	0xF89D300E  LDRB	R3, [SP, #14]
0x1FFA	0x009C    LSLS	R4, R3, #2
0x1FFC	0x4B03    LDR	R3, [PC, #12]
0x1FFE	0x191B    ADDS	R3, R3, R4
0x2000	0x681B    LDR	R3, [R3, #0]
0x2002	0x429D    CMP	R5, R3
0x2004	0xD213    BCS	L_vfprintf_me100
0x2006	0xE005    B	#10
0x2008	0x65810000  	?lstr_1_cstdio+0
0x200C	0x63A00000  	cstdio_dpowers+0
0x2010	0xCCCD3DCC  	#1036831949
;cstdio.c, 513 :: 		fval *= 10.0;
0x2014	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x2018	0xEEB20A04  VMOV.F32	S0, #10
0x201C	0xEE200A80  VMUL.F32	S0, S1, S0
0x2020	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 514 :: 		exp--;
0x2024	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2028	0x1E5B    SUBS	R3, R3, #1
0x202A	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 515 :: 		}
L_vfprintf_me100:
L_vfprintf_me99:
;cstdio.c, 516 :: 		}
L_vfprintf_me96:
;cstdio.c, 518 :: 		if ( flag & GFMT && !( flag & ALTERN ) ) {
0x202E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2032	0xF4037300  AND	R3, R3, #512
0x2036	0xB29B    UXTH	R3, R3
0x2038	0x2B00    CMP	R3, #0
0x203A	0xD041    BEQ	L__vfprintf_me334
0x203C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2040	0xF4036300  AND	R3, R3, #2048
0x2044	0xB29B    UXTH	R3, R3
0x2046	0x2B00    CMP	R3, #0
0x2048	0xD13A    BNE	L__vfprintf_me333
L__vfprintf_me317:
;cstdio.c, 522 :: 		if ( prec > ( int )( NDDIG ) )
0x204A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x204E	0x2B0A    CMP	R3, #10
0x2050	0xDD03    BLE	L_vfprintf_me104
;cstdio.c, 523 :: 		prec = NDDIG;
0x2052	0x230A    MOVS	R3, #10
0x2054	0xB21B    SXTH	R3, R3
0x2056	0xF8AD300C  STRH	R3, [SP, #12]
L_vfprintf_me104:
;cstdio.c, 524 :: 		val = ( unsigned long )fval;
0x205A	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x205E	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x2062	0xEE103A10  VMOV	R3, S0
0x2066	0x9307    STR	R3, [SP, #28]
;cstdio.c, 525 :: 		while ( val && val % 10 == 0 ) {
L_vfprintf_me105:
0x2068	0x9B07    LDR	R3, [SP, #28]
0x206A	0xB18B    CBZ	R3, L__vfprintf_me332
0x206C	0x9D07    LDR	R5, [SP, #28]
0x206E	0x240A    MOVS	R4, #10
0x2070	0xFBB5F3F4  UDIV	R3, R5, R4
0x2074	0xFB045313  MLS	R3, R4, R3, R5
0x2078	0xB953    CBNZ	R3, L__vfprintf_me331
L__vfprintf_me316:
;cstdio.c, 526 :: 		prec--;
0x207A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x207E	0x1E5B    SUBS	R3, R3, #1
0x2080	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 527 :: 		val /= 10;
0x2084	0x9C07    LDR	R4, [SP, #28]
0x2086	0x230A    MOVS	R3, #10
0x2088	0xFBB4F3F3  UDIV	R3, R4, R3
0x208C	0x9307    STR	R3, [SP, #28]
;cstdio.c, 528 :: 		}
0x208E	0xE7EB    B	L_vfprintf_me105
;cstdio.c, 525 :: 		while ( val && val % 10 == 0 ) {
L__vfprintf_me332:
L__vfprintf_me331:
;cstdio.c, 529 :: 		if ( prec < c ) {
0x2090	0xF89D400E  LDRB	R4, [SP, #14]
0x2094	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2098	0x42A3    CMP	R3, R4
0x209A	0xDA11    BGE	L_vfprintf_me109
;cstdio.c, 530 :: 		fval /= scale( c - prec );
0x209C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x20A0	0xF89D300E  LDRB	R3, [SP, #14]
0x20A4	0x1B1B    SUB	R3, R3, R4
0x20A6	0xB258    SXTB	R0, R3
0x20A8	0xF7FFFAA0  BL	cstdio_scale+0
0x20AC	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x20B0	0xEE800A80  VDIV.F32	S0, S1, S0
0x20B4	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 531 :: 		c = prec;
0x20B8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x20BC	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 532 :: 		}
L_vfprintf_me109:
;cstdio.c, 533 :: 		}
;cstdio.c, 518 :: 		if ( flag & GFMT && !( flag & ALTERN ) ) {
L__vfprintf_me334:
L__vfprintf_me333:
;cstdio.c, 535 :: 		width -= prec + 5;
0x20C0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x20C4	0x1D5C    ADDS	R4, R3, #5
0x20C6	0xB224    SXTH	R4, R4
0x20C8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x20CC	0x1B1B    SUB	R3, R3, R4
0x20CE	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 536 :: 		if ( prec || flag & ALTERN )
0x20D2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x20D6	0xB933    CBNZ	R3, L__vfprintf_me336
0x20D8	0xF8BD3012  LDRH	R3, [SP, #18]
0x20DC	0xF4036300  AND	R3, R3, #2048
0x20E0	0xB29B    UXTH	R3, R3
0x20E2	0xB903    CBNZ	R3, L__vfprintf_me335
0x20E4	0xE004    B	L_vfprintf_me112
L__vfprintf_me336:
L__vfprintf_me335:
;cstdio.c, 537 :: 		width--;
0x20E6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x20EA	0x1E5B    SUBS	R3, R3, #1
0x20EC	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me112:
;cstdio.c, 539 :: 		if ( flag & ( MANSIGN | SPCSIGN ) )
0x20F0	0xF8BD3012  LDRH	R3, [SP, #18]
0x20F4	0xF0030303  AND	R3, R3, #3
0x20F8	0xB29B    UXTH	R3, R3
0x20FA	0xB123    CBZ	R3, L_vfprintf_me113
;cstdio.c, 540 :: 		width--;
0x20FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2100	0x1E5B    SUBS	R3, R3, #1
0x2102	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me113:
;cstdio.c, 542 :: 		if ( flag & FILL ) {
0x2106	0xF8BD3012  LDRH	R3, [SP, #18]
0x210A	0xF0030304  AND	R3, R3, #4
0x210E	0xB29B    UXTH	R3, R3
0x2110	0x2B00    CMP	R3, #0
0x2112	0xD02E    BEQ	L_vfprintf_me114
;cstdio.c, 543 :: 		if ( flag & MANSIGN )
0x2114	0xF8BD3012  LDRH	R3, [SP, #18]
0x2118	0xF0030302  AND	R3, R3, #2
0x211C	0xB29B    UXTH	R3, R3
0x211E	0xB18B    CBZ	R3, L_vfprintf_me115
;cstdio.c, 544 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x2120	0xF8BD3012  LDRH	R3, [SP, #18]
0x2124	0xF0030301  AND	R3, R3, #1
0x2128	0xB29B    UXTH	R3, R3
0x212A	0xB11B    CBZ	R3, L_vfprintf_me116
0x212C	0x232D    MOVS	R3, #45
0x212E	0xF88D3004  STRB	R3, [SP, #4]
0x2132	0xE002    B	L_vfprintf_me117
L_vfprintf_me116:
0x2134	0x232B    MOVS	R3, #43
0x2136	0xF88D3004  STRB	R3, [SP, #4]
L_vfprintf_me117:
0x213A	0xF89D0004  LDRB	R0, [SP, #4]
0x213E	0x9C0A    LDR	R4, [SP, #40]
0x2140	0x47A0    BLX	R4
0x2142	0xE008    B	L_vfprintf_me118
L_vfprintf_me115:
;cstdio.c, 545 :: 		else if ( flag & SPCSIGN )
0x2144	0xF8BD3012  LDRH	R3, [SP, #18]
0x2148	0xF0030301  AND	R3, R3, #1
0x214C	0xB29B    UXTH	R3, R3
0x214E	0xB113    CBZ	R3, L_vfprintf_me119
;cstdio.c, 546 :: 		stream( ' ' );
0x2150	0x2020    MOVS	R0, #32
0x2152	0x9C0A    LDR	R4, [SP, #40]
0x2154	0x47A0    BLX	R4
L_vfprintf_me119:
L_vfprintf_me118:
;cstdio.c, 547 :: 		while ( width > 0 ) {
L_vfprintf_me120:
0x2156	0xF9BD3010  LDRSH	R3, [SP, #16]
0x215A	0x2B00    CMP	R3, #0
0x215C	0xDD08    BLE	L_vfprintf_me121
;cstdio.c, 548 :: 		stream( '0' );
0x215E	0x2030    MOVS	R0, #48
0x2160	0x9C0A    LDR	R4, [SP, #40]
0x2162	0x47A0    BLX	R4
;cstdio.c, 549 :: 		width--;
0x2164	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2168	0x1E5B    SUBS	R3, R3, #1
0x216A	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 550 :: 		}
0x216E	0xE7F2    B	L_vfprintf_me120
L_vfprintf_me121:
;cstdio.c, 551 :: 		} else {
0x2170	0xE033    B	L_vfprintf_me122
L_vfprintf_me114:
;cstdio.c, 552 :: 		if ( !( flag & LEFT ) )
0x2172	0xF8BD3012  LDRH	R3, [SP, #18]
0x2176	0xF0030308  AND	R3, R3, #8
0x217A	0xB29B    UXTH	R3, R3
0x217C	0xB963    CBNZ	R3, L_vfprintf_me123
;cstdio.c, 553 :: 		while ( width > 0 ) {
L_vfprintf_me124:
0x217E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2182	0x2B00    CMP	R3, #0
0x2184	0xDD08    BLE	L_vfprintf_me125
;cstdio.c, 554 :: 		stream( ' ' );
0x2186	0x2020    MOVS	R0, #32
0x2188	0x9C0A    LDR	R4, [SP, #40]
0x218A	0x47A0    BLX	R4
;cstdio.c, 555 :: 		width--;
0x218C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2190	0x1E5B    SUBS	R3, R3, #1
0x2192	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 556 :: 		}
0x2196	0xE7F2    B	L_vfprintf_me124
L_vfprintf_me125:
L_vfprintf_me123:
;cstdio.c, 557 :: 		if ( flag & MANSIGN )
0x2198	0xF8BD3012  LDRH	R3, [SP, #18]
0x219C	0xF0030302  AND	R3, R3, #2
0x21A0	0xB29B    UXTH	R3, R3
0x21A2	0xB18B    CBZ	R3, L_vfprintf_me126
;cstdio.c, 558 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x21A4	0xF8BD3012  LDRH	R3, [SP, #18]
0x21A8	0xF0030301  AND	R3, R3, #1
0x21AC	0xB29B    UXTH	R3, R3
0x21AE	0xB11B    CBZ	R3, L_vfprintf_me127
0x21B0	0x232D    MOVS	R3, #45
0x21B2	0xF88D3005  STRB	R3, [SP, #5]
0x21B6	0xE002    B	L_vfprintf_me128
L_vfprintf_me127:
0x21B8	0x232B    MOVS	R3, #43
0x21BA	0xF88D3005  STRB	R3, [SP, #5]
L_vfprintf_me128:
0x21BE	0xF89D0005  LDRB	R0, [SP, #5]
0x21C2	0x9C0A    LDR	R4, [SP, #40]
0x21C4	0x47A0    BLX	R4
0x21C6	0xE008    B	L_vfprintf_me129
L_vfprintf_me126:
;cstdio.c, 559 :: 		else if ( flag & SPCSIGN )
0x21C8	0xF8BD3012  LDRH	R3, [SP, #18]
0x21CC	0xF0030301  AND	R3, R3, #1
0x21D0	0xB29B    UXTH	R3, R3
0x21D2	0xB113    CBZ	R3, L_vfprintf_me130
;cstdio.c, 560 :: 		stream( ' ' );
0x21D4	0x2020    MOVS	R0, #32
0x21D6	0x9C0A    LDR	R4, [SP, #40]
0x21D8	0x47A0    BLX	R4
L_vfprintf_me130:
L_vfprintf_me129:
;cstdio.c, 561 :: 		}
L_vfprintf_me122:
;cstdio.c, 563 :: 		val = ( unsigned long )fval;
0x21DA	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x21DE	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x21E2	0xEE103A10  VMOV	R3, S0
0x21E6	0x9307    STR	R3, [SP, #28]
;cstdio.c, 564 :: 		stream( val / fdpowers[ c ] + '0' );
0x21E8	0xF89D300E  LDRB	R3, [SP, #14]
0x21EC	0x009C    LSLS	R4, R3, #2
0x21EE	0x4BF9    LDR	R3, [PC, #996]
0x21F0	0x191B    ADDS	R3, R3, R4
0x21F2	0x681C    LDR	R4, [R3, #0]
0x21F4	0x9B07    LDR	R3, [SP, #28]
0x21F6	0xFBB3F3F4  UDIV	R3, R3, R4
0x21FA	0xF2030430  ADDW	R4, R3, #48
0x21FE	0xB2E0    UXTB	R0, R4
0x2200	0x9C0A    LDR	R4, [SP, #40]
0x2202	0x47A0    BLX	R4
;cstdio.c, 566 :: 		if ( prec || flag & ALTERN ) {
0x2204	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2208	0xB933    CBNZ	R3, L__vfprintf_me338
0x220A	0xF8BD3012  LDRH	R3, [SP, #18]
0x220E	0xF4036300  AND	R3, R3, #2048
0x2212	0xB29B    UXTH	R3, R3
0x2214	0xB903    CBNZ	R3, L__vfprintf_me337
0x2216	0xE030    B	L_vfprintf_me133
L__vfprintf_me338:
L__vfprintf_me337:
;cstdio.c, 567 :: 		stream( '.' );
0x2218	0x202E    MOVS	R0, #46
0x221A	0x9C0A    LDR	R4, [SP, #40]
0x221C	0x47A0    BLX	R4
;cstdio.c, 568 :: 		prec -= c;
0x221E	0xF89D400E  LDRB	R4, [SP, #14]
0x2222	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2226	0x1B1B    SUB	R3, R3, R4
0x2228	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 569 :: 		while ( c ) {
L_vfprintf_me134:
0x222C	0xF89D300E  LDRB	R3, [SP, #14]
0x2230	0xB1BB    CBZ	R3, L_vfprintf_me135
;cstdio.c, 570 :: 		stream( '0' + ( val / fdpowers[ --c ] ) % 10 );
0x2232	0xF89D300E  LDRB	R3, [SP, #14]
0x2236	0x1E5B    SUBS	R3, R3, #1
0x2238	0xB2DB    UXTB	R3, R3
0x223A	0xF88D300E  STRB	R3, [SP, #14]
0x223E	0x009C    LSLS	R4, R3, #2
0x2240	0x4BE4    LDR	R3, [PC, #912]
0x2242	0x191B    ADDS	R3, R3, R4
0x2244	0x681C    LDR	R4, [R3, #0]
0x2246	0x9B07    LDR	R3, [SP, #28]
0x2248	0xFBB3F5F4  UDIV	R5, R3, R4
0x224C	0x240A    MOVS	R4, #10
0x224E	0xFBB5F3F4  UDIV	R3, R5, R4
0x2252	0xFB045313  MLS	R3, R4, R3, R5
0x2256	0xF2030430  ADDW	R4, R3, #48
0x225A	0xB2E0    UXTB	R0, R4
0x225C	0x9C0A    LDR	R4, [SP, #40]
0x225E	0x47A0    BLX	R4
;cstdio.c, 571 :: 		}
0x2260	0xE7E4    B	L_vfprintf_me134
L_vfprintf_me135:
;cstdio.c, 572 :: 		while ( prec ) {
L_vfprintf_me136:
0x2262	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2266	0xB143    CBZ	R3, L_vfprintf_me137
;cstdio.c, 573 :: 		stream( '0' );
0x2268	0x2030    MOVS	R0, #48
0x226A	0x9C0A    LDR	R4, [SP, #40]
0x226C	0x47A0    BLX	R4
;cstdio.c, 574 :: 		prec--;
0x226E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2272	0x1E5B    SUBS	R3, R3, #1
0x2274	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 575 :: 		}
0x2278	0xE7F3    B	L_vfprintf_me136
L_vfprintf_me137:
;cstdio.c, 576 :: 		}
L_vfprintf_me133:
;cstdio.c, 578 :: 		if ( flag & UPCASE )
0x227A	0xF8BD3012  LDRH	R3, [SP, #18]
0x227E	0xF0030320  AND	R3, R3, #32
0x2282	0xB29B    UXTH	R3, R3
0x2284	0xB11B    CBZ	R3, L_vfprintf_me138
;cstdio.c, 579 :: 		stream( 'E' );
0x2286	0x2045    MOVS	R0, #69
0x2288	0x9C0A    LDR	R4, [SP, #40]
0x228A	0x47A0    BLX	R4
0x228C	0xE002    B	L_vfprintf_me139
L_vfprintf_me138:
;cstdio.c, 581 :: 		stream( 'e' );
0x228E	0x2065    MOVS	R0, #101
0x2290	0x9C0A    LDR	R4, [SP, #40]
0x2292	0x47A0    BLX	R4
L_vfprintf_me139:
;cstdio.c, 583 :: 		if ( exp < 0 ) {
0x2294	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2298	0x2B00    CMP	R3, #0
0x229A	0xDA08    BGE	L_vfprintf_me140
;cstdio.c, 584 :: 		exp = -exp;
0x229C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x22A0	0x425B    RSBS	R3, R3, #0
0x22A2	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 585 :: 		stream( '-' );
0x22A6	0x202D    MOVS	R0, #45
0x22A8	0x9C0A    LDR	R4, [SP, #40]
0x22AA	0x47A0    BLX	R4
;cstdio.c, 586 :: 		} else
0x22AC	0xE002    B	L_vfprintf_me141
L_vfprintf_me140:
;cstdio.c, 587 :: 		stream( '+' );
0x22AE	0x202B    MOVS	R0, #43
0x22B0	0x9C0A    LDR	R4, [SP, #40]
0x22B2	0x47A0    BLX	R4
L_vfprintf_me141:
;cstdio.c, 589 :: 		stream( exp / 10 + '0' );
0x22B4	0xF9BD4018  LDRSH	R4, [SP, #24]
0x22B8	0x230A    MOVS	R3, #10
0x22BA	0xB21B    SXTH	R3, R3
0x22BC	0xFB94F3F3  SDIV	R3, R4, R3
0x22C0	0xB21B    SXTH	R3, R3
0x22C2	0xF2030430  ADDW	R4, R3, #48
0x22C6	0xB2E0    UXTB	R0, R4
0x22C8	0x9C0A    LDR	R4, [SP, #40]
0x22CA	0x47A0    BLX	R4
;cstdio.c, 590 :: 		stream( exp % 10 + '0' );
0x22CC	0xF9BD5018  LDRSH	R5, [SP, #24]
0x22D0	0x240A    MOVS	R4, #10
0x22D2	0xB224    SXTH	R4, R4
0x22D4	0xFB95F3F4  SDIV	R3, R5, R4
0x22D8	0xFB045313  MLS	R3, R4, R3, R5
0x22DC	0xB21B    SXTH	R3, R3
0x22DE	0xF2030430  ADDW	R4, R3, #48
0x22E2	0xB2E0    UXTB	R0, R4
0x22E4	0x9C0A    LDR	R4, [SP, #40]
0x22E6	0x47A0    BLX	R4
;cstdio.c, 592 :: 		if ( ( flag & LEFT ) && width > 0 )
0x22E8	0xF8BD3012  LDRH	R3, [SP, #18]
0x22EC	0xF0030308  AND	R3, R3, #8
0x22F0	0xB29B    UXTH	R3, R3
0x22F2	0xB173    CBZ	R3, L__vfprintf_me340
0x22F4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22F8	0x2B00    CMP	R3, #0
0x22FA	0xDD0A    BLE	L__vfprintf_me339
L__vfprintf_me313:
;cstdio.c, 593 :: 		do
L_vfprintf_me145:
;cstdio.c, 594 :: 		stream( ' ' );
0x22FC	0x2020    MOVS	R0, #32
0x22FE	0x9C0A    LDR	R4, [SP, #40]
0x2300	0x47A0    BLX	R4
;cstdio.c, 595 :: 		while ( --width );
0x2302	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2306	0x1E5B    SUBS	R3, R3, #1
0x2308	0xB21B    SXTH	R3, R3
0x230A	0xF8AD3010  STRH	R3, [SP, #16]
0x230E	0x2B00    CMP	R3, #0
0x2310	0xD1F4    BNE	L_vfprintf_me145
;cstdio.c, 592 :: 		if ( ( flag & LEFT ) && width > 0 )
L__vfprintf_me340:
L__vfprintf_me339:
;cstdio.c, 596 :: 		continue;
0x2312	0xF7FFBB4D  B	L_vfprintf_me12
;cstdio.c, 597 :: 		}
L_vfprintf_me90:
;cstdio.c, 599 :: 		if ( flag & GFMT ) {
0x2316	0xF8BD3012  LDRH	R3, [SP, #18]
0x231A	0xF4037300  AND	R3, R3, #512
0x231E	0xB29B    UXTH	R3, R3
0x2320	0x2B00    CMP	R3, #0
0x2322	0xD060    BEQ	L_vfprintf_me148
;cstdio.c, 600 :: 		if ( exp < 0 )
0x2324	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2328	0x2B00    CMP	R3, #0
0x232A	0xDA08    BGE	L_vfprintf_me149
;cstdio.c, 601 :: 		prec -= exp - 1;
0x232C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2330	0x1E5C    SUBS	R4, R3, #1
0x2332	0xB224    SXTH	R4, R4
0x2334	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2338	0x1B1B    SUB	R3, R3, R4
0x233A	0xF8AD300C  STRH	R3, [SP, #12]
L_vfprintf_me149:
;cstdio.c, 602 :: 		val = ( unsigned long )fval;
0x233E	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2342	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x2346	0xEE103A10  VMOV	R3, S0
0x234A	0x9307    STR	R3, [SP, #28]
;cstdio.c, 603 :: 		for ( c = 1; c != NDDIG; c++ )
0x234C	0x2301    MOVS	R3, #1
0x234E	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me150:
0x2352	0xF89D300E  LDRB	R3, [SP, #14]
0x2356	0x2B0A    CMP	R3, #10
0x2358	0xD00F    BEQ	L_vfprintf_me151
;cstdio.c, 604 :: 		if ( val < fdpowers[ c ] )
0x235A	0xF89D300E  LDRB	R3, [SP, #14]
0x235E	0x009C    LSLS	R4, R3, #2
0x2360	0x4B9C    LDR	R3, [PC, #624]
0x2362	0x191B    ADDS	R3, R3, R4
0x2364	0x681C    LDR	R4, [R3, #0]
0x2366	0x9B07    LDR	R3, [SP, #28]
0x2368	0x42A3    CMP	R3, R4
0x236A	0xD200    BCS	L_vfprintf_me153
;cstdio.c, 605 :: 		break;
0x236C	0xE005    B	L_vfprintf_me151
L_vfprintf_me153:
;cstdio.c, 603 :: 		for ( c = 1; c != NDDIG; c++ )
0x236E	0xF89D300E  LDRB	R3, [SP, #14]
0x2372	0x1C5B    ADDS	R3, R3, #1
0x2374	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 605 :: 		break;
0x2378	0xE7EB    B	L_vfprintf_me150
L_vfprintf_me151:
;cstdio.c, 606 :: 		prec -= c;
0x237A	0xF89D400E  LDRB	R4, [SP, #14]
0x237E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2382	0x1B1C    SUB	R4, R3, R4
0x2384	0xF8AD400C  STRH	R4, [SP, #12]
;cstdio.c, 607 :: 		val = ( unsigned long )( ( fval - ( float )val ) * scale( prec ) + 0.5 );
0x2388	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x238C	0xEEF80A40  VCVT.F32.U32	S1, S0
0x2390	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2394	0xEE300A60  VSUB.F32	S0, S0, S1
0x2398	0xED8D0A10  VSTR.32	S0, [SP, #64]
0x239C	0xB260    SXTB	R0, R4
0x239E	0xF7FFF925  BL	cstdio_scale+0
0x23A2	0xEDDD0A10  VLDR.32	S1, [SP, #64]
0x23A6	0xEE600A80  VMUL.F32	S1, S1, S0
0x23AA	0xEEB60A00  VMOV.F32	S0, #0.5
0x23AE	0xEE300A80  VADD.F32	S0, S1, S0
0x23B2	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x23B6	0xEE103A10  VMOV	R3, S0
0x23BA	0x9307    STR	R3, [SP, #28]
;cstdio.c, 608 :: 		while ( prec && val % 10 == 0 ) {
L_vfprintf_me154:
0x23BC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23C0	0xB18B    CBZ	R3, L__vfprintf_me342
0x23C2	0x9D07    LDR	R5, [SP, #28]
0x23C4	0x240A    MOVS	R4, #10
0x23C6	0xFBB5F3F4  UDIV	R3, R5, R4
0x23CA	0xFB045313  MLS	R3, R4, R3, R5
0x23CE	0xB953    CBNZ	R3, L__vfprintf_me341
L__vfprintf_me312:
;cstdio.c, 609 :: 		val /= 10;
0x23D0	0x9C07    LDR	R4, [SP, #28]
0x23D2	0x230A    MOVS	R3, #10
0x23D4	0xFBB4F3F3  UDIV	R3, R4, R3
0x23D8	0x9307    STR	R3, [SP, #28]
;cstdio.c, 610 :: 		prec--;
0x23DA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23DE	0x1E5B    SUBS	R3, R3, #1
0x23E0	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 611 :: 		}
0x23E4	0xE7EA    B	L_vfprintf_me154
;cstdio.c, 608 :: 		while ( prec && val % 10 == 0 ) {
L__vfprintf_me342:
L__vfprintf_me341:
;cstdio.c, 612 :: 		}
L_vfprintf_me148:
;cstdio.c, 614 :: 		if ( prec <= NDIG )
0x23E6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x23EA	0x2B0C    CMP	R3, #12
0x23EC	0xDC09    BGT	L_vfprintf_me158
;cstdio.c, 615 :: 		fval += fround( prec );
0x23EE	0xF9BD000C  LDRSH	R0, [SP, #12]
0x23F2	0xF7FFF9C9  BL	cstdio_fround+0
0x23F6	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x23FA	0xEE300A80  VADD.F32	S0, S1, S0
0x23FE	0xED8D0A05  VSTR.32	S0, [SP, #20]
L_vfprintf_me158:
;cstdio.c, 620 :: 		if ( fval != 0 && ( unsigned long )fval == 0 && exp > 1 ) {
0x2402	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2406	0xEEB50AC0  VCMPE.F32	S0, #0.0
0x240A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x240E	0xD039    BEQ	L__vfprintf_me345
0x2410	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2414	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x2418	0xEE103A10  VMOV	R3, S0
0x241C	0xBB93    CBNZ	R3, L__vfprintf_me344
0x241E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2422	0x2B01    CMP	R3, #1
0x2424	0xDD2E    BLE	L__vfprintf_me343
L__vfprintf_me311:
;cstdio.c, 625 :: 		if ( fval / scale( exp ) < 4.294967296 )
0x2426	0xF9BD0018  LDRSH	R0, [SP, #24]
0x242A	0xF7FFF8DF  BL	cstdio_scale+0
0x242E	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x2432	0xEEC00A80  VDIV.F32	S1, S1, S0
0x2436	0x4B68    LDR	R3, [PC, #416]
0x2438	0xEE003A10  VMOV	S0, R3
0x243C	0xEEF40AC0  VCMPE.F32	S1, S0
0x2440	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x2444	0xDA05    BGE	L_vfprintf_me162
;cstdio.c, 626 :: 		exp -= NDDIG - 1;
0x2446	0xF9BD3018  LDRSH	R3, [SP, #24]
0x244A	0x3B09    SUBS	R3, #9
0x244C	0xF8AD3018  STRH	R3, [SP, #24]
0x2450	0xE004    B	L_vfprintf_me163
L_vfprintf_me162:
;cstdio.c, 628 :: 		exp -= NDDIG - 2;
0x2452	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2456	0x3B08    SUBS	R3, #8
0x2458	0xF8AD3018  STRH	R3, [SP, #24]
L_vfprintf_me163:
;cstdio.c, 629 :: 		val = _div_to_l_( fval, scale( exp ) );
0x245C	0xF9BD0018  LDRSH	R0, [SP, #24]
0x2460	0xF7FFF8C4  BL	cstdio_scale+0
0x2464	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x2468	0xEE800A80  VDIV.F32	S0, S1, S0
0x246C	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x2470	0xEE103A10  VMOV	R3, S0
0x2474	0x9307    STR	R3, [SP, #28]
;cstdio.c, 630 :: 		fval = 0.0;
0x2476	0xF04F0300  MOV	R3, #0
0x247A	0xEE003A10  VMOV	S0, R3
0x247E	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 631 :: 		} else {
0x2482	0xE014    B	L_vfprintf_me164
;cstdio.c, 620 :: 		if ( fval != 0 && ( unsigned long )fval == 0 && exp > 1 ) {
L__vfprintf_me345:
L__vfprintf_me344:
L__vfprintf_me343:
;cstdio.c, 632 :: 		val = ( unsigned long )fval;
0x2484	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x2488	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x248C	0xEE103A10  VMOV	R3, S0
0x2490	0x9307    STR	R3, [SP, #28]
;cstdio.c, 633 :: 		fval -= ( float )val;
0x2492	0xED9D0A07  VLDR.32	S0, [SP, #28]
0x2496	0xEEF80A40  VCVT.F32.U32	S1, S0
0x249A	0xED9D0A05  VLDR.32	S0, [SP, #20]
0x249E	0xEE300A60  VSUB.F32	S0, S0, S1
0x24A2	0xED8D0A05  VSTR.32	S0, [SP, #20]
;cstdio.c, 634 :: 		exp = 0;
0x24A6	0x2300    MOVS	R3, #0
0x24A8	0xB21B    SXTH	R3, R3
0x24AA	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 635 :: 		}
L_vfprintf_me164:
;cstdio.c, 637 :: 		for ( c = 1; c != NDDIG; c++ )
0x24AE	0x2301    MOVS	R3, #1
0x24B0	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me165:
0x24B4	0xF89D300E  LDRB	R3, [SP, #14]
0x24B8	0x2B0A    CMP	R3, #10
0x24BA	0xD00F    BEQ	L_vfprintf_me166
;cstdio.c, 638 :: 		if ( val < fdpowers[ c ] )
0x24BC	0xF89D300E  LDRB	R3, [SP, #14]
0x24C0	0x009C    LSLS	R4, R3, #2
0x24C2	0x4B44    LDR	R3, [PC, #272]
0x24C4	0x191B    ADDS	R3, R3, R4
0x24C6	0x681C    LDR	R4, [R3, #0]
0x24C8	0x9B07    LDR	R3, [SP, #28]
0x24CA	0x42A3    CMP	R3, R4
0x24CC	0xD200    BCS	L_vfprintf_me168
;cstdio.c, 639 :: 		break;
0x24CE	0xE005    B	L_vfprintf_me166
L_vfprintf_me168:
;cstdio.c, 637 :: 		for ( c = 1; c != NDDIG; c++ )
0x24D0	0xF89D300E  LDRB	R3, [SP, #14]
0x24D4	0x1C5B    ADDS	R3, R3, #1
0x24D6	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 639 :: 		break;
0x24DA	0xE7EB    B	L_vfprintf_me165
L_vfprintf_me166:
;cstdio.c, 641 :: 		width -= prec + c + exp;
0x24DC	0xF89D400E  LDRB	R4, [SP, #14]
0x24E0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x24E4	0x191C    ADDS	R4, R3, R4
0x24E6	0xB224    SXTH	R4, R4
0x24E8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x24EC	0x18E4    ADDS	R4, R4, R3
0x24EE	0xB224    SXTH	R4, R4
0x24F0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24F4	0x1B1B    SUB	R3, R3, R4
0x24F6	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 643 :: 		if ( flag & ALTERN || prec )
0x24FA	0xF8BD3012  LDRH	R3, [SP, #18]
0x24FE	0xF4036300  AND	R3, R3, #2048
0x2502	0xB29B    UXTH	R3, R3
0x2504	0xB91B    CBNZ	R3, L__vfprintf_me347
0x2506	0xF9BD300C  LDRSH	R3, [SP, #12]
0x250A	0xB903    CBNZ	R3, L__vfprintf_me346
0x250C	0xE004    B	L_vfprintf_me171
L__vfprintf_me347:
L__vfprintf_me346:
;cstdio.c, 644 :: 		width--;
0x250E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2512	0x1E5B    SUBS	R3, R3, #1
0x2514	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me171:
;cstdio.c, 646 :: 		if ( flag & ( MANSIGN | SPCSIGN ) )
0x2518	0xF8BD3012  LDRH	R3, [SP, #18]
0x251C	0xF0030303  AND	R3, R3, #3
0x2520	0xB29B    UXTH	R3, R3
0x2522	0xB123    CBZ	R3, L_vfprintf_me172
;cstdio.c, 647 :: 		width--;
0x2524	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2528	0x1E5B    SUBS	R3, R3, #1
0x252A	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me172:
;cstdio.c, 649 :: 		if ( flag & FILL ) {
0x252E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2532	0xF0030304  AND	R3, R3, #4
0x2536	0xB29B    UXTH	R3, R3
0x2538	0x2B00    CMP	R3, #0
0x253A	0xD02E    BEQ	L_vfprintf_me173
;cstdio.c, 650 :: 		if ( flag & MANSIGN )
0x253C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2540	0xF0030302  AND	R3, R3, #2
0x2544	0xB29B    UXTH	R3, R3
0x2546	0xB18B    CBZ	R3, L_vfprintf_me174
;cstdio.c, 651 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x2548	0xF8BD3012  LDRH	R3, [SP, #18]
0x254C	0xF0030301  AND	R3, R3, #1
0x2550	0xB29B    UXTH	R3, R3
0x2552	0xB11B    CBZ	R3, L_vfprintf_me175
0x2554	0x232D    MOVS	R3, #45
0x2556	0xF88D3006  STRB	R3, [SP, #6]
0x255A	0xE002    B	L_vfprintf_me176
L_vfprintf_me175:
0x255C	0x232B    MOVS	R3, #43
0x255E	0xF88D3006  STRB	R3, [SP, #6]
L_vfprintf_me176:
0x2562	0xF89D0006  LDRB	R0, [SP, #6]
0x2566	0x9C0A    LDR	R4, [SP, #40]
0x2568	0x47A0    BLX	R4
0x256A	0xE008    B	L_vfprintf_me177
L_vfprintf_me174:
;cstdio.c, 652 :: 		else if ( flag & SPCSIGN )
0x256C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2570	0xF0030301  AND	R3, R3, #1
0x2574	0xB29B    UXTH	R3, R3
0x2576	0xB113    CBZ	R3, L_vfprintf_me178
;cstdio.c, 653 :: 		stream( ' ' );
0x2578	0x2020    MOVS	R0, #32
0x257A	0x9C0A    LDR	R4, [SP, #40]
0x257C	0x47A0    BLX	R4
L_vfprintf_me178:
L_vfprintf_me177:
;cstdio.c, 655 :: 		while ( width > 0 ) {
L_vfprintf_me179:
0x257E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2582	0x2B00    CMP	R3, #0
0x2584	0xDD08    BLE	L_vfprintf_me180
;cstdio.c, 656 :: 		stream( '0' );
0x2586	0x2030    MOVS	R0, #48
0x2588	0x9C0A    LDR	R4, [SP, #40]
0x258A	0x47A0    BLX	R4
;cstdio.c, 657 :: 		width--;
0x258C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2590	0x1E5B    SUBS	R3, R3, #1
0x2592	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 658 :: 		}
0x2596	0xE7F2    B	L_vfprintf_me179
L_vfprintf_me180:
;cstdio.c, 659 :: 		} else {
0x2598	0xE039    B	L_vfprintf_me181
L_vfprintf_me173:
;cstdio.c, 660 :: 		if ( !( flag & LEFT ) )
0x259A	0xF8BD3012  LDRH	R3, [SP, #18]
0x259E	0xF0030308  AND	R3, R3, #8
0x25A2	0xB29B    UXTH	R3, R3
0x25A4	0xB963    CBNZ	R3, L_vfprintf_me182
;cstdio.c, 661 :: 		while ( width > 0 ) {
L_vfprintf_me183:
0x25A6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x25AA	0x2B00    CMP	R3, #0
0x25AC	0xDD08    BLE	L_vfprintf_me184
;cstdio.c, 662 :: 		stream( ' ' );
0x25AE	0x2020    MOVS	R0, #32
0x25B0	0x9C0A    LDR	R4, [SP, #40]
0x25B2	0x47A0    BLX	R4
;cstdio.c, 663 :: 		width--;
0x25B4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x25B8	0x1E5B    SUBS	R3, R3, #1
0x25BA	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 664 :: 		}
0x25BE	0xE7F2    B	L_vfprintf_me183
L_vfprintf_me184:
L_vfprintf_me182:
;cstdio.c, 666 :: 		if ( flag & MANSIGN )
0x25C0	0xF8BD3012  LDRH	R3, [SP, #18]
0x25C4	0xF0030302  AND	R3, R3, #2
0x25C8	0xB29B    UXTH	R3, R3
0x25CA	0xB1BB    CBZ	R3, L_vfprintf_me185
;cstdio.c, 667 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x25CC	0xF8BD3012  LDRH	R3, [SP, #18]
0x25D0	0xF000B804  B	#8
0x25D4	0x63A00000  	cstdio_dpowers+0
0x25D8	0x705F4089  	#1082749023
0x25DC	0xF0030301  AND	R3, R3, #1
0x25E0	0xB29B    UXTH	R3, R3
0x25E2	0xB11B    CBZ	R3, L_vfprintf_me186
0x25E4	0x232D    MOVS	R3, #45
0x25E6	0xF88D3007  STRB	R3, [SP, #7]
0x25EA	0xE002    B	L_vfprintf_me187
L_vfprintf_me186:
0x25EC	0x232B    MOVS	R3, #43
0x25EE	0xF88D3007  STRB	R3, [SP, #7]
L_vfprintf_me187:
0x25F2	0xF89D0007  LDRB	R0, [SP, #7]
0x25F6	0x9C0A    LDR	R4, [SP, #40]
0x25F8	0x47A0    BLX	R4
0x25FA	0xE008    B	L_vfprintf_me188
L_vfprintf_me185:
;cstdio.c, 668 :: 		else if ( flag & SPCSIGN )
0x25FC	0xF8BD3012  LDRH	R3, [SP, #18]
0x2600	0xF0030301  AND	R3, R3, #1
0x2604	0xB29B    UXTH	R3, R3
0x2606	0xB113    CBZ	R3, L_vfprintf_me189
;cstdio.c, 669 :: 		stream( ' ' );
0x2608	0x2020    MOVS	R0, #32
0x260A	0x9C0A    LDR	R4, [SP, #40]
0x260C	0x47A0    BLX	R4
L_vfprintf_me189:
L_vfprintf_me188:
;cstdio.c, 670 :: 		}
L_vfprintf_me181:
;cstdio.c, 672 :: 		while ( c-- )
L_vfprintf_me190:
0x260E	0xF89D400E  LDRB	R4, [SP, #14]
0x2612	0xF89D300E  LDRB	R3, [SP, #14]
0x2616	0x1E5B    SUBS	R3, R3, #1
0x2618	0xF88D300E  STRB	R3, [SP, #14]
0x261C	0xB19C    CBZ	R4, L_vfprintf_me191
;cstdio.c, 673 :: 		stream( '0' + ( val / fdpowers[ c ] ) % 10 );
0x261E	0xF89D300E  LDRB	R3, [SP, #14]
0x2622	0x009C    LSLS	R4, R3, #2
0x2624	0x4BF8    LDR	R3, [PC, #992]
0x2626	0x191B    ADDS	R3, R3, R4
0x2628	0x681C    LDR	R4, [R3, #0]
0x262A	0x9B07    LDR	R3, [SP, #28]
0x262C	0xFBB3F5F4  UDIV	R5, R3, R4
0x2630	0x240A    MOVS	R4, #10
0x2632	0xFBB5F3F4  UDIV	R3, R5, R4
0x2636	0xFB045313  MLS	R3, R4, R3, R5
0x263A	0xF2030430  ADDW	R4, R3, #48
0x263E	0xB2E0    UXTB	R0, R4
0x2640	0x9C0A    LDR	R4, [SP, #40]
0x2642	0x47A0    BLX	R4
0x2644	0xE7E3    B	L_vfprintf_me190
L_vfprintf_me191:
;cstdio.c, 675 :: 		while ( exp > 0 ) {
L_vfprintf_me192:
0x2646	0xF9BD3018  LDRSH	R3, [SP, #24]
0x264A	0x2B00    CMP	R3, #0
0x264C	0xDD08    BLE	L_vfprintf_me193
;cstdio.c, 676 :: 		stream( '0' );
0x264E	0x2030    MOVS	R0, #48
0x2650	0x9C0A    LDR	R4, [SP, #40]
0x2652	0x47A0    BLX	R4
;cstdio.c, 677 :: 		exp--;
0x2654	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2658	0x1E5B    SUBS	R3, R3, #1
0x265A	0xF8AD3018  STRH	R3, [SP, #24]
;cstdio.c, 678 :: 		}
0x265E	0xE7F2    B	L_vfprintf_me192
L_vfprintf_me193:
;cstdio.c, 680 :: 		if ( prec > ( int )( NDDIG - 2 ) )
0x2660	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2664	0x2B08    CMP	R3, #8
0x2666	0xDD03    BLE	L_vfprintf_me194
;cstdio.c, 681 :: 		c = NDDIG - 2;
0x2668	0x2308    MOVS	R3, #8
0x266A	0xF88D300E  STRB	R3, [SP, #14]
0x266E	0xE003    B	L_vfprintf_me195
L_vfprintf_me194:
;cstdio.c, 683 :: 		c = prec;
0x2670	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2674	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me195:
;cstdio.c, 685 :: 		prec -= c;
0x2678	0xF89D400E  LDRB	R4, [SP, #14]
0x267C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2680	0x1B1B    SUB	R3, R3, R4
0x2682	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 686 :: 		if ( c || flag & ALTERN )
0x2686	0xF89D300E  LDRB	R3, [SP, #14]
0x268A	0xB933    CBNZ	R3, L__vfprintf_me349
0x268C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2690	0xF4036300  AND	R3, R3, #2048
0x2694	0xB29B    UXTH	R3, R3
0x2696	0xB903    CBNZ	R3, L__vfprintf_me348
0x2698	0xE002    B	L_vfprintf_me198
L__vfprintf_me349:
L__vfprintf_me348:
;cstdio.c, 687 :: 		stream( '.' );
0x269A	0x202E    MOVS	R0, #46
0x269C	0x9C0A    LDR	R4, [SP, #40]
0x269E	0x47A0    BLX	R4
L_vfprintf_me198:
;cstdio.c, 689 :: 		val = ( long )( fval * scale( c ) );
0x26A0	0xF89D000E  LDRB	R0, [SP, #14]
0x26A4	0xF7FEFFA2  BL	cstdio_scale+0
0x26A8	0xEDDD0A05  VLDR.32	S1, [SP, #20]
0x26AC	0xEE200A80  VMUL.F32	S0, S1, S0
0x26B0	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x26B4	0xEE103A10  VMOV	R3, S0
0x26B8	0x9307    STR	R3, [SP, #28]
;cstdio.c, 690 :: 		while ( c )
L_vfprintf_me199:
0x26BA	0xF89D300E  LDRB	R3, [SP, #14]
0x26BE	0xB1BB    CBZ	R3, L_vfprintf_me200
;cstdio.c, 691 :: 		stream( '0' + ( val / fdpowers[ --c ] ) % 10 );
0x26C0	0xF89D300E  LDRB	R3, [SP, #14]
0x26C4	0x1E5B    SUBS	R3, R3, #1
0x26C6	0xB2DB    UXTB	R3, R3
0x26C8	0xF88D300E  STRB	R3, [SP, #14]
0x26CC	0x009C    LSLS	R4, R3, #2
0x26CE	0x4BCE    LDR	R3, [PC, #824]
0x26D0	0x191B    ADDS	R3, R3, R4
0x26D2	0x681C    LDR	R4, [R3, #0]
0x26D4	0x9B07    LDR	R3, [SP, #28]
0x26D6	0xFBB3F5F4  UDIV	R5, R3, R4
0x26DA	0x240A    MOVS	R4, #10
0x26DC	0xFBB5F3F4  UDIV	R3, R5, R4
0x26E0	0xFB045313  MLS	R3, R4, R3, R5
0x26E4	0xF2030430  ADDW	R4, R3, #48
0x26E8	0xB2E0    UXTB	R0, R4
0x26EA	0x9C0A    LDR	R4, [SP, #40]
0x26EC	0x47A0    BLX	R4
0x26EE	0xE7E4    B	L_vfprintf_me199
L_vfprintf_me200:
;cstdio.c, 693 :: 		while ( prec ) {
L_vfprintf_me201:
0x26F0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x26F4	0xB143    CBZ	R3, L_vfprintf_me202
;cstdio.c, 694 :: 		stream( '0' );
0x26F6	0x2030    MOVS	R0, #48
0x26F8	0x9C0A    LDR	R4, [SP, #40]
0x26FA	0x47A0    BLX	R4
;cstdio.c, 695 :: 		prec--;
0x26FC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2700	0x1E5B    SUBS	R3, R3, #1
0x2702	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 696 :: 		}
0x2706	0xE7F3    B	L_vfprintf_me201
L_vfprintf_me202:
;cstdio.c, 698 :: 		if ( ( flag & LEFT ) && width > 0 )
0x2708	0xF8BD3012  LDRH	R3, [SP, #18]
0x270C	0xF0030308  AND	R3, R3, #8
0x2710	0xB29B    UXTH	R3, R3
0x2712	0xB173    CBZ	R3, L__vfprintf_me351
0x2714	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2718	0x2B00    CMP	R3, #0
0x271A	0xDD0A    BLE	L__vfprintf_me350
L__vfprintf_me308:
;cstdio.c, 699 :: 		do
L_vfprintf_me206:
;cstdio.c, 700 :: 		stream( ' ' );
0x271C	0x2020    MOVS	R0, #32
0x271E	0x9C0A    LDR	R4, [SP, #40]
0x2720	0x47A0    BLX	R4
;cstdio.c, 701 :: 		while ( --width );
0x2722	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2726	0x1E5B    SUBS	R3, R3, #1
0x2728	0xB21B    SXTH	R3, R3
0x272A	0xF8AD3010  STRH	R3, [SP, #16]
0x272E	0x2B00    CMP	R3, #0
0x2730	0xD1F4    BNE	L_vfprintf_me206
;cstdio.c, 698 :: 		if ( ( flag & LEFT ) && width > 0 )
L__vfprintf_me351:
L__vfprintf_me350:
;cstdio.c, 702 :: 		continue;
0x2732	0xF7FFB93D  B	L_vfprintf_me12
;cstdio.c, 703 :: 		}
L_vfprintf_me74:
;cstdio.c, 705 :: 		if ( ( flag & BASEM ) == TEN ) {
0x2736	0xF8BD3012  LDRH	R3, [SP, #18]
0x273A	0xF00303C0  AND	R3, R3, #192
0x273E	0xB29B    UXTH	R3, R3
0x2740	0xBB13    CBNZ	R3, L_vfprintf_me209
;cstdio.c, 707 :: 		if ( flag & LONG )
0x2742	0xF8BD3012  LDRH	R3, [SP, #18]
0x2746	0xF0030310  AND	R3, R3, #16
0x274A	0xB29B    UXTH	R3, R3
0x274C	0xB13B    CBZ	R3, L_vfprintf_me210
;cstdio.c, 708 :: 		val = va_arg( arg, long );
0x274E	0x9B0C    LDR	R3, [SP, #48]
0x2750	0x681D    LDR	R5, [R3, #0]
0x2752	0x1D2C    ADDS	R4, R5, #4
0x2754	0x9B0C    LDR	R3, [SP, #48]
0x2756	0x601C    STR	R4, [R3, #0]
0x2758	0x682B    LDR	R3, [R5, #0]
0x275A	0x9307    STR	R3, [SP, #28]
0x275C	0xE007    B	L_vfprintf_me211
L_vfprintf_me210:
;cstdio.c, 711 :: 		val = ( value )va_arg( arg, int );
0x275E	0x9B0C    LDR	R3, [SP, #48]
0x2760	0x681D    LDR	R5, [R3, #0]
0x2762	0x1D2C    ADDS	R4, R5, #4
0x2764	0x9B0C    LDR	R3, [SP, #48]
0x2766	0x601C    STR	R4, [R3, #0]
0x2768	0xF9B53000  LDRSH	R3, [R5, #0]
0x276C	0x9307    STR	R3, [SP, #28]
L_vfprintf_me211:
;cstdio.c, 713 :: 		if ( ( value )val < 0 ) {
0x276E	0x9B07    LDR	R3, [SP, #28]
0x2770	0x2B00    CMP	R3, #0
0x2772	0xDA08    BGE	L_vfprintf_me212
;cstdio.c, 714 :: 		flag |= NEGSIGN;
0x2774	0xF8BD3012  LDRH	R3, [SP, #18]
0x2778	0xF0430303  ORR	R3, R3, #3
0x277C	0xF8AD3012  STRH	R3, [SP, #18]
;cstdio.c, 715 :: 		val = -val;
0x2780	0x9B07    LDR	R3, [SP, #28]
0x2782	0x425B    RSBS	R3, R3, #0
0x2784	0x9307    STR	R3, [SP, #28]
;cstdio.c, 716 :: 		}
L_vfprintf_me212:
;cstdio.c, 717 :: 		} else {
0x2786	0xE014    B	L_vfprintf_me213
L_vfprintf_me209:
;cstdio.c, 719 :: 		if ( flag & LONG )
0x2788	0xF8BD3012  LDRH	R3, [SP, #18]
0x278C	0xF0030310  AND	R3, R3, #16
0x2790	0xB29B    UXTH	R3, R3
0x2792	0xB13B    CBZ	R3, L_vfprintf_me214
;cstdio.c, 720 :: 		val = va_arg( arg, unsigned long );
0x2794	0x9B0C    LDR	R3, [SP, #48]
0x2796	0x681D    LDR	R5, [R3, #0]
0x2798	0x1D2C    ADDS	R4, R5, #4
0x279A	0x9B0C    LDR	R3, [SP, #48]
0x279C	0x601C    STR	R4, [R3, #0]
0x279E	0x682B    LDR	R3, [R5, #0]
0x27A0	0x9307    STR	R3, [SP, #28]
0x27A2	0xE006    B	L_vfprintf_me215
L_vfprintf_me214:
;cstdio.c, 723 :: 		val = va_arg( arg, unsigned );
0x27A4	0x9B0C    LDR	R3, [SP, #48]
0x27A6	0x681D    LDR	R5, [R3, #0]
0x27A8	0x1D2C    ADDS	R4, R5, #4
0x27AA	0x9B0C    LDR	R3, [SP, #48]
0x27AC	0x601C    STR	R4, [R3, #0]
0x27AE	0x882B    LDRH	R3, [R5, #0]
0x27B0	0x9307    STR	R3, [SP, #28]
L_vfprintf_me215:
;cstdio.c, 724 :: 		}
L_vfprintf_me213:
;cstdio.c, 725 :: 		if ( prec == 0 && val == 0 )
0x27B2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x27B6	0xB933    CBNZ	R3, L__vfprintf_me353
0x27B8	0x9B07    LDR	R3, [SP, #28]
0x27BA	0xB923    CBNZ	R3, L__vfprintf_me352
L__vfprintf_me307:
;cstdio.c, 726 :: 		prec++;
0x27BC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x27C0	0x1C5B    ADDS	R3, R3, #1
0x27C2	0xF8AD300C  STRH	R3, [SP, #12]
;cstdio.c, 725 :: 		if ( prec == 0 && val == 0 )
L__vfprintf_me353:
L__vfprintf_me352:
;cstdio.c, 728 :: 		switch ( ( unsigned char )( flag & BASEM ) ) {
0x27C6	0xF8BD3012  LDRH	R3, [SP, #18]
0x27CA	0xF00303C0  AND	R3, R3, #192
0x27CE	0xB2DD    UXTB	R5, R3
0x27D0	0xE047    B	L_vfprintf_me219
;cstdio.c, 729 :: 		case TEN:
L_vfprintf_me221:
;cstdio.c, 730 :: 		case UNSIGN:
L_vfprintf_me222:
;cstdio.c, 731 :: 		for ( c = 1; c != sizeof dpowers / sizeof dpowers[ 0 ]; c++ )
0x27D2	0x2301    MOVS	R3, #1
0x27D4	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me223:
0x27D8	0xF89D300E  LDRB	R3, [SP, #14]
0x27DC	0x2B0A    CMP	R3, #10
0x27DE	0xD00F    BEQ	L_vfprintf_me224
;cstdio.c, 732 :: 		if ( val < dpowers[ c ] )
0x27E0	0xF89D300E  LDRB	R3, [SP, #14]
0x27E4	0x009C    LSLS	R4, R3, #2
0x27E6	0x4B88    LDR	R3, [PC, #544]
0x27E8	0x191B    ADDS	R3, R3, R4
0x27EA	0x681C    LDR	R4, [R3, #0]
0x27EC	0x9B07    LDR	R3, [SP, #28]
0x27EE	0x42A3    CMP	R3, R4
0x27F0	0xD200    BCS	L_vfprintf_me226
;cstdio.c, 733 :: 		break;
0x27F2	0xE005    B	L_vfprintf_me224
L_vfprintf_me226:
;cstdio.c, 731 :: 		for ( c = 1; c != sizeof dpowers / sizeof dpowers[ 0 ]; c++ )
0x27F4	0xF89D300E  LDRB	R3, [SP, #14]
0x27F8	0x1C5B    ADDS	R3, R3, #1
0x27FA	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 733 :: 		break;
0x27FE	0xE7EB    B	L_vfprintf_me223
L_vfprintf_me224:
;cstdio.c, 734 :: 		break;
0x2800	0xE037    B	L_vfprintf_me220
;cstdio.c, 736 :: 		case SIXTEEN:
L_vfprintf_me227:
;cstdio.c, 737 :: 		for ( c = 1; c != sizeof hexpowers / sizeof hexpowers[ 0 ]; c++ )
0x2802	0x2301    MOVS	R3, #1
0x2804	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me228:
0x2808	0xF89D300E  LDRB	R3, [SP, #14]
0x280C	0x2B08    CMP	R3, #8
0x280E	0xD00F    BEQ	L_vfprintf_me229
;cstdio.c, 738 :: 		if ( val < hexpowers[ c ] )
0x2810	0xF89D300E  LDRB	R3, [SP, #14]
0x2814	0x009C    LSLS	R4, R3, #2
0x2816	0x4B7D    LDR	R3, [PC, #500]
0x2818	0x191B    ADDS	R3, R3, R4
0x281A	0x681C    LDR	R4, [R3, #0]
0x281C	0x9B07    LDR	R3, [SP, #28]
0x281E	0x42A3    CMP	R3, R4
0x2820	0xD200    BCS	L_vfprintf_me231
;cstdio.c, 739 :: 		break;
0x2822	0xE005    B	L_vfprintf_me229
L_vfprintf_me231:
;cstdio.c, 737 :: 		for ( c = 1; c != sizeof hexpowers / sizeof hexpowers[ 0 ]; c++ )
0x2824	0xF89D300E  LDRB	R3, [SP, #14]
0x2828	0x1C5B    ADDS	R3, R3, #1
0x282A	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 739 :: 		break;
0x282E	0xE7EB    B	L_vfprintf_me228
L_vfprintf_me229:
;cstdio.c, 740 :: 		break;
0x2830	0xE01F    B	L_vfprintf_me220
;cstdio.c, 742 :: 		case EIGHT:
L_vfprintf_me232:
;cstdio.c, 743 :: 		for ( c = 1; c != sizeof octpowers / sizeof octpowers[ 0 ]; c++ )
0x2832	0x2301    MOVS	R3, #1
0x2834	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me233:
0x2838	0xF89D300E  LDRB	R3, [SP, #14]
0x283C	0x2B0C    CMP	R3, #12
0x283E	0xD00F    BEQ	L_vfprintf_me234
;cstdio.c, 744 :: 		if ( val < octpowers[ c ] )
0x2840	0xF89D300E  LDRB	R3, [SP, #14]
0x2844	0x009C    LSLS	R4, R3, #2
0x2846	0x4B72    LDR	R3, [PC, #456]
0x2848	0x191B    ADDS	R3, R3, R4
0x284A	0x681C    LDR	R4, [R3, #0]
0x284C	0x9B07    LDR	R3, [SP, #28]
0x284E	0x42A3    CMP	R3, R4
0x2850	0xD200    BCS	L_vfprintf_me236
;cstdio.c, 745 :: 		break;
0x2852	0xE005    B	L_vfprintf_me234
L_vfprintf_me236:
;cstdio.c, 743 :: 		for ( c = 1; c != sizeof octpowers / sizeof octpowers[ 0 ]; c++ )
0x2854	0xF89D300E  LDRB	R3, [SP, #14]
0x2858	0x1C5B    ADDS	R3, R3, #1
0x285A	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 745 :: 		break;
0x285E	0xE7EB    B	L_vfprintf_me233
L_vfprintf_me234:
;cstdio.c, 746 :: 		break;
0x2860	0xE007    B	L_vfprintf_me220
;cstdio.c, 747 :: 		}
L_vfprintf_me219:
0x2862	0x2D00    CMP	R5, #0
0x2864	0xD0B5    BEQ	L_vfprintf_me221
0x2866	0x2DC0    CMP	R5, #192
0x2868	0xD0B3    BEQ	L_vfprintf_me222
0x286A	0x2D80    CMP	R5, #128
0x286C	0xD0C9    BEQ	L_vfprintf_me227
0x286E	0x2D40    CMP	R5, #64
0x2870	0xD0DF    BEQ	L_vfprintf_me232
L_vfprintf_me220:
;cstdio.c, 749 :: 		if ( c < prec )
0x2872	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2876	0xF89D300E  LDRB	R3, [SP, #14]
0x287A	0x42A3    CMP	R3, R4
0x287C	0xDA04    BGE	L_vfprintf_me237
;cstdio.c, 750 :: 		c = prec;
0x287E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2882	0xF88D300E  STRB	R3, [SP, #14]
0x2886	0xE009    B	L_vfprintf_me238
L_vfprintf_me237:
;cstdio.c, 751 :: 		else if ( prec < c )
0x2888	0xF89D400E  LDRB	R4, [SP, #14]
0x288C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2890	0x42A3    CMP	R3, R4
0x2892	0xDA03    BGE	L_vfprintf_me239
;cstdio.c, 752 :: 		prec = c;
0x2894	0xF89D300E  LDRB	R3, [SP, #14]
0x2898	0xF8AD300C  STRH	R3, [SP, #12]
L_vfprintf_me239:
L_vfprintf_me238:
;cstdio.c, 754 :: 		if ( width && flag & NEGSIGN )
0x289C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28A0	0xB153    CBZ	R3, L__vfprintf_me355
0x28A2	0xF8BD3012  LDRH	R3, [SP, #18]
0x28A6	0xF0030303  AND	R3, R3, #3
0x28AA	0xB29B    UXTH	R3, R3
0x28AC	0xB123    CBZ	R3, L__vfprintf_me354
L__vfprintf_me306:
;cstdio.c, 755 :: 		width--;
0x28AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28B2	0x1E5B    SUBS	R3, R3, #1
0x28B4	0xF8AD3010  STRH	R3, [SP, #16]
;cstdio.c, 754 :: 		if ( width && flag & NEGSIGN )
L__vfprintf_me355:
L__vfprintf_me354:
;cstdio.c, 757 :: 		if ( width > prec )
0x28B8	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28BC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28C0	0x42A3    CMP	R3, R4
0x28C2	0xDD07    BLE	L_vfprintf_me243
;cstdio.c, 758 :: 		width -= prec;
0x28C4	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28C8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28CC	0x1B1B    SUB	R3, R3, R4
0x28CE	0xF8AD3010  STRH	R3, [SP, #16]
0x28D2	0xE003    B	L_vfprintf_me244
L_vfprintf_me243:
;cstdio.c, 760 :: 		width = 0;
0x28D4	0x2300    MOVS	R3, #0
0x28D6	0xB21B    SXTH	R3, R3
0x28D8	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me244:
;cstdio.c, 762 :: 		if ( ( flag & ( FILL | BASEM | ALTERN ) ) == ( EIGHT | ALTERN ) ) {
0x28DC	0xF8BD4012  LDRH	R4, [SP, #18]
0x28E0	0xF64003C4  MOVW	R3, #2244
0x28E4	0xEA040303  AND	R3, R4, R3, LSL #0
0x28E8	0xB29B    UXTH	R3, R3
0x28EA	0xF5B36F04  CMP	R3, #2112
0x28EE	0xD108    BNE	L_vfprintf_me245
;cstdio.c, 763 :: 		if ( width )
0x28F0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28F4	0xB123    CBZ	R3, L_vfprintf_me246
;cstdio.c, 764 :: 		width--;
0x28F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x28FA	0x1E5B    SUBS	R3, R3, #1
0x28FC	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me246:
;cstdio.c, 765 :: 		} else if ( ( flag & ( BASEM | ALTERN ) ) == ( SIXTEEN | ALTERN ) ) {
0x2900	0xE015    B	L_vfprintf_me247
L_vfprintf_me245:
0x2902	0xF8BD3012  LDRH	R3, [SP, #18]
0x2906	0xF403630C  AND	R3, R3, #2240
0x290A	0xB29B    UXTH	R3, R3
0x290C	0xF5B36F08  CMP	R3, #2176
0x2910	0xD10D    BNE	L_vfprintf_me248
;cstdio.c, 766 :: 		if ( width > 2 )
0x2912	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2916	0x2B02    CMP	R3, #2
0x2918	0xDD05    BLE	L_vfprintf_me249
;cstdio.c, 767 :: 		width -= 2;
0x291A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x291E	0x1E9B    SUBS	R3, R3, #2
0x2920	0xF8AD3010  STRH	R3, [SP, #16]
0x2924	0xE003    B	L_vfprintf_me250
L_vfprintf_me249:
;cstdio.c, 769 :: 		width = 0;
0x2926	0x2300    MOVS	R3, #0
0x2928	0xB21B    SXTH	R3, R3
0x292A	0xF8AD3010  STRH	R3, [SP, #16]
L_vfprintf_me250:
;cstdio.c, 770 :: 		}
L_vfprintf_me248:
L_vfprintf_me247:
;cstdio.c, 772 :: 		if ( flag & FILL ) {
0x292E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2932	0xF0030304  AND	R3, R3, #4
0x2936	0xB29B    UXTH	R3, R3
0x2938	0x2B00    CMP	R3, #0
0x293A	0xD04C    BEQ	L_vfprintf_me251
;cstdio.c, 773 :: 		if ( flag & MANSIGN )
0x293C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2940	0xF0030302  AND	R3, R3, #2
0x2944	0xB29B    UXTH	R3, R3
0x2946	0xB18B    CBZ	R3, L_vfprintf_me252
;cstdio.c, 774 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x2948	0xF8BD3012  LDRH	R3, [SP, #18]
0x294C	0xF0030301  AND	R3, R3, #1
0x2950	0xB29B    UXTH	R3, R3
0x2952	0xB11B    CBZ	R3, L_vfprintf_me253
0x2954	0x232D    MOVS	R3, #45
0x2956	0xF88D3008  STRB	R3, [SP, #8]
0x295A	0xE002    B	L_vfprintf_me254
L_vfprintf_me253:
0x295C	0x232B    MOVS	R3, #43
0x295E	0xF88D3008  STRB	R3, [SP, #8]
L_vfprintf_me254:
0x2962	0xF89D0008  LDRB	R0, [SP, #8]
0x2966	0x9C0A    LDR	R4, [SP, #40]
0x2968	0x47A0    BLX	R4
0x296A	0xE025    B	L_vfprintf_me255
L_vfprintf_me252:
;cstdio.c, 775 :: 		else if ( flag & SPCSIGN )
0x296C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2970	0xF0030301  AND	R3, R3, #1
0x2974	0xB29B    UXTH	R3, R3
0x2976	0xB11B    CBZ	R3, L_vfprintf_me256
;cstdio.c, 776 :: 		stream( ' ' );
0x2978	0x2020    MOVS	R0, #32
0x297A	0x9C0A    LDR	R4, [SP, #40]
0x297C	0x47A0    BLX	R4
0x297E	0xE01B    B	L_vfprintf_me257
L_vfprintf_me256:
;cstdio.c, 777 :: 		else if ( ( flag & ( BASEM | ALTERN ) ) == ( SIXTEEN | ALTERN ) ) {
0x2980	0xF8BD3012  LDRH	R3, [SP, #18]
0x2984	0xF403630C  AND	R3, R3, #2240
0x2988	0xB29B    UXTH	R3, R3
0x298A	0xF5B36F08  CMP	R3, #2176
0x298E	0xD113    BNE	L_vfprintf_me258
;cstdio.c, 778 :: 		stream( '0' );
0x2990	0x2030    MOVS	R0, #48
0x2992	0x9C0A    LDR	R4, [SP, #40]
0x2994	0x47A0    BLX	R4
;cstdio.c, 779 :: 		stream( flag & UPCASE ? 'X' : 'x' );
0x2996	0xF8BD3012  LDRH	R3, [SP, #18]
0x299A	0xF0030320  AND	R3, R3, #32
0x299E	0xB29B    UXTH	R3, R3
0x29A0	0xB11B    CBZ	R3, L_vfprintf_me259
0x29A2	0x2358    MOVS	R3, #88
0x29A4	0xF88D3009  STRB	R3, [SP, #9]
0x29A8	0xE002    B	L_vfprintf_me260
L_vfprintf_me259:
0x29AA	0x2378    MOVS	R3, #120
0x29AC	0xF88D3009  STRB	R3, [SP, #9]
L_vfprintf_me260:
0x29B0	0xF89D0009  LDRB	R0, [SP, #9]
0x29B4	0x9C0A    LDR	R4, [SP, #40]
0x29B6	0x47A0    BLX	R4
;cstdio.c, 780 :: 		}
L_vfprintf_me258:
L_vfprintf_me257:
L_vfprintf_me255:
;cstdio.c, 782 :: 		if ( width )
0x29B8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29BC	0xB153    CBZ	R3, L_vfprintf_me261
;cstdio.c, 783 :: 		do
L_vfprintf_me262:
;cstdio.c, 784 :: 		stream( '0' );
0x29BE	0x2030    MOVS	R0, #48
0x29C0	0x9C0A    LDR	R4, [SP, #40]
0x29C2	0x47A0    BLX	R4
;cstdio.c, 785 :: 		while ( --width );
0x29C4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29C8	0x1E5B    SUBS	R3, R3, #1
0x29CA	0xB21B    SXTH	R3, R3
0x29CC	0xF8AD3010  STRH	R3, [SP, #16]
0x29D0	0x2B00    CMP	R3, #0
0x29D2	0xD1F4    BNE	L_vfprintf_me262
L_vfprintf_me261:
;cstdio.c, 786 :: 		} else {
0x29D4	0xE063    B	L_vfprintf_me265
L_vfprintf_me251:
;cstdio.c, 787 :: 		if ( width && !( flag & LEFT ) )
0x29D6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29DA	0xB183    CBZ	R3, L__vfprintf_me357
0x29DC	0xF8BD3012  LDRH	R3, [SP, #18]
0x29E0	0xF0030308  AND	R3, R3, #8
0x29E4	0xB29B    UXTH	R3, R3
0x29E6	0xB953    CBNZ	R3, L__vfprintf_me356
L__vfprintf_me305:
;cstdio.c, 788 :: 		do
L_vfprintf_me269:
;cstdio.c, 789 :: 		stream( ' ' );
0x29E8	0x2020    MOVS	R0, #32
0x29EA	0x9C0A    LDR	R4, [SP, #40]
0x29EC	0x47A0    BLX	R4
;cstdio.c, 790 :: 		while ( --width );
0x29EE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29F2	0x1E5B    SUBS	R3, R3, #1
0x29F4	0xB21B    SXTH	R3, R3
0x29F6	0xF8AD3010  STRH	R3, [SP, #16]
0x29FA	0x2B00    CMP	R3, #0
0x29FC	0xD1F4    BNE	L_vfprintf_me269
;cstdio.c, 787 :: 		if ( width && !( flag & LEFT ) )
L__vfprintf_me357:
L__vfprintf_me356:
;cstdio.c, 792 :: 		if ( flag & MANSIGN )
0x29FE	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A02	0xF0030302  AND	R3, R3, #2
0x2A06	0xE005    B	#10
0x2A08	0x63A00000  	cstdio_dpowers+0
0x2A0C	0x64340000  	cstdio_hexpowers+0
0x2A10	0x62E80000  	cstdio_octpowers+0
0x2A14	0xB29B    UXTH	R3, R3
0x2A16	0xB18B    CBZ	R3, L_vfprintf_me272
;cstdio.c, 793 :: 		stream( flag & SPCSIGN ? '-' : '+' );
0x2A18	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A1C	0xF0030301  AND	R3, R3, #1
0x2A20	0xB29B    UXTH	R3, R3
0x2A22	0xB11B    CBZ	R3, L_vfprintf_me273
0x2A24	0x232D    MOVS	R3, #45
0x2A26	0xF88D300A  STRB	R3, [SP, #10]
0x2A2A	0xE002    B	L_vfprintf_me274
L_vfprintf_me273:
0x2A2C	0x232B    MOVS	R3, #43
0x2A2E	0xF88D300A  STRB	R3, [SP, #10]
L_vfprintf_me274:
0x2A32	0xF89D000A  LDRB	R0, [SP, #10]
0x2A36	0x9C0A    LDR	R4, [SP, #40]
0x2A38	0x47A0    BLX	R4
0x2A3A	0xE008    B	L_vfprintf_me275
L_vfprintf_me272:
;cstdio.c, 794 :: 		else if ( flag & SPCSIGN )
0x2A3C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A40	0xF0030301  AND	R3, R3, #1
0x2A44	0xB29B    UXTH	R3, R3
0x2A46	0xB113    CBZ	R3, L_vfprintf_me276
;cstdio.c, 795 :: 		stream( ' ' );
0x2A48	0x2020    MOVS	R0, #32
0x2A4A	0x9C0A    LDR	R4, [SP, #40]
0x2A4C	0x47A0    BLX	R4
L_vfprintf_me276:
L_vfprintf_me275:
;cstdio.c, 797 :: 		if ( ( flag & ( BASEM | ALTERN ) ) == ( EIGHT | ALTERN ) )
0x2A4E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A52	0xF403630C  AND	R3, R3, #2240
0x2A56	0xB29B    UXTH	R3, R3
0x2A58	0xF5B36F04  CMP	R3, #2112
0x2A5C	0xD103    BNE	L_vfprintf_me277
;cstdio.c, 798 :: 		stream( '0' );
0x2A5E	0x2030    MOVS	R0, #48
0x2A60	0x9C0A    LDR	R4, [SP, #40]
0x2A62	0x47A0    BLX	R4
0x2A64	0xE01B    B	L_vfprintf_me278
L_vfprintf_me277:
;cstdio.c, 799 :: 		else if ( ( flag & ( BASEM | ALTERN ) ) == ( SIXTEEN | ALTERN ) ) {
0x2A66	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A6A	0xF403630C  AND	R3, R3, #2240
0x2A6E	0xB29B    UXTH	R3, R3
0x2A70	0xF5B36F08  CMP	R3, #2176
0x2A74	0xD113    BNE	L_vfprintf_me279
;cstdio.c, 800 :: 		stream( '0' );
0x2A76	0x2030    MOVS	R0, #48
0x2A78	0x9C0A    LDR	R4, [SP, #40]
0x2A7A	0x47A0    BLX	R4
;cstdio.c, 801 :: 		stream( flag & UPCASE ? 'X' : 'x' );
0x2A7C	0xF8BD3012  LDRH	R3, [SP, #18]
0x2A80	0xF0030320  AND	R3, R3, #32
0x2A84	0xB29B    UXTH	R3, R3
0x2A86	0xB11B    CBZ	R3, L_vfprintf_me280
0x2A88	0x2358    MOVS	R3, #88
0x2A8A	0xF88D300B  STRB	R3, [SP, #11]
0x2A8E	0xE002    B	L_vfprintf_me281
L_vfprintf_me280:
0x2A90	0x2378    MOVS	R3, #120
0x2A92	0xF88D300B  STRB	R3, [SP, #11]
L_vfprintf_me281:
0x2A96	0xF89D000B  LDRB	R0, [SP, #11]
0x2A9A	0x9C0A    LDR	R4, [SP, #40]
0x2A9C	0x47A0    BLX	R4
;cstdio.c, 802 :: 		}
L_vfprintf_me279:
L_vfprintf_me278:
;cstdio.c, 803 :: 		}
L_vfprintf_me265:
;cstdio.c, 805 :: 		while ( prec > c )
L_vfprintf_me282:
0x2A9E	0xF89D400E  LDRB	R4, [SP, #14]
0x2AA2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2AA6	0x42A3    CMP	R3, R4
0x2AA8	0xDD03    BLE	L_vfprintf_me283
;cstdio.c, 806 :: 		stream( '0' );
0x2AAA	0x2030    MOVS	R0, #48
0x2AAC	0x9C0A    LDR	R4, [SP, #40]
0x2AAE	0x47A0    BLX	R4
0x2AB0	0xE7F5    B	L_vfprintf_me282
L_vfprintf_me283:
;cstdio.c, 808 :: 		while ( prec-- ) {
L_vfprintf_me284:
0x2AB2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2AB6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2ABA	0x1E5B    SUBS	R3, R3, #1
0x2ABC	0xF8AD300C  STRH	R3, [SP, #12]
0x2AC0	0x2C00    CMP	R4, #0
0x2AC2	0xF000805C  BEQ	L_vfprintf_me285
;cstdio.c, 809 :: 		switch ( ( unsigned char )( flag & BASEM ) ) {
0x2AC6	0xF8BD3012  LDRH	R3, [SP, #18]
0x2ACA	0xF00303C0  AND	R3, R3, #192
0x2ACE	0xB2DE    UXTB	R6, R3
0x2AD0	0xE048    B	L_vfprintf_me286
;cstdio.c, 810 :: 		case TEN:
L_vfprintf_me288:
;cstdio.c, 811 :: 		case UNSIGN:
L_vfprintf_me289:
;cstdio.c, 812 :: 		c = ( val / dpowers[ prec ] ) % 10 + '0';
0x2AD2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2AD6	0x009C    LSLS	R4, R3, #2
0x2AD8	0x4B37    LDR	R3, [PC, #220]
0x2ADA	0x191B    ADDS	R3, R3, R4
0x2ADC	0x681C    LDR	R4, [R3, #0]
0x2ADE	0x9B07    LDR	R3, [SP, #28]
0x2AE0	0xFBB3F5F4  UDIV	R5, R3, R4
0x2AE4	0x240A    MOVS	R4, #10
0x2AE6	0xFBB5F3F4  UDIV	R3, R5, R4
0x2AEA	0xFB045313  MLS	R3, R4, R3, R5
0x2AEE	0x3330    ADDS	R3, #48
0x2AF0	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 813 :: 		break;
0x2AF4	0xE03E    B	L_vfprintf_me287
;cstdio.c, 815 :: 		case SIXTEEN:
L_vfprintf_me290:
;cstdio.c, 816 :: 		if ( flag & UPCASE )
0x2AF6	0xF8BD3012  LDRH	R3, [SP, #18]
0x2AFA	0xF0030320  AND	R3, R3, #32
0x2AFE	0xB29B    UXTH	R3, R3
0x2B00	0xB183    CBZ	R3, L_vfprintf_me291
;cstdio.c, 817 :: 		c = hexb[ ( val / hexpowers[ prec ] ) & 0xF ];
0x2B02	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2B06	0x009C    LSLS	R4, R3, #2
0x2B08	0x4B2C    LDR	R3, [PC, #176]
0x2B0A	0x191B    ADDS	R3, R3, R4
0x2B0C	0x681C    LDR	R4, [R3, #0]
0x2B0E	0x9B07    LDR	R3, [SP, #28]
0x2B10	0xFBB3F3F4  UDIV	R3, R3, R4
0x2B14	0xF003040F  AND	R4, R3, #15
0x2B18	0x4B29    LDR	R3, [PC, #164]
0x2B1A	0x191B    ADDS	R3, R3, R4
0x2B1C	0x781B    LDRB	R3, [R3, #0]
0x2B1E	0xF88D300E  STRB	R3, [SP, #14]
0x2B22	0xE00F    B	L_vfprintf_me292
L_vfprintf_me291:
;cstdio.c, 819 :: 		c = hexs[ ( val / hexpowers[ prec ] ) & 0xF ];
0x2B24	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2B28	0x009C    LSLS	R4, R3, #2
0x2B2A	0x4B24    LDR	R3, [PC, #144]
0x2B2C	0x191B    ADDS	R3, R3, R4
0x2B2E	0x681C    LDR	R4, [R3, #0]
0x2B30	0x9B07    LDR	R3, [SP, #28]
0x2B32	0xFBB3F3F4  UDIV	R3, R3, R4
0x2B36	0xF003040F  AND	R4, R3, #15
0x2B3A	0x4B22    LDR	R3, [PC, #136]
0x2B3C	0x191B    ADDS	R3, R3, R4
0x2B3E	0x781B    LDRB	R3, [R3, #0]
0x2B40	0xF88D300E  STRB	R3, [SP, #14]
L_vfprintf_me292:
;cstdio.c, 820 :: 		break;
0x2B44	0xE016    B	L_vfprintf_me287
;cstdio.c, 822 :: 		case EIGHT:
L_vfprintf_me293:
;cstdio.c, 823 :: 		c = ( ( val / octpowers[ prec ] ) & 07 ) + '0';
0x2B46	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2B4A	0x009C    LSLS	R4, R3, #2
0x2B4C	0x4B1E    LDR	R3, [PC, #120]
0x2B4E	0x191B    ADDS	R3, R3, R4
0x2B50	0x681C    LDR	R4, [R3, #0]
0x2B52	0x9B07    LDR	R3, [SP, #28]
0x2B54	0xFBB3F3F4  UDIV	R3, R3, R4
0x2B58	0xF0030307  AND	R3, R3, #7
0x2B5C	0x3330    ADDS	R3, #48
0x2B5E	0xF88D300E  STRB	R3, [SP, #14]
;cstdio.c, 824 :: 		break;
0x2B62	0xE007    B	L_vfprintf_me287
;cstdio.c, 825 :: 		}
L_vfprintf_me286:
0x2B64	0x2E00    CMP	R6, #0
0x2B66	0xD0B4    BEQ	L_vfprintf_me288
0x2B68	0x2EC0    CMP	R6, #192
0x2B6A	0xD0B2    BEQ	L_vfprintf_me289
0x2B6C	0x2E80    CMP	R6, #128
0x2B6E	0xD0C2    BEQ	L_vfprintf_me290
0x2B70	0x2E40    CMP	R6, #64
0x2B72	0xD0E8    BEQ	L_vfprintf_me293
L_vfprintf_me287:
;cstdio.c, 826 :: 		stream( c );
0x2B74	0xF89D000E  LDRB	R0, [SP, #14]
0x2B78	0x9C0A    LDR	R4, [SP, #40]
0x2B7A	0x47A0    BLX	R4
;cstdio.c, 827 :: 		}
0x2B7C	0xE799    B	L_vfprintf_me284
L_vfprintf_me285:
;cstdio.c, 829 :: 		if ( ( flag & LEFT ) && width > 0 )
0x2B7E	0xF8BD3012  LDRH	R3, [SP, #18]
0x2B82	0xF0030308  AND	R3, R3, #8
0x2B86	0xB29B    UXTH	R3, R3
0x2B88	0xB173    CBZ	R3, L__vfprintf_me359
0x2B8A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2B8E	0x2B00    CMP	R3, #0
0x2B90	0xDD0A    BLE	L__vfprintf_me358
L__vfprintf_me304:
;cstdio.c, 830 :: 		do
L_vfprintf_me297:
;cstdio.c, 831 :: 		stream( ' ' );
0x2B92	0x2020    MOVS	R0, #32
0x2B94	0x9C0A    LDR	R4, [SP, #40]
0x2B96	0x47A0    BLX	R4
;cstdio.c, 832 :: 		while ( --width );
0x2B98	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2B9C	0x1E5B    SUBS	R3, R3, #1
0x2B9E	0xB21B    SXTH	R3, R3
0x2BA0	0xF8AD3010  STRH	R3, [SP, #16]
0x2BA4	0x2B00    CMP	R3, #0
0x2BA6	0xD1F4    BNE	L_vfprintf_me297
;cstdio.c, 829 :: 		if ( ( flag & LEFT ) && width > 0 )
L__vfprintf_me359:
L__vfprintf_me358:
;cstdio.c, 833 :: 		}
0x2BA8	0xF7FEBF02  B	L_vfprintf_me12
L_vfprintf_me13:
;cstdio.c, 835 :: 		return ccnt;
0x2BAC	0xF9BD0024  LDRSH	R0, [SP, #36]
;cstdio.c, 836 :: 		}
L_end_vfprintf_me:
0x2BB0	0xF8DDE000  LDR	LR, [SP, #0]
0x2BB4	0xB011    ADD	SP, SP, #68
0x2BB6	0x4770    BX	LR
0x2BB8	0x63A00000  	cstdio_dpowers+0
0x2BBC	0x64340000  	cstdio_hexpowers+0
0x2BC0	0x64EC0000  	cstdio_hexb+0
0x2BC4	0x64DB0000  	cstdio_hexs+0
0x2BC8	0x62E80000  	cstdio_octpowers+0
; end of _vfprintf_me
_debugStdOut:
;cstdio.c, 866 :: 		void debugStdOut( char ch )
0x1588	0xB081    SUB	SP, SP, #4
0x158A	0xF8CDE000  STR	LR, [SP, #0]
;cstdio.c, 868 :: 		if ( 0 == buffPos )
0x158E	0x4913    LDR	R1, [PC, #76]
0x1590	0x7809    LDRB	R1, [R1, #0]
0x1592	0xB911    CBNZ	R1, L_debugStdOut300
;cstdio.c, 869 :: 		lastPos = 0;
0x1594	0x2200    MOVS	R2, #0
0x1596	0x4912    LDR	R1, [PC, #72]
0x1598	0x700A    STRB	R2, [R1, #0]
L_debugStdOut300:
;cstdio.c, 871 :: 		__debugBuffer[ buffPos++ ] = ch;
0x159A	0x4B10    LDR	R3, [PC, #64]
0x159C	0x781A    LDRB	R2, [R3, #0]
0x159E	0x4911    LDR	R1, [PC, #68]
0x15A0	0x1889    ADDS	R1, R1, R2
0x15A2	0x7008    STRB	R0, [R1, #0]
0x15A4	0x4619    MOV	R1, R3
0x15A6	0x7809    LDRB	R1, [R1, #0]
0x15A8	0x1C49    ADDS	R1, R1, #1
0x15AA	0xB2C9    UXTB	R1, R1
0x15AC	0x7019    STRB	R1, [R3, #0]
;cstdio.c, 873 :: 		if ( ( buffPos >= MAX_STD_DBG_OUT_BUFFER_SIZE ) || ( ch == '\n' ) ) {
0x15AE	0x2930    CMP	R1, #48
0x15B0	0xD202    BCS	L__debugStdOut362
0x15B2	0x280A    CMP	R0, #10
0x15B4	0xD000    BEQ	L__debugStdOut361
0x15B6	0xE00D    B	L_debugStdOut303
L__debugStdOut362:
L__debugStdOut361:
;cstdio.c, 874 :: 		lastPos = buffPos;
0x15B8	0x4908    LDR	R1, [PC, #32]
0x15BA	0x780A    LDRB	R2, [R1, #0]
0x15BC	0x4908    LDR	R1, [PC, #32]
0x15BE	0x700A    STRB	R2, [R1, #0]
;cstdio.c, 875 :: 		counterID++;
0x15C0	0x4A09    LDR	R2, [PC, #36]
0x15C2	0xF9B21000  LDRSH	R1, [R2, #0]
0x15C6	0x1C49    ADDS	R1, R1, #1
0x15C8	0x8011    STRH	R1, [R2, #0]
;cstdio.c, 876 :: 		stdBuffFullBreak();
0x15CA	0xF7FFFBC7  BL	cstdio_stdBuffFullBreak+0
;cstdio.c, 877 :: 		buffPos = 0;
0x15CE	0x2200    MOVS	R2, #0
0x15D0	0x4902    LDR	R1, [PC, #8]
0x15D2	0x700A    STRB	R2, [R1, #0]
;cstdio.c, 878 :: 		ch = 0;
;cstdio.c, 879 :: 		}
L_debugStdOut303:
;cstdio.c, 880 :: 		}
L_end_debugStdOut:
0x15D4	0xF8DDE000  LDR	LR, [SP, #0]
0x15D8	0xB001    ADD	SP, SP, #4
0x15DA	0x4770    BX	LR
0x15DC	0x00002000  	cstdio_buffPos+0
0x15E0	0x00012000  	cstdio_lastPos+0
0x15E4	0x00022000  	cstdio___debugBuffer+0
0x15E8	0x00322000  	cstdio_counterID+0
; end of _debugStdOut
cstdio_stdBuffFullBreak:
;cstdio.h, 42 :: 		static inline void stdBuffFullBreak() {
0x0D5C	0xB081    SUB	SP, SP, #4
;cstdio.h, 46 :: 		asm nop
0x0D5E	0xBF00    NOP
;cstdio.h, 48 :: 		}
L_end_stdBuffFullBreak:
0x0D60	0xB001    ADD	SP, SP, #4
0x0D62	0x4770    BX	LR
; end of cstdio_stdBuffFullBreak
cstdio___isdigit:
;cstdio.c, 174 :: 		static unsigned short __isdigit( char character )
0x1570	0xB081    SUB	SP, SP, #4
;cstdio.c, 176 :: 		return ( ( character <= '9' ) && ( character >= '0' ) );
0x1572	0x2839    CMP	R0, #57
0x1574	0xD803    BHI	L_cstdio___isdigit1
0x1576	0x2830    CMP	R0, #48
0x1578	0xD301    BCC	L_cstdio___isdigit1
0x157A	0x2101    MOVS	R1, #1
0x157C	0xE000    B	L_cstdio___isdigit0
L_cstdio___isdigit1:
0x157E	0x2100    MOVS	R1, #0
L_cstdio___isdigit0:
0x1580	0xB2C8    UXTB	R0, R1
;cstdio.c, 177 :: 		}
L_end___isdigit:
0x1582	0xB001    ADD	SP, SP, #4
0x1584	0x4770    BX	LR
; end of cstdio___isdigit
cstdio_scale:
;cstdio.c, 207 :: 		static float scale( expon scl )
0x15EC	0xB081    SUB	SP, SP, #4
;cstdio.c, 209 :: 		if ( scl < 0 ) {
0x15EE	0x2800    CMP	R0, #0
0x15F0	0xDA57    BGE	L_cstdio_scale5
;cstdio.c, 210 :: 		scl = -scl;
0x15F2	0x4241    RSBS	R1, R0, #0
0x15F4	0xB248    SXTB	R0, R1
;cstdio.c, 211 :: 		if ( scl >= 110 ) {
0x15F6	0xB249    SXTB	R1, R1
0x15F8	0x296E    CMP	R1, #110
0x15FA	0xDB2F    BLT	L_cstdio_scale6
;cstdio.c, 212 :: 		return _npowers_[ scl / 100 + 18 ] * _npowers_[ ( scl % 100 ) / 10 + 9 ] * _npowers_[ scl % 10 ];
0x15FC	0x2164    MOVS	R1, #100
0x15FE	0xB249    SXTB	R1, R1
0x1600	0xFB90F1F1  SDIV	R1, R0, R1
0x1604	0xB249    SXTB	R1, R1
0x1606	0x3112    ADDS	R1, #18
0x1608	0xB209    SXTH	R1, R1
0x160A	0x008A    LSLS	R2, R1, #2
0x160C	0x4950    LDR	R1, [PC, #320]
0x160E	0x1889    ADDS	R1, R1, R2
0x1610	0xED510A00  VLDR.32	S1, [R1, #0]
0x1614	0x2164    MOVS	R1, #100
0x1616	0xB249    SXTB	R1, R1
0x1618	0xFB90F2F1  SDIV	R2, R0, R1
0x161C	0xFB010212  MLS	R2, R1, R2, R0
0x1620	0xB252    SXTB	R2, R2
0x1622	0x210A    MOVS	R1, #10
0x1624	0xB249    SXTB	R1, R1
0x1626	0xFB92F1F1  SDIV	R1, R2, R1
0x162A	0xB249    SXTB	R1, R1
0x162C	0x3109    ADDS	R1, #9
0x162E	0xB209    SXTH	R1, R1
0x1630	0x008A    LSLS	R2, R1, #2
0x1632	0x4947    LDR	R1, [PC, #284]
0x1634	0x1889    ADDS	R1, R1, R2
0x1636	0xED110A00  VLDR.32	S0, [R1, #0]
0x163A	0xEE600A80  VMUL.F32	S1, S1, S0
0x163E	0x220A    MOVS	R2, #10
0x1640	0xB252    SXTB	R2, R2
0x1642	0xFB90F1F2  SDIV	R1, R0, R2
0x1646	0xFB020111  MLS	R1, R2, R1, R0
0x164A	0xB249    SXTB	R1, R1
0x164C	0x008A    LSLS	R2, R1, #2
0x164E	0x4940    LDR	R1, [PC, #256]
0x1650	0x1889    ADDS	R1, R1, R2
0x1652	0xED110A00  VLDR.32	S0, [R1, #0]
0x1656	0xEE200A80  VMUL.F32	S0, S1, S0
0x165A	0xE076    B	L_end_scale
;cstdio.c, 213 :: 		} else if ( scl > 10 ) {
L_cstdio_scale6:
0x165C	0x280A    CMP	R0, #10
0x165E	0xDD1A    BLE	L_cstdio_scale8
;cstdio.c, 214 :: 		return _npowers_[ scl / 10 + 9 ] * _npowers_[ scl % 10 ];
0x1660	0x210A    MOVS	R1, #10
0x1662	0xB249    SXTB	R1, R1
0x1664	0xFB90F1F1  SDIV	R1, R0, R1
0x1668	0xB249    SXTB	R1, R1
0x166A	0x3109    ADDS	R1, #9
0x166C	0xB209    SXTH	R1, R1
0x166E	0x008A    LSLS	R2, R1, #2
0x1670	0x4937    LDR	R1, [PC, #220]
0x1672	0x1889    ADDS	R1, R1, R2
0x1674	0xED510A00  VLDR.32	S1, [R1, #0]
0x1678	0x220A    MOVS	R2, #10
0x167A	0xB252    SXTB	R2, R2
0x167C	0xFB90F1F2  SDIV	R1, R0, R2
0x1680	0xFB020111  MLS	R1, R2, R1, R0
0x1684	0xB249    SXTB	R1, R1
0x1686	0x008A    LSLS	R2, R1, #2
0x1688	0x4931    LDR	R1, [PC, #196]
0x168A	0x1889    ADDS	R1, R1, R2
0x168C	0xED110A00  VLDR.32	S0, [R1, #0]
0x1690	0xEE200A80  VMUL.F32	S0, S1, S0
0x1694	0xE059    B	L_end_scale
;cstdio.c, 215 :: 		}
L_cstdio_scale8:
;cstdio.c, 217 :: 		return _npowers_[ scl ];
0x1696	0x0082    LSLS	R2, R0, #2
0x1698	0x492D    LDR	R1, [PC, #180]
0x169A	0x1889    ADDS	R1, R1, R2
0x169C	0xED110A00  VLDR.32	S0, [R1, #0]
0x16A0	0xE053    B	L_end_scale
;cstdio.c, 218 :: 		}
L_cstdio_scale5:
;cstdio.c, 220 :: 		if ( scl >= 110 ) {
0x16A2	0x286E    CMP	R0, #110
0x16A4	0xDB2F    BLT	L_cstdio_scale9
;cstdio.c, 221 :: 		return _powers_[ scl / 100 + 18 ] * _powers_[ ( scl % 100 ) / 10 + 9 ] * _powers_[ scl % 10 ];
0x16A6	0x2164    MOVS	R1, #100
0x16A8	0xB249    SXTB	R1, R1
0x16AA	0xFB90F1F1  SDIV	R1, R0, R1
0x16AE	0xB249    SXTB	R1, R1
0x16B0	0x3112    ADDS	R1, #18
0x16B2	0xB209    SXTH	R1, R1
0x16B4	0x008A    LSLS	R2, R1, #2
0x16B6	0x4927    LDR	R1, [PC, #156]
0x16B8	0x1889    ADDS	R1, R1, R2
0x16BA	0xED510A00  VLDR.32	S1, [R1, #0]
0x16BE	0x2164    MOVS	R1, #100
0x16C0	0xB249    SXTB	R1, R1
0x16C2	0xFB90F2F1  SDIV	R2, R0, R1
0x16C6	0xFB010212  MLS	R2, R1, R2, R0
0x16CA	0xB252    SXTB	R2, R2
0x16CC	0x210A    MOVS	R1, #10
0x16CE	0xB249    SXTB	R1, R1
0x16D0	0xFB92F1F1  SDIV	R1, R2, R1
0x16D4	0xB249    SXTB	R1, R1
0x16D6	0x3109    ADDS	R1, #9
0x16D8	0xB209    SXTH	R1, R1
0x16DA	0x008A    LSLS	R2, R1, #2
0x16DC	0x491D    LDR	R1, [PC, #116]
0x16DE	0x1889    ADDS	R1, R1, R2
0x16E0	0xED110A00  VLDR.32	S0, [R1, #0]
0x16E4	0xEE600A80  VMUL.F32	S1, S1, S0
0x16E8	0x220A    MOVS	R2, #10
0x16EA	0xB252    SXTB	R2, R2
0x16EC	0xFB90F1F2  SDIV	R1, R0, R2
0x16F0	0xFB020111  MLS	R1, R2, R1, R0
0x16F4	0xB249    SXTB	R1, R1
0x16F6	0x008A    LSLS	R2, R1, #2
0x16F8	0x4916    LDR	R1, [PC, #88]
0x16FA	0x1889    ADDS	R1, R1, R2
0x16FC	0xED110A00  VLDR.32	S0, [R1, #0]
0x1700	0xEE200A80  VMUL.F32	S0, S1, S0
0x1704	0xE021    B	L_end_scale
;cstdio.c, 222 :: 		} else if ( scl > 10 ) {
L_cstdio_scale9:
0x1706	0x280A    CMP	R0, #10
0x1708	0xDD1A    BLE	L_cstdio_scale11
;cstdio.c, 223 :: 		return _powers_[ scl / 10 + 9 ] * _powers_[ scl % 10 ];
0x170A	0x210A    MOVS	R1, #10
0x170C	0xB249    SXTB	R1, R1
0x170E	0xFB90F1F1  SDIV	R1, R0, R1
0x1712	0xB249    SXTB	R1, R1
0x1714	0x3109    ADDS	R1, #9
0x1716	0xB209    SXTH	R1, R1
0x1718	0x008A    LSLS	R2, R1, #2
0x171A	0x490E    LDR	R1, [PC, #56]
0x171C	0x1889    ADDS	R1, R1, R2
0x171E	0xED510A00  VLDR.32	S1, [R1, #0]
0x1722	0x220A    MOVS	R2, #10
0x1724	0xB252    SXTB	R2, R2
0x1726	0xFB90F1F2  SDIV	R1, R0, R2
0x172A	0xFB020111  MLS	R1, R2, R1, R0
0x172E	0xB249    SXTB	R1, R1
0x1730	0x008A    LSLS	R2, R1, #2
0x1732	0x4908    LDR	R1, [PC, #32]
0x1734	0x1889    ADDS	R1, R1, R2
0x1736	0xED110A00  VLDR.32	S0, [R1, #0]
0x173A	0xEE200A80  VMUL.F32	S0, S1, S0
0x173E	0xE004    B	L_end_scale
;cstdio.c, 224 :: 		}
L_cstdio_scale11:
;cstdio.c, 226 :: 		return _powers_[ scl ];
0x1740	0x0082    LSLS	R2, R0, #2
0x1742	0x4904    LDR	R1, [PC, #16]
0x1744	0x1889    ADDS	R1, R1, R2
0x1746	0xED110A00  VLDR.32	S0, [R1, #0]
;cstdio.c, 227 :: 		}
L_end_scale:
0x174A	0xB001    ADD	SP, SP, #4
0x174C	0x4770    BX	LR
0x174E	0xBF00    NOP
0x1750	0x62500000  	cstdio__npowers_+0
0x1754	0x621C0000  	cstdio__powers_+0
; end of cstdio_scale
cstdio_fround:
;cstdio.c, 186 :: 		static float fround( unsigned char prec )
0x1788	0xB081    SUB	SP, SP, #4
;cstdio.c, 191 :: 		if ( prec >= 110 ) {
0x178A	0x286E    CMP	R0, #110
0x178C	0xD32F    BCC	L_cstdio_fround2
;cstdio.c, 192 :: 		return 0.5 * _npowers_[ prec / 100 + 18 ] * _npowers_[ ( prec % 100 ) / 10 + 9 ] * _npowers_[ prec % 10 ];
0x178E	0x2164    MOVS	R1, #100
0x1790	0xFBB0F1F1  UDIV	R1, R0, R1
0x1794	0xB2C9    UXTB	R1, R1
0x1796	0x3112    ADDS	R1, #18
0x1798	0xB209    SXTH	R1, R1
0x179A	0x008A    LSLS	R2, R1, #2
0x179C	0x4929    LDR	R1, [PC, #164]
0x179E	0x1889    ADDS	R1, R1, R2
0x17A0	0xED510A00  VLDR.32	S1, [R1, #0]
0x17A4	0xEEB60A00  VMOV.F32	S0, #0.5
0x17A8	0xEE600A20  VMUL.F32	S1, S0, S1
0x17AC	0x2164    MOVS	R1, #100
0x17AE	0xFBB0F2F1  UDIV	R2, R0, R1
0x17B2	0xFB010212  MLS	R2, R1, R2, R0
0x17B6	0xB2D2    UXTB	R2, R2
0x17B8	0x210A    MOVS	R1, #10
0x17BA	0xFBB2F1F1  UDIV	R1, R2, R1
0x17BE	0xB2C9    UXTB	R1, R1
0x17C0	0x3109    ADDS	R1, #9
0x17C2	0xB209    SXTH	R1, R1
0x17C4	0x008A    LSLS	R2, R1, #2
0x17C6	0x491F    LDR	R1, [PC, #124]
0x17C8	0x1889    ADDS	R1, R1, R2
0x17CA	0xED110A00  VLDR.32	S0, [R1, #0]
0x17CE	0xEE600A80  VMUL.F32	S1, S1, S0
0x17D2	0x220A    MOVS	R2, #10
0x17D4	0xFBB0F1F2  UDIV	R1, R0, R2
0x17D8	0xFB020111  MLS	R1, R2, R1, R0
0x17DC	0xB2C9    UXTB	R1, R1
0x17DE	0x008A    LSLS	R2, R1, #2
0x17E0	0x4918    LDR	R1, [PC, #96]
0x17E2	0x1889    ADDS	R1, R1, R2
0x17E4	0xED110A00  VLDR.32	S0, [R1, #0]
0x17E8	0xEE200A80  VMUL.F32	S0, S1, S0
0x17EC	0xE027    B	L_end_fround
;cstdio.c, 193 :: 		} else if ( prec > 10 ) {
L_cstdio_fround2:
0x17EE	0x280A    CMP	R0, #10
0x17F0	0xD91C    BLS	L_cstdio_fround4
;cstdio.c, 194 :: 		return 0.5 * _npowers_[ prec / 10 + 9 ] * _npowers_[ prec % 10 ];
0x17F2	0x210A    MOVS	R1, #10
0x17F4	0xFBB0F1F1  UDIV	R1, R0, R1
0x17F8	0xB2C9    UXTB	R1, R1
0x17FA	0x3109    ADDS	R1, #9
0x17FC	0xB209    SXTH	R1, R1
0x17FE	0x008A    LSLS	R2, R1, #2
0x1800	0x4910    LDR	R1, [PC, #64]
0x1802	0x1889    ADDS	R1, R1, R2
0x1804	0xED510A00  VLDR.32	S1, [R1, #0]
0x1808	0xEEB60A00  VMOV.F32	S0, #0.5
0x180C	0xEE600A20  VMUL.F32	S1, S0, S1
0x1810	0x220A    MOVS	R2, #10
0x1812	0xFBB0F1F2  UDIV	R1, R0, R2
0x1816	0xFB020111  MLS	R1, R2, R1, R0
0x181A	0xB2C9    UXTB	R1, R1
0x181C	0x008A    LSLS	R2, R1, #2
0x181E	0x4909    LDR	R1, [PC, #36]
0x1820	0x1889    ADDS	R1, R1, R2
0x1822	0xED110A00  VLDR.32	S0, [R1, #0]
0x1826	0xEE200A80  VMUL.F32	S0, S1, S0
0x182A	0xE008    B	L_end_fround
;cstdio.c, 195 :: 		}
L_cstdio_fround4:
;cstdio.c, 197 :: 		return 0.5 * _npowers_[ prec ];
0x182C	0x0082    LSLS	R2, R0, #2
0x182E	0x4905    LDR	R1, [PC, #20]
0x1830	0x1889    ADDS	R1, R1, R2
0x1832	0xED510A00  VLDR.32	S1, [R1, #0]
0x1836	0xEEB60A00  VMOV.F32	S0, #0.5
0x183A	0xEE200A20  VMUL.F32	S0, S0, S1
;cstdio.c, 198 :: 		}
L_end_fround:
0x183E	0xB001    ADD	SP, SP, #4
0x1840	0x4770    BX	LR
0x1842	0xBF00    NOP
0x1844	0x62500000  	cstdio__npowers_+0
; end of cstdio_fround
_wifiesp_cfg_setup:
;wifiesp.c, 34 :: 		void wifiesp_cfg_setup ( wifiesp_cfg_t *cfg )
0x49F0	0xB081    SUB	SP, SP, #4
;wifiesp.c, 37 :: 		cfg->rx_pin = HAL_PIN_NC;
0x49F2	0xF64F71FF  MOVW	R1, #65535
0x49F6	0x8001    STRH	R1, [R0, #0]
;wifiesp.c, 38 :: 		cfg->tx_pin = HAL_PIN_NC;
0x49F8	0x1C82    ADDS	R2, R0, #2
0x49FA	0xF64F71FF  MOVW	R1, #65535
0x49FE	0x8011    STRH	R1, [R2, #0]
;wifiesp.c, 41 :: 		cfg->rst = HAL_PIN_NC;
0x4A00	0x1D02    ADDS	R2, R0, #4
0x4A02	0xF64F71FF  MOVW	R1, #65535
0x4A06	0x8011    STRH	R1, [R2, #0]
;wifiesp.c, 42 :: 		cfg->cs  = HAL_PIN_NC;
0x4A08	0x1D82    ADDS	R2, R0, #6
0x4A0A	0xF64F71FF  MOVW	R1, #65535
0x4A0E	0x8011    STRH	R1, [R2, #0]
;wifiesp.c, 44 :: 		cfg->baud_rate      = 115200;
0x4A10	0xF2000208  ADDW	R2, R0, #8
0x4A14	0xF44F31E1  MOV	R1, #115200
0x4A18	0x6011    STR	R1, [R2, #0]
;wifiesp.c, 45 :: 		cfg->data_bit       = UART_DATA_BITS_DEFAULT;
0x4A1A	0xF200020D  ADDW	R2, R0, #13
0x4A1E	0x2101    MOVS	R1, #1
0x4A20	0x7011    STRB	R1, [R2, #0]
;wifiesp.c, 46 :: 		cfg->parity_bit     = UART_PARITY_DEFAULT;
0x4A22	0xF200020E  ADDW	R2, R0, #14
0x4A26	0x2100    MOVS	R1, #0
0x4A28	0x7011    STRB	R1, [R2, #0]
;wifiesp.c, 47 :: 		cfg->stop_bit       = UART_STOP_BITS_DEFAULT;
0x4A2A	0xF200020F  ADDW	R2, R0, #15
0x4A2E	0x2101    MOVS	R1, #1
0x4A30	0x7011    STRB	R1, [R2, #0]
;wifiesp.c, 48 :: 		cfg->uart_blocking  = false;
0x4A32	0xF200020C  ADDW	R2, R0, #12
0x4A36	0x2100    MOVS	R1, #0
0x4A38	0x7011    STRB	R1, [R2, #0]
;wifiesp.c, 49 :: 		}
L_end_wifiesp_cfg_setup:
0x4A3A	0xB001    ADD	SP, SP, #4
0x4A3C	0x4770    BX	LR
; end of _wifiesp_cfg_setup
_wifiesp_init:
;wifiesp.c, 51 :: 		err_t wifiesp_init ( wifiesp_t *ctx, wifiesp_cfg_t *cfg )
0x4904	0xB092    SUB	SP, SP, #72
0x4906	0xF8CDE000  STR	LR, [SP, #0]
0x490A	0x9010    STR	R0, [SP, #64]
0x490C	0x9111    STR	R1, [SP, #68]
;wifiesp.c, 56 :: 		uart_configure_default( &uart_cfg );
0x490E	0xAA01    ADD	R2, SP, #4
0x4910	0x4610    MOV	R0, R2
0x4912	0xF7FFF957  BL	_uart_configure_default+0
;wifiesp.c, 59 :: 		ctx->uart.tx_ring_buffer = ctx->uart_tx_buffer;
0x4916	0x9A10    LDR	R2, [SP, #64]
0x4918	0x3210    ADDS	R2, #16
0x491A	0xF2020340  ADDW	R3, R2, #64
0x491E	0x9A10    LDR	R2, [SP, #64]
0x4920	0xF20222BE  ADDW	R2, R2, #702
0x4924	0x601A    STR	R2, [R3, #0]
;wifiesp.c, 60 :: 		ctx->uart.rx_ring_buffer = ctx->uart_rx_buffer;
0x4926	0x9A10    LDR	R2, [SP, #64]
0x4928	0x3210    ADDS	R2, #16
0x492A	0xF2020344  ADDW	R3, R2, #68
0x492E	0x9A10    LDR	R2, [SP, #64]
0x4930	0x325C    ADDS	R2, #92
0x4932	0x601A    STR	R2, [R3, #0]
;wifiesp.c, 63 :: 		uart_cfg.rx_pin = cfg->rx_pin;  // UART RX pin.
0x4934	0x9A11    LDR	R2, [SP, #68]
0x4936	0x8812    LDRH	R2, [R2, #0]
0x4938	0xF8AD2006  STRH	R2, [SP, #6]
;wifiesp.c, 64 :: 		uart_cfg.tx_pin = cfg->tx_pin;  // UART TX pin.
0x493C	0x9A11    LDR	R2, [SP, #68]
0x493E	0x1C92    ADDS	R2, R2, #2
0x4940	0x8812    LDRH	R2, [R2, #0]
0x4942	0xF8AD2004  STRH	R2, [SP, #4]
;wifiesp.c, 65 :: 		uart_cfg.tx_ring_size = sizeof( ctx->uart_tx_buffer );
0x4946	0x2296    MOVS	R2, #150
0x4948	0x920E    STR	R2, [SP, #56]
;wifiesp.c, 66 :: 		uart_cfg.rx_ring_size = sizeof( ctx->uart_rx_buffer );
0x494A	0xF2402262  MOVW	R2, #610
0x494E	0x920F    STR	R2, [SP, #60]
;wifiesp.c, 68 :: 		uart_open( &ctx->uart, &uart_cfg );
0x4950	0xAB01    ADD	R3, SP, #4
0x4952	0x9A10    LDR	R2, [SP, #64]
0x4954	0x3210    ADDS	R2, #16
0x4956	0x4619    MOV	R1, R3
0x4958	0x4610    MOV	R0, R2
0x495A	0xF7FFF8FF  BL	_uart_open+0
;wifiesp.c, 69 :: 		uart_set_baud( &ctx->uart, cfg->baud_rate );
0x495E	0x9A11    LDR	R2, [SP, #68]
0x4960	0x3208    ADDS	R2, #8
0x4962	0x6812    LDR	R2, [R2, #0]
0x4964	0x4613    MOV	R3, R2
0x4966	0x9A10    LDR	R2, [SP, #64]
0x4968	0x3210    ADDS	R2, #16
0x496A	0x4619    MOV	R1, R3
0x496C	0x4610    MOV	R0, R2
0x496E	0xF7FFF9C9  BL	_uart_set_baud+0
;wifiesp.c, 70 :: 		uart_set_parity( &ctx->uart, cfg->parity_bit );
0x4972	0x9A11    LDR	R2, [SP, #68]
0x4974	0x320E    ADDS	R2, #14
0x4976	0x7812    LDRB	R2, [R2, #0]
0x4978	0xB2D3    UXTB	R3, R2
0x497A	0x9A10    LDR	R2, [SP, #64]
0x497C	0x3210    ADDS	R2, #16
0x497E	0xB2D9    UXTB	R1, R3
0x4980	0x4610    MOV	R0, R2
0x4982	0xF7FFFA57  BL	_uart_set_parity+0
;wifiesp.c, 71 :: 		uart_set_stop_bits( &ctx->uart, cfg->stop_bit );
0x4986	0x9A11    LDR	R2, [SP, #68]
0x4988	0x320F    ADDS	R2, #15
0x498A	0x7812    LDRB	R2, [R2, #0]
0x498C	0xB2D3    UXTB	R3, R2
0x498E	0x9A10    LDR	R2, [SP, #64]
0x4990	0x3210    ADDS	R2, #16
0x4992	0xB2D9    UXTB	R1, R3
0x4994	0x4610    MOV	R0, R2
0x4996	0xF7FFF9FD  BL	_uart_set_stop_bits+0
;wifiesp.c, 72 :: 		uart_set_data_bits( &ctx->uart, cfg->data_bit );
0x499A	0x9A11    LDR	R2, [SP, #68]
0x499C	0x320D    ADDS	R2, #13
0x499E	0x7812    LDRB	R2, [R2, #0]
0x49A0	0xB2D3    UXTB	R3, R2
0x49A2	0x9A10    LDR	R2, [SP, #64]
0x49A4	0x3210    ADDS	R2, #16
0x49A6	0xB2D9    UXTB	R1, R3
0x49A8	0x4610    MOV	R0, R2
0x49AA	0xF7FFFA93  BL	_uart_set_data_bits+0
;wifiesp.c, 74 :: 		uart_set_blocking( &ctx->uart, cfg->uart_blocking );
0x49AE	0x9A11    LDR	R2, [SP, #68]
0x49B0	0x320C    ADDS	R2, #12
0x49B2	0x7812    LDRB	R2, [R2, #0]
0x49B4	0xB2D3    UXTB	R3, R2
0x49B6	0x9A10    LDR	R2, [SP, #64]
0x49B8	0x3210    ADDS	R2, #16
0x49BA	0xB2D9    UXTB	R1, R3
0x49BC	0x4610    MOV	R0, R2
0x49BE	0xF7FFFAD9  BL	_uart_set_blocking+0
;wifiesp.c, 77 :: 		digital_out_init( &ctx->rst, cfg->rst );
0x49C2	0x9A11    LDR	R2, [SP, #68]
0x49C4	0x1D12    ADDS	R2, R2, #4
0x49C6	0x8812    LDRH	R2, [R2, #0]
0x49C8	0xB291    UXTH	R1, R2
0x49CA	0x9810    LDR	R0, [SP, #64]
0x49CC	0xF7FFF8D8  BL	_digital_out_init+0
;wifiesp.c, 78 :: 		digital_out_init( &ctx->cs, cfg->cs );
0x49D0	0x9A11    LDR	R2, [SP, #68]
0x49D2	0x1D92    ADDS	R2, R2, #6
0x49D4	0x8812    LDRH	R2, [R2, #0]
0x49D6	0xB293    UXTH	R3, R2
0x49D8	0x9A10    LDR	R2, [SP, #64]
0x49DA	0x3208    ADDS	R2, #8
0x49DC	0xB299    UXTH	R1, R3
0x49DE	0x4610    MOV	R0, R2
0x49E0	0xF7FFF8CE  BL	_digital_out_init+0
;wifiesp.c, 80 :: 		return WIFIESP_OK;
0x49E4	0x2000    MOVS	R0, #0
;wifiesp.c, 81 :: 		}
L_end_wifiesp_init:
0x49E6	0xF8DDE000  LDR	LR, [SP, #0]
0x49EA	0xB012    ADD	SP, SP, #72
0x49EC	0x4770    BX	LR
; end of _wifiesp_init
_uart_configure_default:
;drv_uart.c, 101 :: 		void uart_configure_default( uart_config_t *config )
0x3BC4	0xB081    SUB	SP, SP, #4
0x3BC6	0xF8CDE000  STR	LR, [SP, #0]
0x3BCA	0x4606    MOV	R6, R0
;drv_uart.c, 103 :: 		if ( config )
0x3BCC	0xB376    CBZ	R6, L_uart_configure_default8
;drv_uart.c, 105 :: 		config->tx_pin = (pin_name_t)0xFFFFFFFF;
0x3BCE	0xF64F71FF  MOVW	R1, #65535
0x3BD2	0x8031    STRH	R1, [R6, #0]
;drv_uart.c, 106 :: 		config->rx_pin = (pin_name_t)0xFFFFFFFF;
0x3BD4	0x1CB2    ADDS	R2, R6, #2
0x3BD6	0xF64F71FF  MOVW	R1, #65535
0x3BDA	0x8011    STRH	R1, [R2, #0]
;drv_uart.c, 108 :: 		config->baud = 115200;
0x3BDC	0x1D32    ADDS	R2, R6, #4
0x3BDE	0xF44F31E1  MOV	R1, #115200
0x3BE2	0x6011    STR	R1, [R2, #0]
;drv_uart.c, 109 :: 		config->data_bits = UART_DATA_BITS_DEFAULT;
0x3BE4	0xF2060208  ADDW	R2, R6, #8
0x3BE8	0x2101    MOVS	R1, #1
0x3BEA	0x7011    STRB	R1, [R2, #0]
;drv_uart.c, 110 :: 		config->parity = UART_PARITY_DEFAULT;
0x3BEC	0xF2060209  ADDW	R2, R6, #9
0x3BF0	0x2100    MOVS	R1, #0
0x3BF2	0x7011    STRB	R1, [R2, #0]
;drv_uart.c, 111 :: 		config->stop_bits = UART_STOP_BITS_DEFAULT;
0x3BF4	0xF206020A  ADDW	R2, R6, #10
0x3BF8	0x2101    MOVS	R1, #1
0x3BFA	0x7011    STRB	R1, [R2, #0]
;drv_uart.c, 113 :: 		memset( &config->tx_buf, 0x00, sizeof( ring_buf8_t ) );
0x3BFC	0xF206010C  ADDW	R1, R6, #12
0x3C00	0x2214    MOVS	R2, #20
0x3C02	0xB212    SXTH	R2, R2
0x3C04	0x4608    MOV	R0, R1
0x3C06	0x2100    MOVS	R1, #0
0x3C08	0xF7FFFE9A  BL	_memset+0
;drv_uart.c, 114 :: 		memset( &config->rx_buf, 0x00, sizeof( ring_buf8_t ) );
0x3C0C	0xF2060120  ADDW	R1, R6, #32
0x3C10	0x2214    MOVS	R2, #20
0x3C12	0xB212    SXTH	R2, R2
0x3C14	0x4608    MOV	R0, R1
0x3C16	0x2100    MOVS	R1, #0
0x3C18	0xF7FFFE92  BL	_memset+0
;drv_uart.c, 116 :: 		config->tx_ring_size = 0;
0x3C1C	0xF2060234  ADDW	R2, R6, #52
0x3C20	0x2100    MOVS	R1, #0
0x3C22	0x6011    STR	R1, [R2, #0]
;drv_uart.c, 117 :: 		config->rx_ring_size = 0;
0x3C24	0xF2060238  ADDW	R2, R6, #56
0x3C28	0x2100    MOVS	R1, #0
0x3C2A	0x6011    STR	R1, [R2, #0]
;drv_uart.c, 118 :: 		}
L_uart_configure_default8:
;drv_uart.c, 119 :: 		}
L_end_uart_configure_default:
0x3C2C	0xF8DDE000  LDR	LR, [SP, #0]
0x3C30	0xB001    ADD	SP, SP, #4
0x3C32	0x4770    BX	LR
; end of _uart_configure_default
_memset:
;cstring.c, 86 :: 		void * memset( void * ptr, char chr, int num )
0x3940	0xB081    SUB	SP, SP, #4
0x3942	0xB213    SXTH	R3, R2
0x3944	0x4602    MOV	R2, R0
0x3946	0xB2C8    UXTB	R0, R1
;cstring.c, 90 :: 		char_ptr = ptr;
0x3948	0x4611    MOV	R1, R2
0x394A	0xB21D    SXTH	R5, R3
;cstring.c, 91 :: 		while ( num-- ) {
L_memset20:
0x394C	0xB22C    SXTH	R4, R5
0x394E	0x1E6B    SUBS	R3, R5, #1
0x3950	0xB21D    SXTH	R5, R3
0x3952	0xB114    CBZ	R4, L_memset21
;cstring.c, 92 :: 		*char_ptr++ = chr;
0x3954	0x7008    STRB	R0, [R1, #0]
0x3956	0x1C49    ADDS	R1, R1, #1
;cstring.c, 93 :: 		}
0x3958	0xE7F8    B	L_memset20
L_memset21:
;cstring.c, 95 :: 		return ptr;
0x395A	0x4610    MOV	R0, R2
;cstring.c, 96 :: 		}
L_end_memset:
0x395C	0xB001    ADD	SP, SP, #4
0x395E	0x4770    BX	LR
; end of _memset
_uart_open:
;drv_uart.c, 121 :: 		err_t uart_open( uart_t *obj, uart_config_t *config )
0x3B5C	0xB081    SUB	SP, SP, #4
0x3B5E	0xF8CDE000  STR	LR, [SP, #0]
0x3B62	0x4606    MOV	R6, R0
;drv_uart.c, 123 :: 		uart_config_t *p_config = &obj->config;
0x3B64	0x1D32    ADDS	R2, R6, #4
;drv_uart.c, 124 :: 		memcpy( p_config, config, sizeof( uart_config_t ) );
0x3B66	0x4610    MOV	R0, R2
0x3B68	0x223C    MOVS	R2, #60
0x3B6A	0xB212    SXTH	R2, R2
0x3B6C	0xF7FFFEF8  BL	_memcpy+0
;drv_uart.c, 126 :: 		return _acquire( obj, true );
0x3B70	0x2101    MOVS	R1, #1
0x3B72	0x4630    MOV	R0, R6
0x3B74	0xF7FFFDA4  BL	drv_uart__acquire+0
;drv_uart.c, 127 :: 		}
L_end_uart_open:
0x3B78	0xF8DDE000  LDR	LR, [SP, #0]
0x3B7C	0xB001    ADD	SP, SP, #4
0x3B7E	0x4770    BX	LR
; end of _uart_open
_memcpy:
;cstring.c, 47 :: 		void * memcpy( void * dest_ptr, const void * src_ptr, int num )
0x3960	0xB081    SUB	SP, SP, #4
0x3962	0x460B    MOV	R3, R1
0x3964	0x4601    MOV	R1, R0
;cstring.c, 52 :: 		src_char_ptr = src_ptr;
0x3966	0x4618    MOV	R0, R3
;cstring.c, 53 :: 		dest_char_ptr = dest_ptr;
0x3968	0x460D    MOV	R5, R1
;cstring.c, 54 :: 		while ( num-- ) {
L_memcpy7:
0x396A	0xB214    SXTH	R4, R2
0x396C	0x1E53    SUBS	R3, R2, #1
0x396E	0xB21A    SXTH	R2, R3
0x3970	0xB124    CBZ	R4, L_memcpy8
;cstring.c, 55 :: 		*dest_char_ptr++ = *src_char_ptr++;
0x3972	0x7803    LDRB	R3, [R0, #0]
0x3974	0x702B    STRB	R3, [R5, #0]
0x3976	0x1C6D    ADDS	R5, R5, #1
0x3978	0x1C40    ADDS	R0, R0, #1
;cstring.c, 56 :: 		}
0x397A	0xE7F6    B	L_memcpy7
L_memcpy8:
;cstring.c, 58 :: 		return dest_ptr;
0x397C	0x4608    MOV	R0, R1
;cstring.c, 59 :: 		}
L_end_memcpy:
0x397E	0xB001    ADD	SP, SP, #4
0x3980	0x4770    BX	LR
; end of _memcpy
drv_uart__acquire:
;drv_uart.c, 81 :: 		static err_t _acquire( uart_t *obj, bool obj_open_state )
0x36C0	0xB083    SUB	SP, SP, #12
0x36C2	0xF8CDE000  STR	LR, [SP, #0]
0x36C6	0xF88D1004  STRB	R1, [SP, #4]
0x36CA	0x4601    MOV	R1, R0
0x36CC	0xF89D0004  LDRB	R0, [SP, #4]
;drv_uart.c, 83 :: 		err_t status = ACQUIRE_SUCCESS;
0x36D0	0xF04F0300  MOV	R3, #0
;drv_uart.c, 85 :: 		if ( obj_open_state == true && _owner == obj )
0x36D4	0x2801    CMP	R0, #1
0x36D6	0xD106    BNE	L_drv_uart__acquire98
0x36D8	0x4A0F    LDR	R2, [PC, #60]
0x36DA	0x6812    LDR	R2, [R2, #0]
0x36DC	0x428A    CMP	R2, R1
0x36DE	0xD102    BNE	L_drv_uart__acquire97
L_drv_uart__acquire96:
;drv_uart.c, 87 :: 		return ACQUIRE_FAIL;
0x36E0	0xF04F30FF  MOV	R0, #-1
0x36E4	0xE013    B	L_end__acquire
;drv_uart.c, 88 :: 		}
;drv_uart.c, 85 :: 		if ( obj_open_state == true && _owner == obj )
L_drv_uart__acquire98:
L_drv_uart__acquire97:
;drv_uart.c, 90 :: 		if ( _owner != obj )
0x36E6	0x4A0C    LDR	R2, [PC, #48]
0x36E8	0x6812    LDR	R2, [R2, #0]
0x36EA	0x428A    CMP	R2, R1
0x36EC	0xD00E    BEQ	L_drv_uart__acquire99
;drv_uart.c, 92 :: 		status = hal_uart_open( &obj->handle, obj_open_state );
0x36EE	0x9101    STR	R1, [SP, #4]
0x36F0	0x9102    STR	R1, [SP, #8]
0x36F2	0xB2C1    UXTB	R1, R0
0x36F4	0x9802    LDR	R0, [SP, #8]
0x36F6	0xF7FFFB99  BL	_hal_uart_open+0
0x36FA	0x9901    LDR	R1, [SP, #4]
0x36FC	0x4603    MOV	R3, R0
;drv_uart.c, 94 :: 		if ( status != ACQUIRE_FAIL )
0x36FE	0xF1B03FFF  CMP	R0, #-1
0x3702	0xD001    BEQ	L_drv_uart__acquire7
;drv_uart.c, 95 :: 		_owner = obj;
0x3704	0x4A04    LDR	R2, [PC, #16]
0x3706	0x6011    STR	R1, [R2, #0]
L_drv_uart__acquire7:
;drv_uart.c, 96 :: 		}
0x3708	0x4618    MOV	R0, R3
0x370A	0xE000    B	L_drv_uart__acquire6
L_drv_uart__acquire99:
;drv_uart.c, 90 :: 		if ( _owner != obj )
0x370C	0x4618    MOV	R0, R3
;drv_uart.c, 96 :: 		}
L_drv_uart__acquire6:
;drv_uart.c, 98 :: 		return status;
;drv_uart.c, 99 :: 		}
L_end__acquire:
0x370E	0xF8DDE000  LDR	LR, [SP, #0]
0x3712	0xB003    ADD	SP, SP, #12
0x3714	0x4770    BX	LR
0x3716	0xBF00    NOP
0x3718	0x00382000  	drv_uart__owner+0
; end of drv_uart__acquire
_hal_uart_open:
;hal_uart.c, 129 :: 		err_t hal_uart_open( handle_t *handle, bool hal_obj_open_state )
0x2E2C	0xB085    SUB	SP, SP, #20
0x2E2E	0xF8CDE000  STR	LR, [SP, #0]
0x2E32	0x4605    MOV	R5, R0
;hal_uart.c, 133 :: 		hal_uart_t *hal_obj = ( hal_uart_t * )handle;
0x2E34	0x462E    MOV	R6, R5
;hal_uart.c, 134 :: 		err_t hal_status = sizeof( hal_uart_config_t );
;hal_uart.c, 135 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(uart, module_state_count);
0x2E36	0x2706    MOVS	R7, #6
;hal_uart.c, 141 :: 		if ( !handle )
0x2E38	0xB915    CBNZ	R5, L_hal_uart_open4
;hal_uart.c, 143 :: 		return ACQUIRE_FAIL;
0x2E3A	0xF04F30FF  MOV	R0, #-1
0x2E3E	0xE0C3    B	L_end_hal_uart_open
;hal_uart.c, 144 :: 		}
L_hal_uart_open4:
;hal_uart.c, 146 :: 		if ( !hal_obj->rx_ring_buffer || !hal_obj->tx_ring_buffer )
0x2E40	0xF2060244  ADDW	R2, R6, #68
0x2E44	0x6812    LDR	R2, [R2, #0]
0x2E46	0xB122    CBZ	R2, L__hal_uart_open106
0x2E48	0xF2060240  ADDW	R2, R6, #64
0x2E4C	0x6812    LDR	R2, [R2, #0]
0x2E4E	0xB102    CBZ	R2, L__hal_uart_open105
0x2E50	0xE002    B	L_hal_uart_open7
L__hal_uart_open106:
L__hal_uart_open105:
;hal_uart.c, 148 :: 		return ACQUIRE_FAIL;
0x2E52	0xF04F30FF  MOV	R0, #-1
0x2E56	0xE0B7    B	L_end_hal_uart_open
;hal_uart.c, 149 :: 		}
L_hal_uart_open7:
;hal_uart.c, 151 :: 		if ( !hal_obj->config.rx_ring_size || !hal_obj->config.rx_ring_size )
0x2E58	0x1D32    ADDS	R2, R6, #4
0x2E5A	0x3238    ADDS	R2, #56
0x2E5C	0x6812    LDR	R2, [R2, #0]
0x2E5E	0xB122    CBZ	R2, L__hal_uart_open108
0x2E60	0x1D32    ADDS	R2, R6, #4
0x2E62	0x3238    ADDS	R2, #56
0x2E64	0x6812    LDR	R2, [R2, #0]
0x2E66	0xB102    CBZ	R2, L__hal_uart_open107
0x2E68	0xE002    B	L_hal_uart_open10
L__hal_uart_open108:
L__hal_uart_open107:
;hal_uart.c, 153 :: 		return ACQUIRE_FAIL;
0x2E6A	0xF04F30FF  MOV	R0, #-1
0x2E6E	0xE0AB    B	L_end_hal_uart_open
;hal_uart.c, 154 :: 		}
L_hal_uart_open10:
;hal_uart.c, 156 :: 		if ( hal_obj_open_state == true )
0x2E70	0x2901    CMP	R1, #1
0x2E72	0xD106    BNE	L_hal_uart_open11
;hal_uart.c, 158 :: 		if ( hal_is_handle_null( handle ) != ACQUIRE_SUCCESS )
0x2E74	0x4628    MOV	R0, R5
0x2E76	0xF7FEFAC1  BL	hal_uart_hal_is_handle_null+0
0x2E7A	0xB110    CBZ	R0, L_hal_uart_open12
;hal_uart.c, 159 :: 		return ACQUIRE_FAIL;
0x2E7C	0xF04F30FF  MOV	R0, #-1
0x2E80	0xE0A2    B	L_end_hal_uart_open
L_hal_uart_open12:
;hal_uart.c, 160 :: 		}
L_hal_uart_open11:
;hal_uart.c, 162 :: 		if ( hal_owner != handle )
0x2E82	0x4A53    LDR	R2, [PC, #332]
0x2E84	0x6812    LDR	R2, [R2, #0]
0x2E86	0x42AA    CMP	R2, R5
0x2E88	0xF000809D  BEQ	L_hal_uart_open13
0x2E8C	0x4631    MOV	R1, R6
0x2E8E	0x462E    MOV	R6, R5
0x2E90	0xB2F8    UXTB	R0, R7
;hal_uart.c, 164 :: 		while ( hal_module_state_count-- ) {
L_hal_uart_open14:
0x2E92	0xB2C3    UXTB	R3, R0
0x2E94	0x1E42    SUBS	R2, R0, #1
0x2E96	0xB2D0    UXTB	R0, R2
0x2E98	0xB1AB    CBZ	R3, L_hal_uart_open15
;hal_uart.c, 165 :: 		if ( DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_state_count ].drv_uart_handle == handle ) {
0x2E9A	0x220C    MOVS	R2, #12
0x2E9C	0xFB02F300  MUL	R3, R2, R0
0x2EA0	0x4A4C    LDR	R2, [PC, #304]
0x2EA2	0x18D2    ADDS	R2, R2, R3
0x2EA4	0x1D12    ADDS	R2, R2, #4
0x2EA6	0x6812    LDR	R2, [R2, #0]
0x2EA8	0x42B2    CMP	R2, R6
0x2EAA	0xD10B    BNE	L_hal_uart_open16
;hal_uart.c, 166 :: 		hal_obj->is_tx_irq_enabled = false;
0x2EAC	0xF2010348  ADDW	R3, R1, #72
0x2EB0	0x2200    MOVS	R2, #0
0x2EB2	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 167 :: 		hal_obj->is_rx_irq_enabled = false;
0x2EB4	0xF2010349  ADDW	R3, R1, #73
0x2EB8	0x2200    MOVS	R2, #0
0x2EBA	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 168 :: 		hal_owner = handle;
0x2EBC	0x4A44    LDR	R2, [PC, #272]
0x2EBE	0x6016    STR	R6, [R2, #0]
;hal_uart.c, 169 :: 		return ACQUIRE_SUCCESS;
0x2EC0	0x2000    MOVS	R0, #0
0x2EC2	0xE081    B	L_end_hal_uart_open
;hal_uart.c, 170 :: 		}
L_hal_uart_open16:
;hal_uart.c, 171 :: 		}
0x2EC4	0xE7E5    B	L_hal_uart_open14
L_hal_uart_open15:
;hal_uart.c, 174 :: 		&DRV_TO_HAL_PREFIXED(uart, hal_module_state), &hal_module_id );
0x2EC6	0xAD04    ADD	R5, SP, #16
;hal_uart.c, 173 :: 		hal_status = hal_ll_uart_register_handle( hal_obj->config.tx_pin, hal_obj->config.rx_pin,
0x2EC8	0x1D0C    ADDS	R4, R1, #4
0x2ECA	0x1CA2    ADDS	R2, R4, #2
0x2ECC	0x8812    LDRH	R2, [R2, #0]
0x2ECE	0xB293    UXTH	R3, R2
0x2ED0	0x8822    LDRH	R2, [R4, #0]
;hal_uart.c, 174 :: 		&DRV_TO_HAL_PREFIXED(uart, hal_module_state), &hal_module_id );
0x2ED2	0x9601    STR	R6, [SP, #4]
0x2ED4	0x9102    STR	R1, [SP, #8]
;hal_uart.c, 173 :: 		hal_status = hal_ll_uart_register_handle( hal_obj->config.tx_pin, hal_obj->config.rx_pin,
0x2ED6	0xB299    UXTH	R1, R3
;hal_uart.c, 174 :: 		&DRV_TO_HAL_PREFIXED(uart, hal_module_state), &hal_module_id );
0x2ED8	0x462B    MOV	R3, R5
;hal_uart.c, 173 :: 		hal_status = hal_ll_uart_register_handle( hal_obj->config.tx_pin, hal_obj->config.rx_pin,
0x2EDA	0xB290    UXTH	R0, R2
;hal_uart.c, 174 :: 		&DRV_TO_HAL_PREFIXED(uart, hal_module_state), &hal_module_id );
0x2EDC	0x4A3D    LDR	R2, [PC, #244]
0x2EDE	0xF7FEFAAD  BL	_hal_ll_uart_register_handle+0
0x2EE2	0x9902    LDR	R1, [SP, #8]
0x2EE4	0x9E01    LDR	R6, [SP, #4]
;hal_uart.c, 181 :: 		if ( hal_status == ACQUIRE_SUCCESS )
0x2EE6	0x2800    CMP	R0, #0
0x2EE8	0xF0408068  BNE	L_hal_uart_open17
;hal_uart.c, 183 :: 		DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_id ].drv_uart_handle = handle;
0x2EEC	0xF89D3010  LDRB	R3, [SP, #16]
0x2EF0	0x220C    MOVS	R2, #12
0x2EF2	0x4353    MULS	R3, R2, R3
0x2EF4	0x4A37    LDR	R2, [PC, #220]
0x2EF6	0x18D2    ADDS	R2, R2, R3
0x2EF8	0x1D12    ADDS	R2, R2, #4
0x2EFA	0x6016    STR	R6, [R2, #0]
;hal_uart.c, 185 :: 		hal_obj->is_tx_irq_enabled = false;
0x2EFC	0xF2010348  ADDW	R3, R1, #72
0x2F00	0x2200    MOVS	R2, #0
0x2F02	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 186 :: 		hal_obj->is_rx_irq_enabled = false;
0x2F04	0xF2010349  ADDW	R3, R1, #73
0x2F08	0x2200    MOVS	R2, #0
0x2F0A	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 192 :: 		handle_t handle_address = &DRV_TO_HAL_PREFIXED(uart, hal_module_state)[hal_module_id].hal_uart_handle;
0x2F0C	0xF89D3010  LDRB	R3, [SP, #16]
0x2F10	0x220C    MOVS	R2, #12
0x2F12	0x4353    MULS	R3, R2, R3
0x2F14	0x4A2F    LDR	R2, [PC, #188]
0x2F16	0x18D2    ADDS	R2, R2, R3
;hal_uart.c, 193 :: 		*handle = handle_address;
0x2F18	0x6032    STR	R2, [R6, #0]
;hal_uart.c, 196 :: 		handle_ll = hal_is_handle_null( handle );
0x2F1A	0x9101    STR	R1, [SP, #4]
0x2F1C	0x4630    MOV	R0, R6
0x2F1E	0xF7FEFA6D  BL	hal_uart_hal_is_handle_null+0
0x2F22	0x9901    LDR	R1, [SP, #4]
0x2F24	0x9003    STR	R0, [SP, #12]
0x2F26	0x4633    MOV	R3, R6
;hal_uart.c, 198 :: 		while( !ring_buf8_is_empty(&hal_obj->config.tx_buf) );
L_hal_uart_open18:
0x2F28	0x1D0A    ADDS	R2, R1, #4
0x2F2A	0x320C    ADDS	R2, #12
0x2F2C	0x9101    STR	R1, [SP, #4]
0x2F2E	0x9302    STR	R3, [SP, #8]
0x2F30	0x4610    MOV	R0, R2
0x2F32	0xF001FA8D  BL	_ring_buf8_is_empty+0
0x2F36	0x9B02    LDR	R3, [SP, #8]
0x2F38	0x9901    LDR	R1, [SP, #4]
0x2F3A	0xB900    CBNZ	R0, L_hal_uart_open19
0x2F3C	0xE7F4    B	L_hal_uart_open18
L_hal_uart_open19:
;hal_uart.c, 199 :: 		while( !ring_buf8_is_empty(&hal_obj->config.rx_buf) );
0x2F3E	0x461E    MOV	R6, R3
L_hal_uart_open20:
0x2F40	0x1D0A    ADDS	R2, R1, #4
0x2F42	0x3220    ADDS	R2, #32
0x2F44	0x9601    STR	R6, [SP, #4]
0x2F46	0x9102    STR	R1, [SP, #8]
0x2F48	0x4610    MOV	R0, R2
0x2F4A	0xF001FA81  BL	_ring_buf8_is_empty+0
0x2F4E	0x9902    LDR	R1, [SP, #8]
0x2F50	0x9E01    LDR	R6, [SP, #4]
0x2F52	0xB900    CBNZ	R0, L_hal_uart_open21
0x2F54	0xE7F4    B	L_hal_uart_open20
L_hal_uart_open21:
;hal_uart.c, 202 :: 		hal_obj->config.rx_ring_size );
0x2F56	0x1D0D    ADDS	R5, R1, #4
0x2F58	0xF2050238  ADDW	R2, R5, #56
0x2F5C	0x6812    LDR	R2, [R2, #0]
0x2F5E	0x4614    MOV	R4, R2
;hal_uart.c, 201 :: 		ring_buf8_init( &hal_obj->config.rx_buf, hal_obj->rx_ring_buffer,
0x2F60	0xF2010244  ADDW	R2, R1, #68
0x2F64	0x6812    LDR	R2, [R2, #0]
0x2F66	0x4613    MOV	R3, R2
0x2F68	0xF2050220  ADDW	R2, R5, #32
;hal_uart.c, 202 :: 		hal_obj->config.rx_ring_size );
0x2F6C	0x9601    STR	R6, [SP, #4]
0x2F6E	0x9102    STR	R1, [SP, #8]
;hal_uart.c, 201 :: 		ring_buf8_init( &hal_obj->config.rx_buf, hal_obj->rx_ring_buffer,
0x2F70	0x4619    MOV	R1, R3
0x2F72	0x4610    MOV	R0, R2
;hal_uart.c, 202 :: 		hal_obj->config.rx_ring_size );
0x2F74	0x4622    MOV	R2, R4
0x2F76	0xF7FEFAE7  BL	_ring_buf8_init+0
0x2F7A	0x9902    LDR	R1, [SP, #8]
;hal_uart.c, 204 :: 		hal_obj->config.tx_ring_size );
0x2F7C	0x1D0D    ADDS	R5, R1, #4
0x2F7E	0xF2050234  ADDW	R2, R5, #52
0x2F82	0x6812    LDR	R2, [R2, #0]
0x2F84	0x4614    MOV	R4, R2
;hal_uart.c, 203 :: 		ring_buf8_init( &hal_obj->config.tx_buf, hal_obj->tx_ring_buffer,
0x2F86	0xF2010240  ADDW	R2, R1, #64
0x2F8A	0x6812    LDR	R2, [R2, #0]
0x2F8C	0x4613    MOV	R3, R2
0x2F8E	0xF205020C  ADDW	R2, R5, #12
;hal_uart.c, 204 :: 		hal_obj->config.tx_ring_size );
0x2F92	0x9102    STR	R1, [SP, #8]
;hal_uart.c, 203 :: 		ring_buf8_init( &hal_obj->config.tx_buf, hal_obj->tx_ring_buffer,
0x2F94	0x4619    MOV	R1, R3
0x2F96	0x4610    MOV	R0, R2
;hal_uart.c, 204 :: 		hal_obj->config.tx_ring_size );
0x2F98	0x4622    MOV	R2, R4
0x2F9A	0xF7FEFAD5  BL	_ring_buf8_init+0
0x2F9E	0x9902    LDR	R1, [SP, #8]
;hal_uart.c, 206 :: 		hal_ll_uart_register_irq_handler( &handle_ll, hal_uart_irq_handler, ( handle_t )hal_obj );
0x2FA0	0x4B0D    LDR	R3, [PC, #52]
0x2FA2	0xAA03    ADD	R2, SP, #12
0x2FA4	0x4610    MOV	R0, R2
0x2FA6	0x460A    MOV	R2, R1
0x2FA8	0x4619    MOV	R1, R3
0x2FAA	0xF7FEFBD5  BL	_hal_ll_uart_register_irq_handler+0
;hal_uart.c, 207 :: 		hal_ll_core_enable_interrupts();
0x2FAE	0xF7FEFBE7  BL	_hal_ll_core_enable_interrupts+0
0x2FB2	0x9E01    LDR	R6, [SP, #4]
;hal_uart.c, 210 :: 		hal_owner = handle;
0x2FB4	0x4A06    LDR	R2, [PC, #24]
0x2FB6	0x6016    STR	R6, [R2, #0]
;hal_uart.c, 211 :: 		return ACQUIRE_INIT;
0x2FB8	0x2001    MOVS	R0, #1
0x2FBA	0xE005    B	L_end_hal_uart_open
;hal_uart.c, 212 :: 		} else {
L_hal_uart_open17:
;hal_uart.c, 213 :: 		*handle = 0;
0x2FBC	0x2200    MOVS	R2, #0
0x2FBE	0x6032    STR	R2, [R6, #0]
;hal_uart.c, 214 :: 		return ACQUIRE_FAIL;
0x2FC0	0xF04F30FF  MOV	R0, #-1
0x2FC4	0xE000    B	L_end_hal_uart_open
;hal_uart.c, 215 :: 		}
;hal_uart.c, 216 :: 		} else {
L_hal_uart_open13:
;hal_uart.c, 217 :: 		return ACQUIRE_SUCCESS;
0x2FC6	0x2000    MOVS	R0, #0
;hal_uart.c, 218 :: 		}
;hal_uart.c, 219 :: 		}
L_end_hal_uart_open:
0x2FC8	0xF8DDE000  LDR	LR, [SP, #0]
0x2FCC	0xB005    ADD	SP, SP, #20
0x2FCE	0x4770    BX	LR
0x2FD0	0x02082000  	hal_uart_hal_owner+0
0x2FD4	0x05682000  	_uart_hal_module_state+0
0x2FD8	0x4B590000  	_hal_uart_irq_handler+0
; end of _hal_uart_open
hal_uart_hal_is_handle_null:
;hal_uart.c, 82 :: 		static handle_t hal_is_handle_null( handle_t *hal_module_handle )
0x13FC	0xB081    SUB	SP, SP, #4
0x13FE	0x4601    MOV	R1, R0
;hal_uart.c, 84 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(uart, module_state_count);
0x1400	0x2006    MOVS	R0, #6
0x1402	0xB2C3    UXTB	R3, R0
0x1404	0x4608    MOV	R0, R1
;hal_uart.c, 90 :: 		while( hal_module_state_count-- )
L_hal_uart_hal_is_handle_null0:
0x1406	0xB2DA    UXTB	R2, R3
0x1408	0x1E59    SUBS	R1, R3, #1
0x140A	0xB2CC    UXTB	R4, R1
0x140C	0xB182    CBZ	R2, L_hal_uart_hal_is_handle_null1
;hal_uart.c, 99 :: 		if ( *hal_module_handle == ( handle_t )&DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_state_count ].hal_uart_handle )
0x140E	0x6803    LDR	R3, [R0, #0]
0x1410	0x210C    MOVS	R1, #12
0x1412	0xFB01F204  MUL	R2, R1, R4
0x1416	0x4908    LDR	R1, [PC, #32]
0x1418	0x1889    ADDS	R1, R1, R2
0x141A	0x428B    CMP	R3, R1
0x141C	0xD106    BNE	L_hal_uart_hal_is_handle_null2
;hal_uart.c, 101 :: 		return ( handle_t )&DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_state_count ].hal_uart_handle;
0x141E	0x210C    MOVS	R1, #12
0x1420	0xFB01F204  MUL	R2, R1, R4
0x1424	0x4904    LDR	R1, [PC, #16]
0x1426	0x1889    ADDS	R1, R1, R2
0x1428	0x4608    MOV	R0, R1
0x142A	0xE002    B	L_end_hal_is_handle_null
;hal_uart.c, 102 :: 		}
L_hal_uart_hal_is_handle_null2:
;hal_uart.c, 104 :: 		}
0x142C	0xB2E3    UXTB	R3, R4
0x142E	0xE7EA    B	L_hal_uart_hal_is_handle_null0
L_hal_uart_hal_is_handle_null1:
;hal_uart.c, 106 :: 		return ACQUIRE_SUCCESS;
0x1430	0x2000    MOVS	R0, #0
;hal_uart.c, 107 :: 		}
L_end_hal_is_handle_null:
0x1432	0xB001    ADD	SP, SP, #4
0x1434	0x4770    BX	LR
0x1436	0xBF00    NOP
0x1438	0x05682000  	_uart_hal_module_state+0
; end of hal_uart_hal_is_handle_null
_hal_ll_uart_register_handle:
;hal_ll_uart.c, 512 :: 		hal_ll_err_t hal_ll_uart_register_handle( hal_ll_pin_name_t tx_pin, hal_ll_pin_name_t rx_pin, hal_ll_uart_handle_register_t *handle_map, uint8_t *hal_module_id ) {
0x143C	0xB08B    SUB	SP, SP, #44
0x143E	0xF8CDE000  STR	LR, [SP, #0]
0x1442	0x9209    STR	R2, [SP, #36]
0x1444	0xB282    UXTH	R2, R0
0x1446	0x930A    STR	R3, [SP, #40]
0x1448	0xB28B    UXTH	R3, R1
;hal_ll_uart.c, 514 :: 		hal_ll_uart_pin_id index_list[UART_MODULE_COUNT] = {HAL_LL_PIN_NC,HAL_LL_PIN_NC};
0x144A	0xF10D0B0C  ADD	R11, SP, #12
0x144E	0xF10B0A18  ADD	R10, R11, #24
0x1452	0xF8DFC0E8  LDR	R12, [PC, #232]
0x1456	0xF003FBF1  BL	___CC2DW+0
;hal_ll_uart.c, 518 :: 		if ( (pin_check_result = hal_ll_uart_check_pins( tx_pin, rx_pin, &index_list, handle_map )) == HAL_LL_PIN_NC ) {
0x145A	0xAC03    ADD	R4, SP, #12
0x145C	0xF8AD3004  STRH	R3, [SP, #4]
0x1460	0xF8AD2008  STRH	R2, [SP, #8]
0x1464	0xB299    UXTH	R1, R3
0x1466	0x9B09    LDR	R3, [SP, #36]
0x1468	0xB290    UXTH	R0, R2
0x146A	0x4622    MOV	R2, R4
0x146C	0xF7FFF9F6  BL	hal_ll_uart_hal_ll_uart_check_pins+0
0x1470	0xF8BD2008  LDRH	R2, [SP, #8]
0x1474	0xF8BD3004  LDRH	R3, [SP, #4]
0x1478	0xB281    UXTH	R1, R0
0x147A	0xF64F74FF  MOVW	R4, #65535
0x147E	0x42A0    CMP	R0, R4
0x1480	0xD101    BNE	L_hal_ll_uart_register_handle0
;hal_ll_uart.c, 519 :: 		return HAL_LL_UART_WRONG_PINS;
0x1482	0x2001    MOVS	R0, #1
0x1484	0xE055    B	L_end_hal_ll_uart_register_handle
;hal_ll_uart.c, 520 :: 		};
L_hal_ll_uart_register_handle0:
;hal_ll_uart.c, 522 :: 		if ( (hal_ll_uart_hw_specifics_map[pin_check_result].pins.tx_pin.pin_name != tx_pin) ||
0x1486	0x2424    MOVS	R4, #36
0x1488	0xFB04F501  MUL	R5, R4, R1
0x148C	0x4C2C    LDR	R4, [PC, #176]
0x148E	0x1964    ADDS	R4, R4, R5
0x1490	0x3408    ADDS	R4, #8
0x1492	0x8824    LDRH	R4, [R4, #0]
;hal_ll_uart.c, 523 :: 		(hal_ll_uart_hw_specifics_map[pin_check_result].pins.rx_pin.pin_name != rx_pin) )
0x1494	0x4294    CMP	R4, R2
0x1496	0xD10A    BNE	L__hal_ll_uart_register_handle162
0x1498	0x2424    MOVS	R4, #36
0x149A	0xFB04F501  MUL	R5, R4, R1
0x149E	0x4C28    LDR	R4, [PC, #160]
0x14A0	0x1964    ADDS	R4, R4, R5
0x14A2	0x3408    ADDS	R4, #8
0x14A4	0x3408    ADDS	R4, #8
0x14A6	0x8824    LDRH	R4, [R4, #0]
0x14A8	0x429C    CMP	R4, R3
0x14AA	0xD100    BNE	L__hal_ll_uart_register_handle161
0x14AC	0xE02B    B	L_hal_ll_uart_register_handle3
L__hal_ll_uart_register_handle162:
L__hal_ll_uart_register_handle161:
;hal_ll_uart.c, 525 :: 		hal_ll_uart_alternate_functions_set_state( &hal_ll_uart_hw_specifics_map[ pin_check_result ], false );
0x14AE	0x2424    MOVS	R4, #36
0x14B0	0xFB04F501  MUL	R5, R4, R1
0x14B4	0x4C22    LDR	R4, [PC, #136]
0x14B6	0x1964    ADDS	R4, R4, R5
0x14B8	0xF8AD1004  STRH	R1, [SP, #4]
0x14BC	0x2100    MOVS	R1, #0
0x14BE	0x4620    MOV	R0, R4
0x14C0	0xF7FFFA52  BL	hal_ll_uart_hal_ll_uart_alternate_functions_set_state+0
0x14C4	0xF8BD1004  LDRH	R1, [SP, #4]
;hal_ll_uart.c, 527 :: 		hal_ll_uart_map_pins( pin_check_result, &index_list );
0x14C8	0xAC03    ADD	R4, SP, #12
0x14CA	0xF8AD1004  STRH	R1, [SP, #4]
0x14CE	0xB2C8    UXTB	R0, R1
0x14D0	0x4621    MOV	R1, R4
0x14D2	0xF7FFF957  BL	hal_ll_uart_hal_ll_uart_map_pins+0
0x14D6	0xF8BD1004  LDRH	R1, [SP, #4]
;hal_ll_uart.c, 529 :: 		hal_ll_uart_alternate_functions_set_state( &hal_ll_uart_hw_specifics_map[ pin_check_result ], true );
0x14DA	0x2424    MOVS	R4, #36
0x14DC	0xFB04F501  MUL	R5, R4, R1
0x14E0	0x4C17    LDR	R4, [PC, #92]
0x14E2	0x1964    ADDS	R4, R4, R5
0x14E4	0xF8AD1004  STRH	R1, [SP, #4]
0x14E8	0x2101    MOVS	R1, #1
0x14EA	0x4620    MOV	R0, R4
0x14EC	0xF7FFFA3C  BL	hal_ll_uart_hal_ll_uart_alternate_functions_set_state+0
0x14F0	0xF8BD1004  LDRH	R1, [SP, #4]
;hal_ll_uart.c, 531 :: 		handle_map[pin_check_result].init_ll_state = false;
0x14F4	0x240C    MOVS	R4, #12
0x14F6	0xFB04F501  MUL	R5, R4, R1
0x14FA	0x9C09    LDR	R4, [SP, #36]
0x14FC	0x1964    ADDS	R4, R4, R5
0x14FE	0xF2040508  ADDW	R5, R4, #8
0x1502	0x2400    MOVS	R4, #0
0x1504	0x702C    STRB	R4, [R5, #0]
;hal_ll_uart.c, 532 :: 		}
L_hal_ll_uart_register_handle3:
;hal_ll_uart.c, 534 :: 		*hal_module_id = pin_check_result;
0x1506	0x9C0A    LDR	R4, [SP, #40]
0x1508	0x7021    STRB	R1, [R4, #0]
;hal_ll_uart.c, 536 :: 		hal_ll_module_state[pin_check_result].hal_ll_uart_handle = (handle_t *)&hal_ll_uart_hw_specifics_map[pin_check_result].base;
0x150A	0x240C    MOVS	R4, #12
0x150C	0xFB04F501  MUL	R5, R4, R1
0x1510	0x4C0C    LDR	R4, [PC, #48]
0x1512	0x1966    ADDS	R6, R4, R5
0x1514	0x2424    MOVS	R4, #36
0x1516	0xFB04F501  MUL	R5, R4, R1
0x151A	0x4C09    LDR	R4, [PC, #36]
0x151C	0x1964    ADDS	R4, R4, R5
0x151E	0x6034    STR	R4, [R6, #0]
;hal_ll_uart.c, 538 :: 		handle_map[pin_check_result].hal_ll_uart_handle = (handle_t *)&hal_ll_module_state[pin_check_result].hal_ll_uart_handle;
0x1520	0x240C    MOVS	R4, #12
0x1522	0xFB04F601  MUL	R6, R4, R1
0x1526	0x9C09    LDR	R4, [SP, #36]
0x1528	0x19A5    ADDS	R5, R4, R6
0x152A	0x4C06    LDR	R4, [PC, #24]
0x152C	0x19A4    ADDS	R4, R4, R6
0x152E	0x602C    STR	R4, [R5, #0]
;hal_ll_uart.c, 540 :: 		return HAL_LL_UART_SUCCESS;
0x1530	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 541 :: 		}
L_end_hal_ll_uart_register_handle:
0x1532	0xF8DDE000  LDR	LR, [SP, #0]
0x1536	0xB00B    ADD	SP, SP, #44
0x1538	0x4770    BX	LR
0x153A	0xBF00    NOP
0x153C	0x648C0000  	?ICShal_ll_uart_register_handle_index_list_L0+0
0x1540	0x010C2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map+0
0x1544	0x00C42000  	hal_ll_uart_hal_ll_module_state+0
; end of _hal_ll_uart_register_handle
hal_ll_uart_hal_ll_uart_check_pins:
;hal_ll_uart.c, 1016 :: 		static hal_ll_pin_name_t hal_ll_uart_check_pins( hal_ll_pin_name_t tx_pin, hal_ll_pin_name_t rx_pin, hal_ll_uart_pin_id *index_list, hal_ll_uart_handle_register_t *handle_map ) {
0x085C	0xB082    SUB	SP, SP, #8
;hal_ll_uart.c, 1019 :: 		uint8_t hal_ll_module_id = 0;
0x085E	0xF2400800  MOVW	R8, #0
;hal_ll_uart.c, 1020 :: 		uint8_t index_counter = 0;
0x0862	0x2600    MOVS	R6, #0
;hal_ll_uart.c, 1024 :: 		if ( (HAL_LL_PIN_NC == tx_pin) || (HAL_LL_PIN_NC == rx_pin) ) {
0x0864	0xF64F74FF  MOVW	R4, #65535
0x0868	0x42A0    CMP	R0, R4
0x086A	0xD004    BEQ	L_hal_ll_uart_hal_ll_uart_check_pins153
0x086C	0xF64F74FF  MOVW	R4, #65535
0x0870	0x42A1    CMP	R1, R4
0x0872	0xD000    BEQ	L_hal_ll_uart_hal_ll_uart_check_pins152
0x0874	0xE002    B	L_hal_ll_uart_hal_ll_uart_check_pins65
L_hal_ll_uart_hal_ll_uart_check_pins153:
L_hal_ll_uart_hal_ll_uart_check_pins152:
;hal_ll_uart.c, 1025 :: 		return HAL_LL_PIN_NC;
0x0876	0xF64F70FF  MOVW	R0, #65535
0x087A	0xE06F    B	L_end_hal_ll_uart_check_pins
;hal_ll_uart.c, 1026 :: 		}
L_hal_ll_uart_hal_ll_uart_check_pins65:
;hal_ll_uart.c, 1028 :: 		for ( tx_index = 0; tx_index < tx_map_size; tx_index++ )
0x087C	0x2400    MOVS	R4, #0
0x087E	0x461F    MOV	R7, R3
0x0880	0x4613    MOV	R3, R2
0x0882	0xB28A    UXTH	R2, R1
0x0884	0xB281    UXTH	R1, R0
0x0886	0xB2A0    UXTH	R0, R4
L_hal_ll_uart_hal_ll_uart_check_pins66:
0x0888	0x280D    CMP	R0, #13
0x088A	0xF0808061  BCS	L_hal_ll_uart_hal_ll_uart_check_pins67
;hal_ll_uart.c, 1030 :: 		if ( hal_ll_uart_tx_map[ tx_index ].pin == tx_pin )
0x088E	0x240C    MOVS	R4, #12
0x0890	0xFB04F500  MUL	R5, R4, R0
0x0894	0x4C32    LDR	R4, [PC, #200]
0x0896	0x1964    ADDS	R4, R4, R5
0x0898	0x1CA4    ADDS	R4, R4, #2
0x089A	0x8824    LDRH	R4, [R4, #0]
0x089C	0x428C    CMP	R4, R1
0x089E	0xD154    BNE	L_hal_ll_uart_hal_ll_uart_check_pins156
;hal_ll_uart.c, 1032 :: 		for ( rx_index = 0; rx_index < rx_map_size; rx_index++ )
0x08A0	0x2400    MOVS	R4, #0
0x08A2	0xF8AD4004  STRH	R4, [SP, #4]
0x08A6	0xFA5FF986  UXTB	R9, R6
L_hal_ll_uart_hal_ll_uart_check_pins70:
0x08AA	0xF8BD4004  LDRH	R4, [SP, #4]
0x08AE	0x2C0D    CMP	R4, #13
0x08B0	0xD248    BCS	L_hal_ll_uart_hal_ll_uart_check_pins71
;hal_ll_uart.c, 1034 :: 		if ( hal_ll_uart_rx_map[ rx_index ].pin == rx_pin )
0x08B2	0xF8BD5004  LDRH	R5, [SP, #4]
0x08B6	0x240C    MOVS	R4, #12
0x08B8	0x4365    MULS	R5, R4, R5
0x08BA	0x4C2A    LDR	R4, [PC, #168]
0x08BC	0x1964    ADDS	R4, R4, R5
0x08BE	0x1CA4    ADDS	R4, R4, #2
0x08C0	0x8824    LDRH	R4, [R4, #0]
0x08C2	0x4294    CMP	R4, R2
0x08C4	0xD138    BNE	L_hal_ll_uart_hal_ll_uart_check_pins155
;hal_ll_uart.c, 1036 :: 		if ( hal_ll_uart_tx_map[ tx_index ].base == hal_ll_uart_rx_map[ rx_index ].base ) {
0x08C6	0x240C    MOVS	R4, #12
0x08C8	0xFB04F500  MUL	R5, R4, R0
0x08CC	0x4C24    LDR	R4, [PC, #144]
0x08CE	0x1964    ADDS	R4, R4, R5
0x08D0	0x1D24    ADDS	R4, R4, #4
0x08D2	0x6826    LDR	R6, [R4, #0]
0x08D4	0xF8BD5004  LDRH	R5, [SP, #4]
0x08D8	0x240C    MOVS	R4, #12
0x08DA	0x4365    MULS	R5, R4, R5
0x08DC	0x4C21    LDR	R4, [PC, #132]
0x08DE	0x1964    ADDS	R4, R4, R5
0x08E0	0x1D24    ADDS	R4, R4, #4
0x08E2	0x6824    LDR	R4, [R4, #0]
0x08E4	0x42A6    CMP	R6, R4
0x08E6	0xD126    BNE	L_hal_ll_uart_hal_ll_uart_check_pins154
;hal_ll_uart.c, 1038 :: 		hal_ll_module_id = hal_ll_uart_tx_map[ tx_index ].module_index;
0x08E8	0x240C    MOVS	R4, #12
0x08EA	0xFB04F500  MUL	R5, R4, R0
0x08EE	0x4C1C    LDR	R4, [PC, #112]
0x08F0	0x1964    ADDS	R4, R4, R5
0x08F2	0x7824    LDRB	R4, [R4, #0]
0x08F4	0xB2E6    UXTB	R6, R4
;hal_ll_uart.c, 1041 :: 		index_list[hal_ll_module_id].pin_tx = tx_index;
0x08F6	0x00A4    LSLS	R4, R4, #2
0x08F8	0x191C    ADDS	R4, R3, R4
0x08FA	0x8020    STRH	R0, [R4, #0]
;hal_ll_uart.c, 1042 :: 		index_list[hal_ll_module_id].pin_rx = rx_index;
0x08FC	0x00B4    LSLS	R4, R6, #2
0x08FE	0x191C    ADDS	R4, R3, R4
0x0900	0x1CA5    ADDS	R5, R4, #2
0x0902	0xF8BD4004  LDRH	R4, [SP, #4]
0x0906	0x802C    STRH	R4, [R5, #0]
;hal_ll_uart.c, 1045 :: 		if ( NULL == handle_map[ hal_ll_module_id ].hal_drv_uart_handle ) {
0x0908	0x240C    MOVS	R4, #12
0x090A	0x4374    MULS	R4, R6, R4
0x090C	0x193C    ADDS	R4, R7, R4
0x090E	0x1D24    ADDS	R4, R4, #4
0x0910	0x6824    LDR	R4, [R4, #0]
0x0912	0xB90C    CBNZ	R4, L_hal_ll_uart_hal_ll_uart_check_pins75
;hal_ll_uart.c, 1046 :: 		return hal_ll_module_id;
0x0914	0xB2F0    UXTB	R0, R6
0x0916	0xE021    B	L_end_hal_ll_uart_check_pins
;hal_ll_uart.c, 1047 :: 		} else if ( UART_MODULE_COUNT == ++index_counter ) {
L_hal_ll_uart_hal_ll_uart_check_pins75:
0x0918	0xF1090401  ADD	R4, R9, #1
0x091C	0xB2E4    UXTB	R4, R4
0x091E	0xB2E5    UXTB	R5, R4
0x0920	0x2C06    CMP	R4, #6
0x0922	0xD103    BNE	L_hal_ll_uart_hal_ll_uart_check_pins77
;hal_ll_uart.c, 1048 :: 		return --index_counter;
0x0924	0x1E6C    SUBS	R4, R5, #1
0x0926	0xB2E4    UXTB	R4, R4
0x0928	0xB2E0    UXTB	R0, R4
0x092A	0xE017    B	L_end_hal_ll_uart_check_pins
;hal_ll_uart.c, 1049 :: 		}
L_hal_ll_uart_hal_ll_uart_check_pins77:
0x092C	0xFA5FF886  UXTB	R8, R6
0x0930	0xFA5FF985  UXTB	R9, R5
;hal_ll_uart.c, 1050 :: 		}
0x0934	0xE7FF    B	L_hal_ll_uart_hal_ll_uart_check_pins74
L_hal_ll_uart_hal_ll_uart_check_pins154:
;hal_ll_uart.c, 1036 :: 		if ( hal_ll_uart_tx_map[ tx_index ].base == hal_ll_uart_rx_map[ rx_index ].base ) {
;hal_ll_uart.c, 1050 :: 		}
L_hal_ll_uart_hal_ll_uart_check_pins74:
;hal_ll_uart.c, 1051 :: 		}
0x0936	0xE7FF    B	L_hal_ll_uart_hal_ll_uart_check_pins73
L_hal_ll_uart_hal_ll_uart_check_pins155:
;hal_ll_uart.c, 1034 :: 		if ( hal_ll_uart_rx_map[ rx_index ].pin == rx_pin )
;hal_ll_uart.c, 1051 :: 		}
L_hal_ll_uart_hal_ll_uart_check_pins73:
;hal_ll_uart.c, 1052 :: 		}
;hal_ll_uart.c, 1032 :: 		for ( rx_index = 0; rx_index < rx_map_size; rx_index++ )
0x0938	0xF8BD4004  LDRH	R4, [SP, #4]
0x093C	0x1C64    ADDS	R4, R4, #1
0x093E	0xF8AD4004  STRH	R4, [SP, #4]
;hal_ll_uart.c, 1052 :: 		}
0x0942	0xE7B2    B	L_hal_ll_uart_hal_ll_uart_check_pins70
L_hal_ll_uart_hal_ll_uart_check_pins71:
;hal_ll_uart.c, 1053 :: 		}
0x0944	0xFA5FF689  UXTB	R6, R9
0x0948	0xE7FF    B	L_hal_ll_uart_hal_ll_uart_check_pins69
L_hal_ll_uart_hal_ll_uart_check_pins156:
;hal_ll_uart.c, 1030 :: 		if ( hal_ll_uart_tx_map[ tx_index ].pin == tx_pin )
;hal_ll_uart.c, 1053 :: 		}
L_hal_ll_uart_hal_ll_uart_check_pins69:
;hal_ll_uart.c, 1054 :: 		}
;hal_ll_uart.c, 1028 :: 		for ( tx_index = 0; tx_index < tx_map_size; tx_index++ )
0x094A	0x1C40    ADDS	R0, R0, #1
0x094C	0xB280    UXTH	R0, R0
;hal_ll_uart.c, 1054 :: 		}
0x094E	0xE79B    B	L_hal_ll_uart_hal_ll_uart_check_pins66
L_hal_ll_uart_hal_ll_uart_check_pins67:
;hal_ll_uart.c, 1056 :: 		if ( index_counter ) {
0x0950	0xB116    CBZ	R6, L_hal_ll_uart_hal_ll_uart_check_pins78
;hal_ll_uart.c, 1057 :: 		return hal_ll_module_id;
0x0952	0xFA5FF088  UXTB	R0, R8
0x0956	0xE001    B	L_end_hal_ll_uart_check_pins
;hal_ll_uart.c, 1058 :: 		} else {
L_hal_ll_uart_hal_ll_uart_check_pins78:
;hal_ll_uart.c, 1059 :: 		return HAL_LL_PIN_NC;
0x0958	0xF64F70FF  MOVW	R0, #65535
;hal_ll_uart.c, 1060 :: 		}
;hal_ll_uart.c, 1061 :: 		}
L_end_hal_ll_uart_check_pins:
0x095C	0xB002    ADD	SP, SP, #8
0x095E	0x4770    BX	LR
0x0960	0x61800000  	hal_ll_uart_hal_ll_uart_tx_map+0
0x0964	0x60E40000  	hal_ll_uart_hal_ll_uart_rx_map+0
; end of hal_ll_uart_hal_ll_uart_check_pins
hal_ll_uart_hal_ll_uart_alternate_functions_set_state:
;hal_ll_uart.c, 1144 :: 		static void hal_ll_uart_alternate_functions_set_state( hal_ll_uart_hw_specifics_map_t *map, bool hal_ll_state ) {
0x0968	0xB09C    SUB	SP, SP, #112
0x096A	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 1147 :: 		if ( (map->pins.tx_pin.pin_name != HAL_LL_PIN_NC) && map->pins.rx_pin.pin_name != HAL_LL_PIN_NC ) {
0x096E	0xF2000208  ADDW	R2, R0, #8
0x0972	0x8813    LDRH	R3, [R2, #0]
0x0974	0xF64F72FF  MOVW	R2, #65535
0x0978	0x4293    CMP	R3, R2
0x097A	0xD037    BEQ	L_hal_ll_uart_hal_ll_uart_alternate_functions_set_state159
0x097C	0xF2000208  ADDW	R2, R0, #8
0x0980	0x3208    ADDS	R2, #8
0x0982	0x8813    LDRH	R3, [R2, #0]
0x0984	0xF64F72FF  MOVW	R2, #65535
0x0988	0x4293    CMP	R3, R2
0x098A	0xD02F    BEQ	L_hal_ll_uart_hal_ll_uart_alternate_functions_set_state158
L_hal_ll_uart_hal_ll_uart_alternate_functions_set_state157:
;hal_ll_uart.c, 1148 :: 		module.pins[0] = VALUE( map->pins.tx_pin.pin_name, map->pins.tx_pin.pin_af );
0x098C	0xAD01    ADD	R5, SP, #4
0x098E	0xF2000208  ADDW	R2, R0, #8
0x0992	0x8813    LDRH	R3, [R2, #0]
0x0994	0x1D12    ADDS	R2, R2, #4
0x0996	0x6812    LDR	R2, [R2, #0]
0x0998	0x0212    LSLS	R2, R2, #8
0x099A	0xEA430202  ORR	R2, R3, R2, LSL #0
0x099E	0x602A    STR	R2, [R5, #0]
;hal_ll_uart.c, 1149 :: 		module.pins[1] = VALUE( map->pins.rx_pin.pin_name, map->pins.rx_pin.pin_af );
0x09A0	0x1D2C    ADDS	R4, R5, #4
0x09A2	0xF2000208  ADDW	R2, R0, #8
0x09A6	0x3208    ADDS	R2, #8
0x09A8	0x8813    LDRH	R3, [R2, #0]
0x09AA	0x1D12    ADDS	R2, R2, #4
0x09AC	0x6812    LDR	R2, [R2, #0]
0x09AE	0x0212    LSLS	R2, R2, #8
0x09B0	0xEA430202  ORR	R2, R3, R2, LSL #0
0x09B4	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1150 :: 		module.pins[2] = GPIO_MODULE_STRUCT_END;
0x09B6	0xF2050308  ADDW	R3, R5, #8
0x09BA	0xF04F32FF  MOV	R2, #-1
0x09BE	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1152 :: 		module.configs[0] = HAL_LL_UART_AF_CONFIG;
0x09C0	0xAC0E    ADD	R4, SP, #56
0x09C2	0xF44F6283  MOV	R2, #1048
0x09C6	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1156 :: 		module.configs[1] = HAL_LL_UART_AF_CONFIG;
0x09C8	0x1D23    ADDS	R3, R4, #4
0x09CA	0xF44F6283  MOV	R2, #1048
0x09CE	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1158 :: 		module.configs[2] = GPIO_MODULE_STRUCT_END;
0x09D0	0xF2040308  ADDW	R3, R4, #8
0x09D4	0xF04F32FF  MOV	R2, #-1
0x09D8	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1161 :: 		module.gpio_remap = map->pins.tx_pin.pin_af;
0x09DA	0xF2000208  ADDW	R2, R0, #8
0x09DE	0x1D12    ADDS	R2, R2, #4
0x09E0	0x6812    LDR	R2, [R2, #0]
0x09E2	0x921B    STR	R2, [SP, #108]
;hal_ll_uart.c, 1163 :: 		hal_ll_gpio_module_struct_init( &module, hal_ll_state );
0x09E4	0xAA01    ADD	R2, SP, #4
0x09E6	0x4610    MOV	R0, R2
0x09E8	0xF7FFFE7E  BL	_hal_ll_gpio_module_struct_init+0
;hal_ll_uart.c, 1164 :: 		}
;hal_ll_uart.c, 1147 :: 		if ( (map->pins.tx_pin.pin_name != HAL_LL_PIN_NC) && map->pins.rx_pin.pin_name != HAL_LL_PIN_NC ) {
L_hal_ll_uart_hal_ll_uart_alternate_functions_set_state159:
L_hal_ll_uart_hal_ll_uart_alternate_functions_set_state158:
;hal_ll_uart.c, 1165 :: 		}
L_end_hal_ll_uart_alternate_functions_set_state:
0x09EC	0xF8DDE000  LDR	LR, [SP, #0]
0x09F0	0xB01C    ADD	SP, SP, #112
0x09F2	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_alternate_functions_set_state
_hal_ll_gpio_module_struct_init:
;hal_ll_gpio_port.c, 295 :: 		void hal_ll_gpio_module_struct_init( module_struct const *module, bool state )
0x06E8	0xB083    SUB	SP, SP, #12
0x06EA	0xF8CDE000  STR	LR, [SP, #0]
0x06EE	0xB2CA    UXTB	R2, R1
;hal_ll_gpio_port.c, 297 :: 		int32_t index = 0;
0x06F0	0xF04F0100  MOV	R1, #0
0x06F4	0xFA5FFC82  UXTB	R12, R2
;hal_ll_gpio_port.c, 299 :: 		while ( module->pins[ index ] != GPIO_MODULE_STRUCT_END )
L_hal_ll_gpio_module_struct_init0:
0x06F8	0x008A    LSLS	R2, R1, #2
0x06FA	0x1882    ADDS	R2, R0, R2
0x06FC	0x6812    LDR	R2, [R2, #0]
0x06FE	0xF1B23FFF  CMP	R2, #-1
0x0702	0xD013    BEQ	L_hal_ll_gpio_module_struct_init1
;hal_ll_gpio_port.c, 301 :: 		_hal_ll_gpio_config_pin_alternate_enable( module->pins[ index ], module->configs[ index ], state );
0x0704	0xF2000234  ADDW	R2, R0, #52
0x0708	0x008C    LSLS	R4, R1, #2
0x070A	0x1912    ADDS	R2, R2, R4
0x070C	0x6812    LDR	R2, [R2, #0]
0x070E	0x4613    MOV	R3, R2
0x0710	0x1902    ADDS	R2, R0, R4
0x0712	0x6812    LDR	R2, [R2, #0]
0x0714	0x9001    STR	R0, [SP, #4]
0x0716	0x9102    STR	R1, [SP, #8]
0x0718	0x4619    MOV	R1, R3
0x071A	0x4610    MOV	R0, R2
0x071C	0xFA5FF28C  UXTB	R2, R12
0x0720	0xF7FFFEC8  BL	hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable+0
0x0724	0x9902    LDR	R1, [SP, #8]
0x0726	0x9801    LDR	R0, [SP, #4]
;hal_ll_gpio_port.c, 303 :: 		index++;
0x0728	0x1C49    ADDS	R1, R1, #1
;hal_ll_gpio_port.c, 304 :: 		}
0x072A	0xE7E5    B	L_hal_ll_gpio_module_struct_init0
L_hal_ll_gpio_module_struct_init1:
;hal_ll_gpio_port.c, 305 :: 		}
L_end_hal_ll_gpio_module_struct_init:
0x072C	0xF8DDE000  LDR	LR, [SP, #0]
0x0730	0xB003    ADD	SP, SP, #12
0x0732	0x4770    BX	LR
; end of _hal_ll_gpio_module_struct_init
hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable:
;hal_ll_gpio_port.c, 542 :: 		static void _hal_ll_gpio_config_pin_alternate_enable( uint32_t module_pin, uint32_t module_config, bool state )
0x04B4	0xB081    SUB	SP, SP, #4
0x04B6	0xF8CDE000  STR	LR, [SP, #0]
0x04BA	0x460E    MOV	R6, R1
0x04BC	0xB2D5    UXTB	R5, R2
;hal_ll_gpio_port.c, 549 :: 		pin_name  = module_pin & GPIO_PIN_NAME_MASK;
0x04BE	0xF00004FF  AND	R4, R0, #255
0x04C2	0xB2A7    UXTH	R7, R4
;hal_ll_gpio_port.c, 551 :: 		alternate_function = ( module_pin >> GPIO_AF_OFFSET ) & GPIO_AF_MASK;
0x04C4	0x0A03    LSRS	R3, R0, #8
0x04C6	0xF003030F  AND	R3, R3, #15
0x04CA	0x4698    MOV	R8, R3
;hal_ll_gpio_port.c, 553 :: 		port_ptr = ( hal_ll_gpio_base_handle_t *)hal_ll_gpio_port_base( hal_ll_gpio_port_index ( pin_name ) );
0x04CC	0xB2A0    UXTH	R0, R4
0x04CE	0xF7FFFF97  BL	_hal_ll_gpio_port_index+0
0x04D2	0xF7FFFF9B  BL	_hal_ll_gpio_port_base+0
0x04D6	0x4683    MOV	R11, R0
;hal_ll_gpio_port.c, 555 :: 		hal_ll_gpio_clock_enable( ( uint32_t *)port_ptr );
0x04D8	0x4600    MOV	R0, R0
0x04DA	0xF7FFFFA1  BL	hal_ll_gpio_port_hal_ll_gpio_clock_enable+0
;hal_ll_gpio_port.c, 557 :: 		pin_index = hal_ll_gpio_pin_index( pin_name );
0x04DE	0xB2B8    UXTH	R0, R7
0x04E0	0xF7FFFF86  BL	hal_ll_gpio_port_hal_ll_gpio_pin_index+0
;hal_ll_gpio_port.c, 558 :: 		if ( pin_index > 7 )
0x04E4	0x2807    CMP	R0, #7
0x04E6	0xD922    BLS	L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable47
;hal_ll_gpio_port.c, 560 :: 		pin_index -= 8;
0x04E8	0x3808    SUBS	R0, #8
0x04EA	0xB280    UXTH	R0, R0
;hal_ll_gpio_port.c, 561 :: 		if ( state ) {
0x04EC	0xB1A5    CBZ	R5, L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable48
;hal_ll_gpio_port.c, 562 :: 		port_ptr->afrh &= ~( ( uint32_t )( GPIO_AF_MASK ) << ( pin_index * 4 ) );
0x04EE	0xF10B0524  ADD	R5, R11, #36
0x04F2	0x0084    LSLS	R4, R0, #2
0x04F4	0xB2A4    UXTH	R4, R4
0x04F6	0xF04F030F  MOV	R3, #15
0x04FA	0x40A3    LSLS	R3, R4
0x04FC	0x43DC    MVN	R4, R3
0x04FE	0x682B    LDR	R3, [R5, #0]
0x0500	0x4023    ANDS	R3, R4
0x0502	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 563 :: 		port_ptr->afrh |= ( ( uint32_t )( alternate_function ) << ( pin_index * 4 ) );
0x0504	0xF10B0524  ADD	R5, R11, #36
0x0508	0x0083    LSLS	R3, R0, #2
0x050A	0xB29B    UXTH	R3, R3
0x050C	0xFA08F403  LSL	R4, R8, R3
0x0510	0x682B    LDR	R3, [R5, #0]
0x0512	0x4323    ORRS	R3, R4
0x0514	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 564 :: 		} else {
0x0516	0xE009    B	L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable49
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable48:
;hal_ll_gpio_port.c, 565 :: 		port_ptr->afrh &= ~( ( uint32_t )( alternate_function ) << ( pin_index * 4 ) );
0x0518	0xF10B0524  ADD	R5, R11, #36
0x051C	0x0083    LSLS	R3, R0, #2
0x051E	0xB29B    UXTH	R3, R3
0x0520	0xFA08F303  LSL	R3, R8, R3
0x0524	0x43DC    MVN	R4, R3
0x0526	0x682B    LDR	R3, [R5, #0]
0x0528	0x4023    ANDS	R3, R4
0x052A	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 566 :: 		}
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable49:
;hal_ll_gpio_port.c, 567 :: 		}
0x052C	0xE01F    B	L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable50
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable47:
;hal_ll_gpio_port.c, 570 :: 		if ( state ) {
0x052E	0xB1A5    CBZ	R5, L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable51
;hal_ll_gpio_port.c, 571 :: 		port_ptr->afrl &= ~( ( uint32_t )( GPIO_AF_MASK ) << ( pin_index * 4 ) );
0x0530	0xF10B0520  ADD	R5, R11, #32
0x0534	0x0084    LSLS	R4, R0, #2
0x0536	0xB2A4    UXTH	R4, R4
0x0538	0xF04F030F  MOV	R3, #15
0x053C	0x40A3    LSLS	R3, R4
0x053E	0x43DC    MVN	R4, R3
0x0540	0x682B    LDR	R3, [R5, #0]
0x0542	0x4023    ANDS	R3, R4
0x0544	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 572 :: 		port_ptr->afrl |= ( ( uint32_t )( alternate_function ) << ( pin_index * 4 ) );
0x0546	0xF10B0520  ADD	R5, R11, #32
0x054A	0x0083    LSLS	R3, R0, #2
0x054C	0xB29B    UXTH	R3, R3
0x054E	0xFA08F403  LSL	R4, R8, R3
0x0552	0x682B    LDR	R3, [R5, #0]
0x0554	0x4323    ORRS	R3, R4
0x0556	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 573 :: 		} else {
0x0558	0xE009    B	L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable52
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable51:
;hal_ll_gpio_port.c, 574 :: 		port_ptr->afrl &= ~( ( uint32_t )( alternate_function ) << ( pin_index * 4 ) );
0x055A	0xF10B0520  ADD	R5, R11, #32
0x055E	0x0083    LSLS	R3, R0, #2
0x0560	0xB29B    UXTH	R3, R3
0x0562	0xFA08F303  LSL	R3, R8, R3
0x0566	0x43DC    MVN	R4, R3
0x0568	0x682B    LDR	R3, [R5, #0]
0x056A	0x4023    ANDS	R3, R4
0x056C	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 575 :: 		}
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable52:
;hal_ll_gpio_port.c, 576 :: 		}
L_hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable50:
;hal_ll_gpio_port.c, 578 :: 		hal_ll_gpio_config( ( uint32_t*)port_ptr, hal_ll_gpio_pin_mask( pin_name ), module_config );
0x056E	0xB2B8    UXTH	R0, R7
0x0570	0xF7FFFE0A  BL	_hal_ll_gpio_pin_mask+0
0x0574	0x4632    MOV	R2, R6
0x0576	0xB281    UXTH	R1, R0
0x0578	0x4658    MOV	R0, R11
0x057A	0xF7FFFE13  BL	hal_ll_gpio_port_hal_ll_gpio_config+0
;hal_ll_gpio_port.c, 579 :: 		}
L_end__hal_ll_gpio_config_pin_alternate_enable:
0x057E	0xF8DDE000  LDR	LR, [SP, #0]
0x0582	0xB001    ADD	SP, SP, #4
0x0584	0x4770    BX	LR
; end of hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable
_hal_ll_gpio_port_index:
;hal_ll_gpio_port.c, 265 :: 		uint8_t hal_ll_gpio_port_index( hal_ll_pin_name_t name )
0x0400	0xB081    SUB	SP, SP, #4
;hal_ll_gpio_port.c, 267 :: 		return ( uint8_t )name / PORT_SIZE;
0x0402	0xB2C1    UXTB	R1, R0
0x0404	0x0909    LSRS	R1, R1, #4
0x0406	0xB2C8    UXTB	R0, R1
;hal_ll_gpio_port.c, 268 :: 		}
L_end_hal_ll_gpio_port_index:
0x0408	0xB001    ADD	SP, SP, #4
0x040A	0x4770    BX	LR
; end of _hal_ll_gpio_port_index
_hal_ll_gpio_port_base:
;hal_ll_gpio_port.c, 275 :: 		uint32_t hal_ll_gpio_port_base( hal_ll_port_name_t name )
0x040C	0xB081    SUB	SP, SP, #4
;hal_ll_gpio_port.c, 277 :: 		return _hal_ll_gpio_port_base[ name ];
0x040E	0x0082    LSLS	R2, R0, #2
0x0410	0x4902    LDR	R1, [PC, #8]
0x0412	0x1889    ADDS	R1, R1, R2
0x0414	0x6809    LDR	R1, [R1, #0]
0x0416	0x4608    MOV	R0, R1
;hal_ll_gpio_port.c, 278 :: 		}
L_end_hal_ll_gpio_port_base:
0x0418	0xB001    ADD	SP, SP, #4
0x041A	0x4770    BX	LR
0x041C	0x63740000  	hal_ll_gpio_port__hal_ll_gpio_port_base+0
; end of _hal_ll_gpio_port_base
hal_ll_gpio_port_hal_ll_gpio_clock_enable:
;hal_ll_gpio_port.c, 312 :: 		static void hal_ll_gpio_clock_enable( uint32_t *port )
0x0420	0xB081    SUB	SP, SP, #4
;hal_ll_gpio_port.c, 314 :: 		uint32_t pos = 0;
0x0422	0xF04F0300  MOV	R3, #0
;hal_ll_gpio_port.c, 316 :: 		switch ( ( uint32_t )port & 0xFFFFFC00 )
0x0426	0x4919    LDR	R1, [PC, #100]
0x0428	0xEA000201  AND	R2, R0, R1, LSL #0
0x042C	0xE00F    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable2
;hal_ll_gpio_port.c, 319 :: 		case GPIOA_BASE_ADDR: pos = 0x1;   break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable4:
0x042E	0x2001    MOVS	R0, #1
0x0430	0xE026    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 322 :: 		case GPIOB_BASE_ADDR: pos = 0x2;   break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable5:
0x0432	0x2002    MOVS	R0, #2
0x0434	0xE024    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 325 :: 		case GPIOC_BASE_ADDR: pos = 0x4;   break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable6:
0x0436	0x2004    MOVS	R0, #4
0x0438	0xE022    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 328 :: 		case GPIOD_BASE_ADDR: pos = 0x8;   break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable7:
0x043A	0x2008    MOVS	R0, #8
0x043C	0xE020    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 331 :: 		case GPIOE_BASE_ADDR: pos = 0x10;  break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable8:
0x043E	0x2010    MOVS	R0, #16
0x0440	0xE01E    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 345 :: 		case GPIOF_BASE_ADDR: pos = 0x20;  break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable9:
0x0442	0x2020    MOVS	R0, #32
0x0444	0xE01C    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 348 :: 		case GPIOG_BASE_ADDR: pos = 0x40;  break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable10:
0x0446	0x2040    MOVS	R0, #64
0x0448	0xE01A    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 351 :: 		case GPIOH_BASE_ADDR: pos = 0x80;  break;
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable11:
0x044A	0x2080    MOVS	R0, #128
0x044C	0xE018    B	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3
;hal_ll_gpio_port.c, 363 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable2:
0x044E	0x4910    LDR	R1, [PC, #64]
0x0450	0x428A    CMP	R2, R1
0x0452	0xD0EC    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable4
0x0454	0x490F    LDR	R1, [PC, #60]
0x0456	0x428A    CMP	R2, R1
0x0458	0xD0EB    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable5
0x045A	0x490F    LDR	R1, [PC, #60]
0x045C	0x428A    CMP	R2, R1
0x045E	0xD0EA    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable6
0x0460	0x490E    LDR	R1, [PC, #56]
0x0462	0x428A    CMP	R2, R1
0x0464	0xD0E9    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable7
0x0466	0x490E    LDR	R1, [PC, #56]
0x0468	0x428A    CMP	R2, R1
0x046A	0xD0E8    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable8
0x046C	0x490D    LDR	R1, [PC, #52]
0x046E	0x428A    CMP	R2, R1
0x0470	0xD0E7    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable9
0x0472	0x490D    LDR	R1, [PC, #52]
0x0474	0x428A    CMP	R2, R1
0x0476	0xD0E6    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable10
0x0478	0x490C    LDR	R1, [PC, #48]
0x047A	0x428A    CMP	R2, R1
0x047C	0xD0E5    BEQ	L_hal_ll_gpio_port_hal_ll_gpio_clock_enable11
0x047E	0x4618    MOV	R0, R3
L_hal_ll_gpio_port_hal_ll_gpio_clock_enable3:
;hal_ll_gpio_port.c, 385 :: 		*(uint32_t *)RCC_GPIOCLOCK |= pos;
0x0480	0x4A0B    LDR	R2, [PC, #44]
0x0482	0x6811    LDR	R1, [R2, #0]
0x0484	0x4301    ORRS	R1, R0
0x0486	0x6011    STR	R1, [R2, #0]
;hal_ll_gpio_port.c, 387 :: 		}
L_end_hal_ll_gpio_clock_enable:
0x0488	0xB001    ADD	SP, SP, #4
0x048A	0x4770    BX	LR
0x048C	0xFC00FFFF  	#-1024
0x0490	0x00004002  	#1073872896
0x0494	0x04004002  	#1073873920
0x0498	0x08004002  	#1073874944
0x049C	0x0C004002  	#1073875968
0x04A0	0x10004002  	#1073876992
0x04A4	0x14004002  	#1073878016
0x04A8	0x18004002  	#1073879040
0x04AC	0x1C004002  	#1073880064
0x04B0	0x38304002  	#1073887280
; end of hal_ll_gpio_port_hal_ll_gpio_clock_enable
hal_ll_gpio_port_hal_ll_gpio_pin_index:
;hal_ll_gpio_port.c, 260 :: 		static uint8_t hal_ll_gpio_pin_index( hal_ll_pin_name_t name )
0x03F0	0xB081    SUB	SP, SP, #4
;hal_ll_gpio_port.c, 262 :: 		return ( uint8_t )name % PORT_SIZE;
0x03F2	0xB2C1    UXTB	R1, R0
0x03F4	0xF001010F  AND	R1, R1, #15
0x03F8	0xB2C8    UXTB	R0, R1
;hal_ll_gpio_port.c, 263 :: 		}
L_end_hal_ll_gpio_pin_index:
0x03FA	0xB001    ADD	SP, SP, #4
0x03FC	0x4770    BX	LR
; end of hal_ll_gpio_port_hal_ll_gpio_pin_index
_hal_ll_gpio_pin_mask:
;hal_ll_gpio_port.c, 270 :: 		uint32_t hal_ll_gpio_pin_mask( hal_ll_pin_name_t name )
0x0188	0xB081    SUB	SP, SP, #4
0x018A	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_gpio_port.c, 272 :: 		return ( ( uint32_t )0x01 << hal_ll_gpio_pin_index( name ) );
0x018E	0xF000F92F  BL	hal_ll_gpio_port_hal_ll_gpio_pin_index+0
0x0192	0xF04F0101  MOV	R1, #1
0x0196	0x4081    LSLS	R1, R0
0x0198	0x4608    MOV	R0, R1
;hal_ll_gpio_port.c, 273 :: 		}
L_end_hal_ll_gpio_pin_mask:
0x019A	0xF8DDE000  LDR	LR, [SP, #0]
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _hal_ll_gpio_pin_mask
hal_ll_gpio_port_hal_ll_gpio_config:
;hal_ll_gpio_port.c, 396 :: 		static void hal_ll_gpio_config( uint32_t *port, uint16_t pin_mask, uint32_t config )
0x01A4	0xB082    SUB	SP, SP, #8
0x01A6	0xF8CDE000  STR	LR, [SP, #0]
0x01AA	0xB28D    UXTH	R5, R1
0x01AC	0x4617    MOV	R7, R2
;hal_ll_gpio_port.c, 398 :: 		uint32_t pin_pos       = 0;
;hal_ll_gpio_port.c, 399 :: 		uint32_t pos           = 0;
;hal_ll_gpio_port.c, 400 :: 		uint32_t current_pin   = 0;
;hal_ll_gpio_port.c, 402 :: 		uint32_t mode          = 0;
;hal_ll_gpio_port.c, 403 :: 		uint32_t speed         = 0;
;hal_ll_gpio_port.c, 404 :: 		uint32_t otype         = 0;
;hal_ll_gpio_port.c, 405 :: 		uint32_t pull          = 0;
;hal_ll_gpio_port.c, 409 :: 		port_ptr = ( hal_ll_gpio_base_handle_t *)port;
0x01AE	0x4606    MOV	R6, R0
;hal_ll_gpio_port.c, 411 :: 		hal_ll_gpio_clock_enable( port );
0x01B0	0xF000F936  BL	hal_ll_gpio_port_hal_ll_gpio_clock_enable+0
;hal_ll_gpio_port.c, 413 :: 		if ( pin_mask == GPIO_PIN_MASK_LOW )
0x01B4	0xF1B50FFF  CMP	R5, #255
0x01B8	0xD125    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config12
;hal_ll_gpio_port.c, 415 :: 		port_ptr->moder &= HAL_LL_NIBBLE_HIGH_32BIT;
0x01BA	0x6834    LDR	R4, [R6, #0]
0x01BC	0x4B83    LDR	R3, [PC, #524]
0x01BE	0xEA040303  AND	R3, R4, R3, LSL #0
0x01C2	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 416 :: 		if ( config == GPIO_CFG_DIGITAL_OUTPUT )
0x01C4	0x4B82    LDR	R3, [PC, #520]
0x01C6	0x429F    CMP	R7, R3
0x01C8	0xD114    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config13
;hal_ll_gpio_port.c, 418 :: 		port_ptr->moder     |= 0x00005555;
0x01CA	0x6834    LDR	R4, [R6, #0]
0x01CC	0xF2455355  MOVW	R3, #21845
0x01D0	0xEA440303  ORR	R3, R4, R3, LSL #0
0x01D4	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 419 :: 		port_ptr->otyper    &= 0xFFFFFF00;
0x01D6	0x1D35    ADDS	R5, R6, #4
0x01D8	0x682C    LDR	R4, [R5, #0]
0x01DA	0xF06F03FF  MVN	R3, #255
0x01DE	0xEA040303  AND	R3, R4, R3, LSL #0
0x01E2	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 420 :: 		port_ptr->ospeedr   |= HAL_LL_NIBBLE_LOW_32BIT;
0x01E4	0xF2060508  ADDW	R5, R6, #8
0x01E8	0x682C    LDR	R4, [R5, #0]
0x01EA	0x4B7A    LDR	R3, [PC, #488]
0x01EC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x01F0	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 421 :: 		return;
0x01F2	0xE0E6    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 422 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config13:
;hal_ll_gpio_port.c, 423 :: 		if ( config == GPIO_CFG_DIGITAL_INPUT )
0x01F4	0x2F42    CMP	R7, #66
0x01F6	0xD105    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config14
;hal_ll_gpio_port.c, 425 :: 		port_ptr->moder     &= HAL_LL_NIBBLE_HIGH_32BIT;
0x01F8	0x6834    LDR	R4, [R6, #0]
0x01FA	0x4B74    LDR	R3, [PC, #464]
0x01FC	0xEA040303  AND	R3, R4, R3, LSL #0
0x0200	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 426 :: 		return;
0x0202	0xE0DE    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 427 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config14:
;hal_ll_gpio_port.c, 428 :: 		}
0x0204	0xE026    B	L_hal_ll_gpio_port_hal_ll_gpio_config15
L_hal_ll_gpio_port_hal_ll_gpio_config12:
;hal_ll_gpio_port.c, 429 :: 		else if ( pin_mask == GPIO_PIN_MASK_HIGH )
0x0206	0xF5B54F7F  CMP	R5, #65280
0x020A	0xD123    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config16
;hal_ll_gpio_port.c, 431 :: 		port_ptr->moder &= HAL_LL_NIBBLE_LOW_32BIT;
0x020C	0x6834    LDR	R4, [R6, #0]
0x020E	0x4B71    LDR	R3, [PC, #452]
0x0210	0xEA040303  AND	R3, R4, R3, LSL #0
0x0214	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 432 :: 		if ( config == GPIO_CFG_DIGITAL_OUTPUT )
0x0216	0x4B6E    LDR	R3, [PC, #440]
0x0218	0x429F    CMP	R7, R3
0x021A	0xD113    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config17
;hal_ll_gpio_port.c, 434 :: 		port_ptr->moder     |= 0x55550000;
0x021C	0x6834    LDR	R4, [R6, #0]
0x021E	0x4B6E    LDR	R3, [PC, #440]
0x0220	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0224	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 435 :: 		port_ptr->otyper    &= 0xFFFF00FF;
0x0226	0x1D35    ADDS	R5, R6, #4
0x0228	0x682C    LDR	R4, [R5, #0]
0x022A	0xF46F437F  MVN	R3, #65280
0x022E	0xEA040303  AND	R3, R4, R3, LSL #0
0x0232	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 436 :: 		port_ptr->ospeedr   |= HAL_LL_NIBBLE_HIGH_32BIT;
0x0234	0xF2060508  ADDW	R5, R6, #8
0x0238	0x682C    LDR	R4, [R5, #0]
0x023A	0x4B64    LDR	R3, [PC, #400]
0x023C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0240	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 437 :: 		return;
0x0242	0xE0BE    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 438 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config17:
;hal_ll_gpio_port.c, 439 :: 		if ( config == GPIO_CFG_DIGITAL_INPUT )
0x0244	0x2F42    CMP	R7, #66
0x0246	0xD105    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config18
;hal_ll_gpio_port.c, 441 :: 		port_ptr->moder     &= HAL_LL_NIBBLE_LOW_32BIT;
0x0248	0x6834    LDR	R4, [R6, #0]
0x024A	0x4B62    LDR	R3, [PC, #392]
0x024C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0250	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 442 :: 		return;
0x0252	0xE0B6    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 443 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config18:
;hal_ll_gpio_port.c, 444 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config16:
L_hal_ll_gpio_port_hal_ll_gpio_config15:
;hal_ll_gpio_port.c, 446 :: 		if ( pin_mask == GPIO_PIN_MASK_ALL )
0x0254	0x4B5F    LDR	R3, [PC, #380]
0x0256	0x429D    CMP	R5, R3
0x0258	0xD112    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config19
;hal_ll_gpio_port.c, 448 :: 		if ( config == GPIO_CFG_DIGITAL_OUTPUT )
0x025A	0x4B5D    LDR	R3, [PC, #372]
0x025C	0x429F    CMP	R7, R3
0x025E	0xD10A    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config20
;hal_ll_gpio_port.c, 450 :: 		port_ptr->moder     = 0x55555555;
0x0260	0xF04F3355  MOV	R3, #1431655765
0x0264	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 451 :: 		port_ptr->otyper    = 0;
0x0266	0x1D34    ADDS	R4, R6, #4
0x0268	0x2300    MOVS	R3, #0
0x026A	0x6023    STR	R3, [R4, #0]
;hal_ll_gpio_port.c, 452 :: 		port_ptr->ospeedr   = HAL_LL_NIBBLE_HIGH_32BIT;
0x026C	0xF2060408  ADDW	R4, R6, #8
0x0270	0x4B56    LDR	R3, [PC, #344]
0x0272	0x6023    STR	R3, [R4, #0]
;hal_ll_gpio_port.c, 453 :: 		return;
0x0274	0xE0A5    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 454 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config20:
;hal_ll_gpio_port.c, 455 :: 		if ( config == GPIO_CFG_DIGITAL_INPUT )
0x0276	0x2F42    CMP	R7, #66
0x0278	0xD102    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config21
;hal_ll_gpio_port.c, 457 :: 		port_ptr->moder     = 0;
0x027A	0x2300    MOVS	R3, #0
0x027C	0x6033    STR	R3, [R6, #0]
;hal_ll_gpio_port.c, 458 :: 		return;
0x027E	0xE0A0    B	L_end_hal_ll_gpio_config
;hal_ll_gpio_port.c, 459 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config21:
;hal_ll_gpio_port.c, 460 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config19:
;hal_ll_gpio_port.c, 462 :: 		if ( config & GPIO_CFG_MODE_ANALOG )
0x0280	0xF0070301  AND	R3, R7, #1
0x0284	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config22
;hal_ll_gpio_port.c, 463 :: 		mode = 3;
0x0286	0x2003    MOVS	R0, #3
0x0288	0xE00A    B	L_hal_ll_gpio_port_hal_ll_gpio_config23
L_hal_ll_gpio_port_hal_ll_gpio_config22:
;hal_ll_gpio_port.c, 464 :: 		else if ( config & GPIO_CFG_MODE_ALT_FUNCTION )
0x028A	0xF0070308  AND	R3, R7, #8
0x028E	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config24
;hal_ll_gpio_port.c, 465 :: 		mode = 2;
0x0290	0x2002    MOVS	R0, #2
0x0292	0xE005    B	L_hal_ll_gpio_port_hal_ll_gpio_config25
L_hal_ll_gpio_port_hal_ll_gpio_config24:
;hal_ll_gpio_port.c, 466 :: 		else if ( config & GPIO_CFG_MODE_OUTPUT )
0x0294	0xF0070304  AND	R3, R7, #4
0x0298	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config26
;hal_ll_gpio_port.c, 467 :: 		mode = 1;
0x029A	0x2001    MOVS	R0, #1
0x029C	0xE000    B	L_hal_ll_gpio_port_hal_ll_gpio_config27
L_hal_ll_gpio_port_hal_ll_gpio_config26:
;hal_ll_gpio_port.c, 469 :: 		mode = 0;
0x029E	0x2000    MOVS	R0, #0
L_hal_ll_gpio_port_hal_ll_gpio_config27:
L_hal_ll_gpio_port_hal_ll_gpio_config25:
L_hal_ll_gpio_port_hal_ll_gpio_config23:
;hal_ll_gpio_port.c, 478 :: 		if ( config & ( GPIO_CFG_SPEED_VERY_HIGH | GPIO_CFG_SPEED_MAX ) )
0x02A0	0x4B4E    LDR	R3, [PC, #312]
0x02A2	0xEA070303  AND	R3, R7, R3, LSL #0
0x02A6	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config28
;hal_ll_gpio_port.c, 479 :: 		speed = 3;
0x02A8	0x2103    MOVS	R1, #3
0x02AA	0xE00F    B	L_hal_ll_gpio_port_hal_ll_gpio_config29
L_hal_ll_gpio_port_hal_ll_gpio_config28:
;hal_ll_gpio_port.c, 484 :: 		else if ( config & GPIO_CFG_SPEED_HIGH )
0x02AC	0xF4076380  AND	R3, R7, #1024
0x02B0	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config30
;hal_ll_gpio_port.c, 485 :: 		speed = 2;
0x02B2	0x2102    MOVS	R1, #2
0x02B4	0xE00A    B	L_hal_ll_gpio_port_hal_ll_gpio_config31
L_hal_ll_gpio_port_hal_ll_gpio_config30:
;hal_ll_gpio_port.c, 491 :: 		else if ( config & GPIO_CFG_SPEED_MEDIUM )
0x02B6	0xF4077300  AND	R3, R7, #512
0x02BA	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config32
;hal_ll_gpio_port.c, 492 :: 		speed = 1;
0x02BC	0x2101    MOVS	R1, #1
0x02BE	0xE005    B	L_hal_ll_gpio_port_hal_ll_gpio_config33
L_hal_ll_gpio_port_hal_ll_gpio_config32:
;hal_ll_gpio_port.c, 493 :: 		else if ( config & GPIO_CFG_SPEED_LOW )
0x02C0	0xF0070300  AND	R3, R7, #0
0x02C4	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config34
;hal_ll_gpio_port.c, 494 :: 		speed = 0;
0x02C6	0x2100    MOVS	R1, #0
0x02C8	0xE000    B	L_hal_ll_gpio_port_hal_ll_gpio_config35
L_hal_ll_gpio_port_hal_ll_gpio_config34:
;hal_ll_gpio_port.c, 496 :: 		speed = 0;
0x02CA	0x2100    MOVS	R1, #0
L_hal_ll_gpio_port_hal_ll_gpio_config35:
L_hal_ll_gpio_port_hal_ll_gpio_config33:
L_hal_ll_gpio_port_hal_ll_gpio_config31:
L_hal_ll_gpio_port_hal_ll_gpio_config29:
;hal_ll_gpio_port.c, 498 :: 		if ( config & GPIO_CFG_OTYPE_OD )
0x02CC	0xF0070320  AND	R3, R7, #32
0x02D0	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config36
;hal_ll_gpio_port.c, 499 :: 		otype = 1;
0x02D2	0x2201    MOVS	R2, #1
0x02D4	0xE000    B	L_hal_ll_gpio_port_hal_ll_gpio_config37
L_hal_ll_gpio_port_hal_ll_gpio_config36:
;hal_ll_gpio_port.c, 501 :: 		otype = 0;
0x02D6	0x2200    MOVS	R2, #0
L_hal_ll_gpio_port_hal_ll_gpio_config37:
;hal_ll_gpio_port.c, 503 :: 		if ( config & GPIO_CFG_PULL_DOWN )
0x02D8	0xF4077380  AND	R3, R7, #256
0x02DC	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config38
;hal_ll_gpio_port.c, 504 :: 		pull = 2;
0x02DE	0x2302    MOVS	R3, #2
0x02E0	0xE005    B	L_hal_ll_gpio_port_hal_ll_gpio_config39
L_hal_ll_gpio_port_hal_ll_gpio_config38:
;hal_ll_gpio_port.c, 505 :: 		else if ( config & GPIO_CFG_PULL_UP )
0x02E2	0xF0070380  AND	R3, R7, #128
0x02E6	0xB10B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config40
;hal_ll_gpio_port.c, 506 :: 		pull = 1;
0x02E8	0x2301    MOVS	R3, #1
0x02EA	0xE000    B	L_hal_ll_gpio_port_hal_ll_gpio_config41
L_hal_ll_gpio_port_hal_ll_gpio_config40:
;hal_ll_gpio_port.c, 508 :: 		pull = 0;
0x02EC	0x2300    MOVS	R3, #0
L_hal_ll_gpio_port_hal_ll_gpio_config41:
L_hal_ll_gpio_port_hal_ll_gpio_config39:
;hal_ll_gpio_port.c, 510 :: 		for ( pin_pos = 0x00; pin_pos < 0x10; pin_pos++ )
0x02EE	0xF2400A00  MOVW	R10, #0
0x02F2	0x9201    STR	R2, [SP, #4]
0x02F4	0xFA1FF985  UXTH	R9, R5
0x02F8	0x46B8    MOV	R8, R7
0x02FA	0x4637    MOV	R7, R6
0x02FC	0x4606    MOV	R6, R0
0x02FE	0x4618    MOV	R0, R3
0x0300	0x460A    MOV	R2, R1
0x0302	0x9901    LDR	R1, [SP, #4]
L_hal_ll_gpio_port_hal_ll_gpio_config42:
0x0304	0xF1BA0F10  CMP	R10, #16
0x0308	0xD25B    BCS	L_hal_ll_gpio_port_hal_ll_gpio_config43
;hal_ll_gpio_port.c, 512 :: 		pos = ( ( uint32_t )0x01 ) << pin_pos;
0x030A	0xF04F0301  MOV	R3, #1
0x030E	0xFA03F40A  LSL	R4, R3, R10
;hal_ll_gpio_port.c, 513 :: 		current_pin = ( pin_mask ) & pos;
0x0312	0xEA090304  AND	R3, R9, R4, LSL #0
;hal_ll_gpio_port.c, 515 :: 		if ( current_pin == pos )
0x0316	0x42A3    CMP	R3, R4
0x0318	0xD150    BNE	L_hal_ll_gpio_port_hal_ll_gpio_config45
;hal_ll_gpio_port.c, 517 :: 		port_ptr->moder &= ~( GPIO_MODER_MODER0 << ( pin_pos * 2 ) );
0x031A	0xEA4F044A  LSL	R4, R10, #1
0x031E	0xF04F0303  MOV	R3, #3
0x0322	0x40A3    LSLS	R3, R4
0x0324	0x43DC    MVN	R4, R3
0x0326	0x683B    LDR	R3, [R7, #0]
0x0328	0x4023    ANDS	R3, R4
0x032A	0x603B    STR	R3, [R7, #0]
;hal_ll_gpio_port.c, 518 :: 		port_ptr->moder |= ( ( ( uint32_t )mode ) << ( pin_pos * 2 ) );
0x032C	0xEA4F034A  LSL	R3, R10, #1
0x0330	0xFA06F403  LSL	R4, R6, R3
0x0334	0x683B    LDR	R3, [R7, #0]
0x0336	0x4323    ORRS	R3, R4
0x0338	0x603B    STR	R3, [R7, #0]
;hal_ll_gpio_port.c, 520 :: 		if ( config & ( GPIO_CFG_MODE_OUTPUT | GPIO_CFG_MODE_ALT_FUNCTION ) )
0x033A	0xF008030C  AND	R3, R8, #12
0x033E	0xB33B    CBZ	R3, L_hal_ll_gpio_port_hal_ll_gpio_config46
;hal_ll_gpio_port.c, 522 :: 		port_ptr->ospeedr &= ~( GPIO_OSPEEDER_OSPEEDR0 << ( pin_pos * 2 ) );
0x0340	0xF2070508  ADDW	R5, R7, #8
0x0344	0xEA4F044A  LSL	R4, R10, #1
0x0348	0xF04F0303  MOV	R3, #3
0x034C	0x40A3    LSLS	R3, R4
0x034E	0x43DC    MVN	R4, R3
0x0350	0x682B    LDR	R3, [R5, #0]
0x0352	0x4023    ANDS	R3, R4
0x0354	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 523 :: 		port_ptr->ospeedr |= ( ( uint32_t )( speed ) << ( pin_pos * 2 ) );
0x0356	0xF2070508  ADDW	R5, R7, #8
0x035A	0xEA4F034A  LSL	R3, R10, #1
0x035E	0xFA02F403  LSL	R4, R2, R3
0x0362	0x682B    LDR	R3, [R5, #0]
0x0364	0x4323    ORRS	R3, R4
0x0366	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 525 :: 		port_ptr->otyper &= ~( GPIO_OTYPER_OT_0 << ( ( uint16_t )pin_pos ) ) ;
0x0368	0x1D3D    ADDS	R5, R7, #4
0x036A	0xFA1FF48A  UXTH	R4, R10
0x036E	0xF04F0301  MOV	R3, #1
0x0372	0x40A3    LSLS	R3, R4
0x0374	0x43DC    MVN	R4, R3
0x0376	0x682B    LDR	R3, [R5, #0]
0x0378	0x4023    ANDS	R3, R4
0x037A	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 526 :: 		port_ptr->otyper |= ( uint16_t )( ( ( uint16_t )otype ) << ( ( uint16_t )pin_pos ) );
0x037C	0x1D3D    ADDS	R5, R7, #4
0x037E	0xFA1FF48A  UXTH	R4, R10
0x0382	0xB28B    UXTH	R3, R1
0x0384	0xFA03F404  LSL	R4, R3, R4
0x0388	0xB2A4    UXTH	R4, R4
0x038A	0x682B    LDR	R3, [R5, #0]
0x038C	0x4323    ORRS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 527 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config46:
;hal_ll_gpio_port.c, 529 :: 		port_ptr->pupdr &= ~( GPIO_PUPDR_PUPDR0 << ( ( uint16_t )pin_pos * 2 ) );
0x0390	0xF207050C  ADDW	R5, R7, #12
0x0394	0xFA1FF38A  UXTH	R3, R10
0x0398	0x005C    LSLS	R4, R3, #1
0x039A	0xB2A4    UXTH	R4, R4
0x039C	0xF04F0303  MOV	R3, #3
0x03A0	0x40A3    LSLS	R3, R4
0x03A2	0x43DC    MVN	R4, R3
0x03A4	0x682B    LDR	R3, [R5, #0]
0x03A6	0x4023    ANDS	R3, R4
0x03A8	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 530 :: 		port_ptr->pupdr |= ( ( ( uint32_t )pull ) << ( pin_pos * 2 ) );
0x03AA	0xF207050C  ADDW	R5, R7, #12
0x03AE	0xEA4F034A  LSL	R3, R10, #1
0x03B2	0xFA00F403  LSL	R4, R0, R3
0x03B6	0x682B    LDR	R3, [R5, #0]
0x03B8	0x4323    ORRS	R3, R4
0x03BA	0x602B    STR	R3, [R5, #0]
;hal_ll_gpio_port.c, 531 :: 		}
L_hal_ll_gpio_port_hal_ll_gpio_config45:
;hal_ll_gpio_port.c, 532 :: 		}
;hal_ll_gpio_port.c, 510 :: 		for ( pin_pos = 0x00; pin_pos < 0x10; pin_pos++ )
0x03BC	0xF10A0A01  ADD	R10, R10, #1
;hal_ll_gpio_port.c, 532 :: 		}
0x03C0	0xE7A0    B	L_hal_ll_gpio_port_hal_ll_gpio_config42
L_hal_ll_gpio_port_hal_ll_gpio_config43:
;hal_ll_gpio_port.c, 533 :: 		}
L_end_hal_ll_gpio_config:
0x03C2	0xF8DDE000  LDR	LR, [SP, #0]
0x03C6	0xB002    ADD	SP, SP, #8
0x03C8	0x4770    BX	LR
0x03CA	0xBF00    NOP
0x03CC	0x0000FFFF  	#-65536
0x03D0	0x00140008  	#524308
0x03D4	0xFFFF0000  	#65535
0x03D8	0x00005555  	#1431633920
0x03DC	0x08000008  	#526336
; end of hal_ll_gpio_port_hal_ll_gpio_config
hal_ll_uart_hal_ll_uart_map_pins:
;hal_ll_uart.c, 1135 :: 		static void hal_ll_uart_map_pins( uint8_t module_index, hal_ll_uart_pin_id *index_list ) {
0x0784	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1137 :: 		hal_ll_uart_hw_specifics_map[module_index].pins.tx_pin.pin_name = hal_ll_uart_tx_map[ index_list[module_index].pin_tx ].pin;
0x0786	0x2224    MOVS	R2, #36
0x0788	0xFB02F300  MUL	R3, R2, R0
0x078C	0x4A23    LDR	R2, [PC, #140]
0x078E	0x18D2    ADDS	R2, R2, R3
0x0790	0xF2020408  ADDW	R4, R2, #8
0x0794	0x0082    LSLS	R2, R0, #2
0x0796	0x188A    ADDS	R2, R1, R2
0x0798	0x8813    LDRH	R3, [R2, #0]
0x079A	0x220C    MOVS	R2, #12
0x079C	0x4353    MULS	R3, R2, R3
0x079E	0x4A20    LDR	R2, [PC, #128]
0x07A0	0x18D2    ADDS	R2, R2, R3
0x07A2	0x1C92    ADDS	R2, R2, #2
0x07A4	0x8812    LDRH	R2, [R2, #0]
0x07A6	0x8022    STRH	R2, [R4, #0]
;hal_ll_uart.c, 1138 :: 		hal_ll_uart_hw_specifics_map[module_index].pins.rx_pin.pin_name = hal_ll_uart_rx_map[ index_list[module_index].pin_rx ].pin;
0x07A8	0x2224    MOVS	R2, #36
0x07AA	0xFB02F300  MUL	R3, R2, R0
0x07AE	0x4A1B    LDR	R2, [PC, #108]
0x07B0	0x18D2    ADDS	R2, R2, R3
0x07B2	0x3208    ADDS	R2, #8
0x07B4	0xF2020408  ADDW	R4, R2, #8
0x07B8	0x0082    LSLS	R2, R0, #2
0x07BA	0x188A    ADDS	R2, R1, R2
0x07BC	0x1C92    ADDS	R2, R2, #2
0x07BE	0x8813    LDRH	R3, [R2, #0]
0x07C0	0x220C    MOVS	R2, #12
0x07C2	0x4353    MULS	R3, R2, R3
0x07C4	0x4A17    LDR	R2, [PC, #92]
0x07C6	0x18D2    ADDS	R2, R2, R3
0x07C8	0x1C92    ADDS	R2, R2, #2
0x07CA	0x8812    LDRH	R2, [R2, #0]
0x07CC	0x8022    STRH	R2, [R4, #0]
;hal_ll_uart.c, 1140 :: 		hal_ll_uart_hw_specifics_map[module_index].pins.tx_pin.pin_af = hal_ll_uart_tx_map[ index_list[module_index].pin_tx ].af;
0x07CE	0x2224    MOVS	R2, #36
0x07D0	0xFB02F300  MUL	R3, R2, R0
0x07D4	0x4A11    LDR	R2, [PC, #68]
0x07D6	0x18D2    ADDS	R2, R2, R3
0x07D8	0x3208    ADDS	R2, #8
0x07DA	0x1D14    ADDS	R4, R2, #4
0x07DC	0x0082    LSLS	R2, R0, #2
0x07DE	0x188A    ADDS	R2, R1, R2
0x07E0	0x8813    LDRH	R3, [R2, #0]
0x07E2	0x220C    MOVS	R2, #12
0x07E4	0x4353    MULS	R3, R2, R3
0x07E6	0x4A0E    LDR	R2, [PC, #56]
0x07E8	0x18D2    ADDS	R2, R2, R3
0x07EA	0x3208    ADDS	R2, #8
0x07EC	0x6812    LDR	R2, [R2, #0]
0x07EE	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1141 :: 		hal_ll_uart_hw_specifics_map[module_index].pins.rx_pin.pin_af = hal_ll_uart_rx_map[ index_list[module_index].pin_rx ].af;
0x07F0	0x2224    MOVS	R2, #36
0x07F2	0xFB02F300  MUL	R3, R2, R0
0x07F6	0x4A09    LDR	R2, [PC, #36]
0x07F8	0x18D2    ADDS	R2, R2, R3
0x07FA	0x3208    ADDS	R2, #8
0x07FC	0x3208    ADDS	R2, #8
0x07FE	0x1D14    ADDS	R4, R2, #4
0x0800	0x0082    LSLS	R2, R0, #2
0x0802	0x188A    ADDS	R2, R1, R2
0x0804	0x1C92    ADDS	R2, R2, #2
0x0806	0x8813    LDRH	R3, [R2, #0]
0x0808	0x220C    MOVS	R2, #12
0x080A	0x4353    MULS	R3, R2, R3
0x080C	0x4A05    LDR	R2, [PC, #20]
0x080E	0x18D2    ADDS	R2, R2, R3
0x0810	0x3208    ADDS	R2, #8
0x0812	0x6812    LDR	R2, [R2, #0]
0x0814	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1142 :: 		}
L_end_hal_ll_uart_map_pins:
0x0816	0xB001    ADD	SP, SP, #4
0x0818	0x4770    BX	LR
0x081A	0xBF00    NOP
0x081C	0x010C2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map+0
0x0820	0x61800000  	hal_ll_uart_hal_ll_uart_tx_map+0
0x0824	0x60E40000  	hal_ll_uart_hal_ll_uart_rx_map+0
; end of hal_ll_uart_hal_ll_uart_map_pins
_ring_buf8_is_empty:
;ring.c, 82 :: 		bool ring_buf8_is_empty( ring_buf8_t *ring )
0x4450	0xB081    SUB	SP, SP, #4
;ring.c, 84 :: 		return ring->size == 0;
0x4452	0xF2000108  ADDW	R1, R0, #8
0x4456	0x6809    LDR	R1, [R1, #0]
0x4458	0x2900    CMP	R1, #0
0x445A	0xF2400100  MOVW	R1, #0
0x445E	0xD100    BNE	L__ring_buf8_is_empty7
0x4460	0x2101    MOVS	R1, #1
L__ring_buf8_is_empty7:
0x4462	0xB2C8    UXTB	R0, R1
;ring.c, 85 :: 		}
L_end_ring_buf8_is_empty:
0x4464	0xB001    ADD	SP, SP, #4
0x4466	0x4770    BX	LR
; end of _ring_buf8_is_empty
_ring_buf8_init:
;ring.c, 49 :: 		void ring_buf8_init( ring_buf8_t *ring, uint8_t *buf, size_t capacity )
0x1548	0xB081    SUB	SP, SP, #4
0x154A	0xF8CDE000  STR	LR, [SP, #0]
0x154E	0x4606    MOV	R6, R0
0x1550	0x4688    MOV	R8, R1
0x1552	0x4617    MOV	R7, R2
;ring.c, 51 :: 		memset( buf, 0x00, capacity );
0x1554	0xB23A    SXTH	R2, R7
0x1556	0x2100    MOVS	R1, #0
0x1558	0x4640    MOV	R0, R8
0x155A	0xF002F9F1  BL	_memset+0
;ring.c, 53 :: 		ring->buffer = buf;
0x155E	0xF8C68000  STR	R8, [R6, #0]
;ring.c, 54 :: 		ring->capacity = capacity;
0x1562	0x1D33    ADDS	R3, R6, #4
0x1564	0x601F    STR	R7, [R3, #0]
;ring.c, 55 :: 		}
L_end_ring_buf8_init:
0x1566	0xF8DDE000  LDR	LR, [SP, #0]
0x156A	0xB001    ADD	SP, SP, #4
0x156C	0x4770    BX	LR
; end of _ring_buf8_init
_hal_ll_uart_register_irq_handler:
;hal_ll_uart.c, 654 :: 		void hal_ll_uart_register_irq_handler( handle_t *handle, hal_ll_uart_isr_t handler, handle_t obj )
0x1758	0xB081    SUB	SP, SP, #4
0x175A	0xF8CDE000  STR	LR, [SP, #0]
0x175E	0x4615    MOV	R5, R2
;hal_ll_uart.c, 656 :: 		irq_handler = handler;
0x1760	0x4B05    LDR	R3, [PC, #20]
0x1762	0x6019    STR	R1, [R3, #0]
;hal_ll_uart.c, 657 :: 		objects[ hal_ll_uart_find_index( handle ) ] = obj;
0x1764	0xF7FFF860  BL	hal_ll_uart_hal_ll_uart_find_index+0
0x1768	0x0084    LSLS	R4, R0, #2
0x176A	0x4B04    LDR	R3, [PC, #16]
0x176C	0x191B    ADDS	R3, R3, R4
0x176E	0x601D    STR	R5, [R3, #0]
;hal_ll_uart.c, 658 :: 		}
L_end_hal_ll_uart_register_irq_handler:
0x1770	0xF8DDE000  LDR	LR, [SP, #0]
0x1774	0xB001    ADD	SP, SP, #4
0x1776	0x4770    BX	LR
0x1778	0x05C02000  	hal_ll_uart_irq_handler+0
0x177C	0x05C42000  	hal_ll_uart_objects+0
; end of _hal_ll_uart_register_irq_handler
hal_ll_uart_hal_ll_uart_find_index:
;hal_ll_uart.c, 1006 :: 		static uint8_t hal_ll_uart_find_index( handle_t *handle ) {
0x0828	0xB081    SUB	SP, SP, #4
0x082A	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 1007 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x082E	0x6800    LDR	R0, [R0, #0]
0x0830	0xF003FBAC  BL	hal_ll_uart_hal_ll_get_specifics+0
0x0834	0x4908    LDR	R1, [PC, #32]
0x0836	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 1009 :: 		if( hal_ll_uart_hw_specifics_map_local->base != HAL_LL_MODULE_ERROR ) {
0x0838	0x6801    LDR	R1, [R0, #0]
0x083A	0xF1B13FFF  CMP	R1, #-1
0x083E	0xD005    BEQ	L_hal_ll_uart_hal_ll_uart_find_index61
;hal_ll_uart.c, 1010 :: 		return hal_ll_uart_hw_specifics_map_local->module_index;
0x0840	0x4905    LDR	R1, [PC, #20]
0x0842	0x6809    LDR	R1, [R1, #0]
0x0844	0x1D09    ADDS	R1, R1, #4
0x0846	0x8809    LDRH	R1, [R1, #0]
0x0848	0xB2C8    UXTB	R0, R1
0x084A	0xE000    B	L_end_hal_ll_uart_find_index
;hal_ll_uart.c, 1011 :: 		} else {
L_hal_ll_uart_hal_ll_uart_find_index61:
;hal_ll_uart.c, 1012 :: 		return NULL;
0x084C	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 1013 :: 		}
;hal_ll_uart.c, 1014 :: 		}
L_end_hal_ll_uart_find_index:
0x084E	0xF8DDE000  LDR	LR, [SP, #0]
0x0852	0xB001    ADD	SP, SP, #4
0x0854	0x4770    BX	LR
0x0856	0xBF00    NOP
0x0858	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of hal_ll_uart_hal_ll_uart_find_index
hal_ll_uart_hal_ll_get_specifics:
;hal_ll_uart.c, 1063 :: 		static hal_ll_uart_hw_specifics_map_t *hal_ll_get_specifics( handle_t handle ) {
0x3F8C	0xB081    SUB	SP, SP, #4
0x3F8E	0x4601    MOV	R1, R0
;hal_ll_uart.c, 1064 :: 		uint8_t hal_ll_module_count = sizeof(hal_ll_module_state) / (sizeof(hal_ll_uart_handle_register_t));
0x3F90	0x2006    MOVS	R0, #6
0x3F92	0xB2C3    UXTB	R3, R0
0x3F94	0x4608    MOV	R0, R1
;hal_ll_uart.c, 1067 :: 		while( hal_ll_module_count-- ) {
L_hal_ll_uart_hal_ll_get_specifics80:
0x3F96	0xB2DA    UXTB	R2, R3
0x3F98	0x1E59    SUBS	R1, R3, #1
0x3F9A	0xB2CC    UXTB	R4, R1
0x3F9C	0xB19A    CBZ	R2, L_hal_ll_uart_hal_ll_get_specifics81
;hal_ll_uart.c, 1068 :: 		if (hal_ll_uart_get_base_from_hal_handle == hal_ll_uart_hw_specifics_map[hal_ll_module_count].base) {
0x3F9E	0x6801    LDR	R1, [R0, #0]
0x3FA0	0x6809    LDR	R1, [R1, #0]
0x3FA2	0x680B    LDR	R3, [R1, #0]
0x3FA4	0x2124    MOVS	R1, #36
0x3FA6	0xFB01F204  MUL	R2, R1, R4
0x3FAA	0x490B    LDR	R1, [PC, #44]
0x3FAC	0x1889    ADDS	R1, R1, R2
0x3FAE	0x6809    LDR	R1, [R1, #0]
0x3FB0	0x428B    CMP	R3, R1
0x3FB2	0xD106    BNE	L_hal_ll_uart_hal_ll_get_specifics82
;hal_ll_uart.c, 1069 :: 		return &hal_ll_uart_hw_specifics_map[hal_ll_module_count];
0x3FB4	0x2124    MOVS	R1, #36
0x3FB6	0xFB01F204  MUL	R2, R1, R4
0x3FBA	0x4907    LDR	R1, [PC, #28]
0x3FBC	0x1889    ADDS	R1, R1, R2
0x3FBE	0x4608    MOV	R0, R1
0x3FC0	0xE008    B	L_end_hal_ll_get_specifics
;hal_ll_uart.c, 1070 :: 		}
L_hal_ll_uart_hal_ll_get_specifics82:
;hal_ll_uart.c, 1071 :: 		}
0x3FC2	0xB2E3    UXTB	R3, R4
0x3FC4	0xE7E7    B	L_hal_ll_uart_hal_ll_get_specifics80
L_hal_ll_uart_hal_ll_get_specifics81:
;hal_ll_uart.c, 1073 :: 		return &hal_ll_uart_hw_specifics_map[hal_ll_module_error];
0x3FC6	0x4905    LDR	R1, [PC, #20]
0x3FC8	0x780A    LDRB	R2, [R1, #0]
0x3FCA	0x2124    MOVS	R1, #36
0x3FCC	0x434A    MULS	R2, R1, R2
0x3FCE	0x4902    LDR	R1, [PC, #8]
0x3FD0	0x1889    ADDS	R1, R1, R2
0x3FD2	0x4608    MOV	R0, R1
;hal_ll_uart.c, 1074 :: 		}
L_end_hal_ll_get_specifics:
0x3FD4	0xB001    ADD	SP, SP, #4
0x3FD6	0x4770    BX	LR
0x3FD8	0x010C2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map+0
0x3FDC	0x021F2000  	hal_ll_uart_hal_ll_get_specifics_hal_ll_module_error_L0+0
; end of hal_ll_uart_hal_ll_get_specifics
_hal_ll_core_enable_interrupts:
;hal_ll_core.c, 48 :: 		void hal_ll_core_enable_interrupts( void )
0x1780	0xB081    SUB	SP, SP, #4
;hal_ll_core.c, 50 :: 		hal_ll_core_enable_int_asm;
0x1782	0xB662    CPSIE	i
;hal_ll_core.c, 51 :: 		}
L_end_hal_ll_core_enable_interrupts:
0x1784	0xB001    ADD	SP, SP, #4
0x1786	0x4770    BX	LR
; end of _hal_ll_core_enable_interrupts
_uart_set_baud:
;drv_uart.c, 129 :: 		err_t uart_set_baud( uart_t *obj, uint32_t baud )
0x3D04	0xB084    SUB	SP, SP, #16
0x3D06	0xF8CDE000  STR	LR, [SP, #0]
0x3D0A	0x460B    MOV	R3, R1
0x3D0C	0x4601    MOV	R1, R0
;drv_uart.c, 131 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x3D0E	0x9301    STR	R3, [SP, #4]
0x3D10	0x9102    STR	R1, [SP, #8]
0x3D12	0x4608    MOV	R0, R1
0x3D14	0x2100    MOVS	R1, #0
0x3D16	0xF7FFFCD3  BL	drv_uart__acquire+0
0x3D1A	0x9902    LDR	R1, [SP, #8]
0x3D1C	0x9B01    LDR	R3, [SP, #4]
0x3D1E	0xF1B03FFF  CMP	R0, #-1
0x3D22	0xD031    BEQ	L_uart_set_baud9
;drv_uart.c, 133 :: 		obj->config.baud = baud;
0x3D24	0x1D0A    ADDS	R2, R1, #4
0x3D26	0x1D12    ADDS	R2, R2, #4
0x3D28	0x6013    STR	R3, [R2, #0]
;drv_uart.c, 137 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3D2A	0x9101    STR	R1, [SP, #4]
0x3D2C	0x4608    MOV	R0, R1
0x3D2E	0xF7FFFC77  BL	drv_uart_hal_is_handle_null+0
0x3D32	0x9901    LDR	R1, [SP, #4]
0x3D34	0x9003    STR	R0, [SP, #12]
;drv_uart.c, 140 :: 		if ( !hal_handle )
0x3D36	0xB910    CBNZ	R0, L_uart_set_baud10
;drv_uart.c, 141 :: 		return HAL_UART_ERROR;
0x3D38	0xF04F30FF  MOV	R0, #-1
0x3D3C	0xE026    B	L_end_uart_set_baud
L_uart_set_baud10:
;drv_uart.c, 143 :: 		if ( !obj->config.baud )
0x3D3E	0x1D0A    ADDS	R2, R1, #4
0x3D40	0x1D12    ADDS	R2, R2, #4
0x3D42	0x6812    LDR	R2, [R2, #0]
0x3D44	0xB912    CBNZ	R2, L_uart_set_baud11
;drv_uart.c, 144 :: 		return HAL_UART_ERROR;
0x3D46	0xF04F30FF  MOV	R0, #-1
0x3D4A	0xE01F    B	L_end_uart_set_baud
L_uart_set_baud11:
;drv_uart.c, 146 :: 		hal_handle->init_state = false;
0x3D4C	0x9A03    LDR	R2, [SP, #12]
0x3D4E	0xF2020308  ADDW	R3, R2, #8
0x3D52	0x2200    MOVS	R2, #0
0x3D54	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 148 :: 		hal_status = hal_ll_uart_set_baud( (handle_t *)&hal_handle, obj->config.baud );
0x3D56	0x1D0A    ADDS	R2, R1, #4
0x3D58	0x1D12    ADDS	R2, R2, #4
0x3D5A	0x6812    LDR	R2, [R2, #0]
0x3D5C	0x4613    MOV	R3, R2
0x3D5E	0xAA03    ADD	R2, SP, #12
0x3D60	0x4619    MOV	R1, R3
0x3D62	0x4610    MOV	R0, R2
0x3D64	0xF7FFFC7C  BL	_hal_ll_uart_set_baud+0
0x3D68	0x4601    MOV	R1, R0
;drv_uart.c, 150 :: 		if ( hal_status == HAL_UART_WRONG_PINS || hal_status == HAL_UART_MODULE_ERROR )
0x3D6A	0x2801    CMP	R0, #1
0x3D6C	0xD002    BEQ	L__uart_set_baud102
0x3D6E	0x2902    CMP	R1, #2
0x3D70	0xD000    BEQ	L__uart_set_baud101
0x3D72	0xE002    B	L_uart_set_baud14
L__uart_set_baud102:
L__uart_set_baud101:
;drv_uart.c, 152 :: 		return HAL_UART_ERROR;
0x3D74	0xF04F30FF  MOV	R0, #-1
0x3D78	0xE008    B	L_end_uart_set_baud
;drv_uart.c, 153 :: 		} else {
L_uart_set_baud14:
;drv_uart.c, 154 :: 		hal_handle->init_state = true;
0x3D7A	0x9A03    LDR	R2, [SP, #12]
0x3D7C	0xF2020308  ADDW	R3, R2, #8
0x3D80	0x2201    MOVS	R2, #1
0x3D82	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 155 :: 		return HAL_UART_SUCCESS;
0x3D84	0x2000    MOVS	R0, #0
0x3D86	0xE001    B	L_end_uart_set_baud
;drv_uart.c, 156 :: 		}
;drv_uart.c, 158 :: 		} else {
L_uart_set_baud9:
;drv_uart.c, 159 :: 		return UART_ERROR;
0x3D88	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 160 :: 		}
;drv_uart.c, 161 :: 		}
L_end_uart_set_baud:
0x3D8C	0xF8DDE000  LDR	LR, [SP, #0]
0x3D90	0xB004    ADD	SP, SP, #16
0x3D92	0x4770    BX	LR
; end of _uart_set_baud
drv_uart_hal_is_handle_null:
;drv_uart.c, 53 :: 		static handle_t hal_is_handle_null( handle_t *hal_module_handle )
0x3620	0xB081    SUB	SP, SP, #4
0x3622	0x4601    MOV	R1, R0
;drv_uart.c, 55 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(uart, module_state_count);
0x3624	0x2006    MOVS	R0, _uart_module_state_count
0x3626	0xB2C3    UXTB	R3, R0
0x3628	0x4608    MOV	R0, R1
;drv_uart.c, 61 :: 		while( hal_module_state_count-- )
L_drv_uart_hal_is_handle_null0:
0x362A	0xB2DA    UXTB	R2, R3
0x362C	0x1E59    SUBS	R1, R3, #1
0x362E	0xB2CC    UXTB	R4, R1
0x3630	0xB182    CBZ	R2, L_drv_uart_hal_is_handle_null1
;drv_uart.c, 70 :: 		if ( *hal_module_handle == ( handle_t )&DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_state_count ].hal_uart_handle )
0x3632	0x6803    LDR	R3, [R0, #0]
0x3634	0x210C    MOVS	R1, #12
0x3636	0xFB01F204  MUL	R2, R1, R4
0x363A	0x4908    LDR	R1, [PC, #32]
0x363C	0x1889    ADDS	R1, R1, R2
0x363E	0x428B    CMP	R3, R1
0x3640	0xD106    BNE	L_drv_uart_hal_is_handle_null2
;drv_uart.c, 72 :: 		return ( handle_t )&DRV_TO_HAL_PREFIXED(uart, hal_module_state)[ hal_module_state_count ].hal_uart_handle;
0x3642	0x210C    MOVS	R1, #12
0x3644	0xFB01F204  MUL	R2, R1, R4
0x3648	0x4904    LDR	R1, [PC, #16]
0x364A	0x1889    ADDS	R1, R1, R2
0x364C	0x4608    MOV	R0, R1
0x364E	0xE002    B	L_end_hal_is_handle_null
;drv_uart.c, 73 :: 		}
L_drv_uart_hal_is_handle_null2:
;drv_uart.c, 75 :: 		}
0x3650	0xB2E3    UXTB	R3, R4
0x3652	0xE7EA    B	L_drv_uart_hal_is_handle_null0
L_drv_uart_hal_is_handle_null1:
;drv_uart.c, 77 :: 		return ACQUIRE_SUCCESS;
0x3654	0x2000    MOVS	R0, #0
;drv_uart.c, 78 :: 		}
L_end_hal_is_handle_null:
0x3656	0xB001    ADD	SP, SP, #4
0x3658	0x4770    BX	LR
0x365A	0xBF00    NOP
0x365C	0x05682000  	_uart_hal_module_state+0
; end of drv_uart_hal_is_handle_null
_hal_ll_uart_set_baud:
;hal_ll_uart.c, 557 :: 		hal_ll_err_t hal_ll_uart_set_baud( handle_t *handle, uint32_t baud ) {
0x3660	0xB081    SUB	SP, SP, #4
0x3662	0xF8CDE000  STR	LR, [SP, #0]
0x3666	0x460D    MOV	R5, R1
;hal_ll_uart.c, 558 :: 		low_level_handle = hal_ll_uart_get_handle;
0x3668	0x6802    LDR	R2, [R0, #0]
0x366A	0x6813    LDR	R3, [R2, #0]
0x366C	0x4A12    LDR	R2, [PC, #72]
0x366E	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 559 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x3670	0x6800    LDR	R0, [R0, #0]
0x3672	0xF000FC8B  BL	hal_ll_uart_hal_ll_get_specifics+0
0x3676	0x4C11    LDR	R4, [PC, #68]
0x3678	0x6020    STR	R0, [R4, #0]
;hal_ll_uart.c, 561 :: 		low_level_handle->init_ll_state = false;
0x367A	0x4A0F    LDR	R2, [PC, #60]
0x367C	0x6812    LDR	R2, [R2, #0]
0x367E	0xF2020308  ADDW	R3, R2, #8
0x3682	0x2200    MOVS	R2, #0
0x3684	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 563 :: 		hal_ll_uart_hw_specifics_map_local->baud_rate.baud = baud;
0x3686	0x4622    MOV	R2, R4
0x3688	0x6812    LDR	R2, [R2, #0]
0x368A	0x3218    ADDS	R2, #24
0x368C	0x6015    STR	R5, [R2, #0]
;hal_ll_uart.c, 565 :: 		hal_ll_uart_init(hal_ll_uart_hw_specifics_map_local);
0x368E	0x4622    MOV	R2, R4
0x3690	0x6812    LDR	R2, [R2, #0]
0x3692	0x4610    MOV	R0, R2
0x3694	0xF7FFFAC6  BL	hal_ll_uart_hal_ll_uart_init+0
;hal_ll_uart.c, 567 :: 		low_level_handle->init_ll_state = true;
0x3698	0x4A07    LDR	R2, [PC, #28]
0x369A	0x6812    LDR	R2, [R2, #0]
0x369C	0xF2020308  ADDW	R3, R2, #8
0x36A0	0x2201    MOVS	R2, #1
0x36A2	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 569 :: 		return hal_ll_uart_hw_specifics_map_local->baud_rate.real_baud;
0x36A4	0x4A05    LDR	R2, [PC, #20]
0x36A6	0x6812    LDR	R2, [R2, #0]
0x36A8	0x3218    ADDS	R2, #24
0x36AA	0x1D12    ADDS	R2, R2, #4
0x36AC	0x6812    LDR	R2, [R2, #0]
0x36AE	0x4610    MOV	R0, R2
;hal_ll_uart.c, 570 :: 		}
L_end_hal_ll_uart_set_baud:
0x36B0	0xF8DDE000  LDR	LR, [SP, #0]
0x36B4	0xB001    ADD	SP, SP, #4
0x36B6	0x4770    BX	LR
0x36B8	0x05B82000  	hal_ll_uart_low_level_handle+0
0x36BC	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_set_baud
hal_ll_uart_hal_ll_uart_init:
;hal_ll_uart.c, 1383 :: 		static void hal_ll_uart_init( hal_ll_uart_hw_specifics_map_t *map ) {
0x2C24	0xB082    SUB	SP, SP, #8
0x2C26	0xF8CDE000  STR	LR, [SP, #0]
0x2C2A	0x9001    STR	R0, [SP, #4]
;hal_ll_uart.c, 1384 :: 		hal_ll_uart_set_clock( map, true );
0x2C2C	0x2101    MOVS	R1, #1
0x2C2E	0x9801    LDR	R0, [SP, #4]
0x2C30	0xF7FEFB66  BL	hal_ll_uart_hal_ll_uart_set_clock+0
;hal_ll_uart.c, 1386 :: 		hal_ll_uart_alternate_functions_set_state( map, true );
0x2C34	0x2101    MOVS	R1, #1
0x2C36	0x9801    LDR	R0, [SP, #4]
0x2C38	0xF7FDFE96  BL	hal_ll_uart_hal_ll_uart_alternate_functions_set_state+0
;hal_ll_uart.c, 1388 :: 		hal_ll_uart_hw_init( map );
0x2C3C	0x9801    LDR	R0, [SP, #4]
0x2C3E	0xF7FEF911  BL	hal_ll_uart_hal_ll_uart_hw_init+0
;hal_ll_uart.c, 1389 :: 		}
L_end_hal_ll_uart_init:
0x2C42	0xF8DDE000  LDR	LR, [SP, #0]
0x2C46	0xB002    ADD	SP, SP, #8
0x2C48	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_init
hal_ll_uart_hal_ll_uart_set_clock:
;hal_ll_uart.c, 1076 :: 		static void hal_ll_uart_set_clock( hal_ll_uart_hw_specifics_map_t *map, bool hal_ll_state ) {
0x1300	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1077 :: 		switch ( map->module_index )
0x1302	0x1D05    ADDS	R5, R0, #4
0x1304	0xE060    B	L_hal_ll_uart_hal_ll_uart_set_clock83
;hal_ll_uart.c, 1080 :: 		case ( hal_ll_uart_module_num(UART_MODULE_1) ):
L_hal_ll_uart_hal_ll_uart_set_clock85:
;hal_ll_uart.c, 1081 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB2ENR, HAL_LL_USART1EN )):(clear_reg_bit( _RCC_APB2ENR, HAL_LL_USART1EN ));
0x1306	0x2901    CMP	R1, #1
0x1308	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock86
0x130A	0x4B3A    LDR	R3, [PC, #232]
0x130C	0x681A    LDR	R2, [R3, #0]
0x130E	0xF0420210  ORR	R2, R2, #16
0x1312	0x601A    STR	R2, [R3, #0]
0x1314	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock87
L_hal_ll_uart_hal_ll_uart_set_clock86:
0x1316	0x4C37    LDR	R4, [PC, #220]
0x1318	0x6823    LDR	R3, [R4, #0]
0x131A	0xF06F0210  MVN	R2, #16
0x131E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1322	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock87:
;hal_ll_uart.c, 1082 :: 		break;
0x1324	0xE064    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1085 :: 		case ( hal_ll_uart_module_num(UART_MODULE_2) ):
L_hal_ll_uart_hal_ll_uart_set_clock88:
;hal_ll_uart.c, 1086 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB1ENR, HAL_LL_USART2EN )):(clear_reg_bit( _RCC_APB1ENR, HAL_LL_USART2EN ));
0x1326	0x2901    CMP	R1, #1
0x1328	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock89
0x132A	0x4B33    LDR	R3, [PC, #204]
0x132C	0x681A    LDR	R2, [R3, #0]
0x132E	0xF4423200  ORR	R2, R2, #131072
0x1332	0x601A    STR	R2, [R3, #0]
0x1334	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock90
L_hal_ll_uart_hal_ll_uart_set_clock89:
0x1336	0x4C30    LDR	R4, [PC, #192]
0x1338	0x6823    LDR	R3, [R4, #0]
0x133A	0xF46F3200  MVN	R2, #131072
0x133E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1342	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock90:
;hal_ll_uart.c, 1087 :: 		break;
0x1344	0xE054    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1090 :: 		case ( hal_ll_uart_module_num(UART_MODULE_3) ):
L_hal_ll_uart_hal_ll_uart_set_clock91:
;hal_ll_uart.c, 1091 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB1ENR, HAL_LL_USART3EN )):(clear_reg_bit( _RCC_APB1ENR, HAL_LL_USART3EN ));
0x1346	0x2901    CMP	R1, #1
0x1348	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock92
0x134A	0x4B2B    LDR	R3, [PC, #172]
0x134C	0x681A    LDR	R2, [R3, #0]
0x134E	0xF4422280  ORR	R2, R2, #262144
0x1352	0x601A    STR	R2, [R3, #0]
0x1354	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock93
L_hal_ll_uart_hal_ll_uart_set_clock92:
0x1356	0x4C28    LDR	R4, [PC, #160]
0x1358	0x6823    LDR	R3, [R4, #0]
0x135A	0xF46F2280  MVN	R2, #262144
0x135E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1362	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock93:
;hal_ll_uart.c, 1092 :: 		break;
0x1364	0xE044    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1095 :: 		case ( hal_ll_uart_module_num(UART_MODULE_4) ):
L_hal_ll_uart_hal_ll_uart_set_clock94:
;hal_ll_uart.c, 1096 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB1ENR, HAL_LL_UART4EN )):(clear_reg_bit( _RCC_APB1ENR, HAL_LL_UART4EN ));
0x1366	0x2901    CMP	R1, #1
0x1368	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock95
0x136A	0x4B23    LDR	R3, [PC, #140]
0x136C	0x681A    LDR	R2, [R3, #0]
0x136E	0xF4422200  ORR	R2, R2, #524288
0x1372	0x601A    STR	R2, [R3, #0]
0x1374	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock96
L_hal_ll_uart_hal_ll_uart_set_clock95:
0x1376	0x4C20    LDR	R4, [PC, #128]
0x1378	0x6823    LDR	R3, [R4, #0]
0x137A	0xF46F2200  MVN	R2, #524288
0x137E	0xEA030202  AND	R2, R3, R2, LSL #0
0x1382	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock96:
;hal_ll_uart.c, 1097 :: 		break;
0x1384	0xE034    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1100 :: 		case ( hal_ll_uart_module_num(UART_MODULE_5) ):
L_hal_ll_uart_hal_ll_uart_set_clock97:
;hal_ll_uart.c, 1101 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB1ENR, HAL_LL_UART5EN )):(clear_reg_bit( _RCC_APB1ENR, HAL_LL_UART5EN ));
0x1386	0x2901    CMP	R1, #1
0x1388	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock98
0x138A	0x4B1B    LDR	R3, [PC, #108]
0x138C	0x681A    LDR	R2, [R3, #0]
0x138E	0xF4421280  ORR	R2, R2, #1048576
0x1392	0x601A    STR	R2, [R3, #0]
0x1394	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock99
L_hal_ll_uart_hal_ll_uart_set_clock98:
0x1396	0x4C18    LDR	R4, [PC, #96]
0x1398	0x6823    LDR	R3, [R4, #0]
0x139A	0xF46F1280  MVN	R2, #1048576
0x139E	0xEA030202  AND	R2, R3, R2, LSL #0
0x13A2	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock99:
;hal_ll_uart.c, 1102 :: 		break;
0x13A4	0xE024    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1105 :: 		case ( hal_ll_uart_module_num(UART_MODULE_6) ):
L_hal_ll_uart_hal_ll_uart_set_clock100:
;hal_ll_uart.c, 1106 :: 		(hal_ll_state == true)?(set_reg_bit( _RCC_APB2ENR, HAL_LL_USART6EN )):(clear_reg_bit( _RCC_APB2ENR, HAL_LL_USART6EN ));
0x13A6	0x2901    CMP	R1, #1
0x13A8	0xD105    BNE	L_hal_ll_uart_hal_ll_uart_set_clock101
0x13AA	0x4B12    LDR	R3, [PC, #72]
0x13AC	0x681A    LDR	R2, [R3, #0]
0x13AE	0xF0420220  ORR	R2, R2, #32
0x13B2	0x601A    STR	R2, [R3, #0]
0x13B4	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_clock102
L_hal_ll_uart_hal_ll_uart_set_clock101:
0x13B6	0x4C0F    LDR	R4, [PC, #60]
0x13B8	0x6823    LDR	R3, [R4, #0]
0x13BA	0xF06F0220  MVN	R2, #32
0x13BE	0xEA030202  AND	R2, R3, R2, LSL #0
0x13C2	0x6022    STR	R2, [R4, #0]
L_hal_ll_uart_hal_ll_uart_set_clock102:
;hal_ll_uart.c, 1107 :: 		break;
0x13C4	0xE014    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1130 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_clock103:
;hal_ll_uart.c, 1131 :: 		break;
0x13C6	0xE013    B	L_hal_ll_uart_hal_ll_uart_set_clock84
;hal_ll_uart.c, 1132 :: 		}
L_hal_ll_uart_hal_ll_uart_set_clock83:
0x13C8	0x882A    LDRH	R2, [R5, #0]
0x13CA	0x2A00    CMP	R2, #0
0x13CC	0xF43FAF9B  BEQ	L_hal_ll_uart_hal_ll_uart_set_clock85
0x13D0	0x882A    LDRH	R2, [R5, #0]
0x13D2	0x2A01    CMP	R2, #1
0x13D4	0xD0A7    BEQ	L_hal_ll_uart_hal_ll_uart_set_clock88
0x13D6	0x882A    LDRH	R2, [R5, #0]
0x13D8	0x2A02    CMP	R2, #2
0x13DA	0xD0B4    BEQ	L_hal_ll_uart_hal_ll_uart_set_clock91
0x13DC	0x882A    LDRH	R2, [R5, #0]
0x13DE	0x2A03    CMP	R2, #3
0x13E0	0xD0C1    BEQ	L_hal_ll_uart_hal_ll_uart_set_clock94
0x13E2	0x882A    LDRH	R2, [R5, #0]
0x13E4	0x2A04    CMP	R2, #4
0x13E6	0xD0CE    BEQ	L_hal_ll_uart_hal_ll_uart_set_clock97
0x13E8	0x882A    LDRH	R2, [R5, #0]
0x13EA	0x2A05    CMP	R2, #5
0x13EC	0xD0DB    BEQ	L_hal_ll_uart_hal_ll_uart_set_clock100
0x13EE	0xE7EA    B	L_hal_ll_uart_hal_ll_uart_set_clock103
L_hal_ll_uart_hal_ll_uart_set_clock84:
;hal_ll_uart.c, 1133 :: 		}
L_end_hal_ll_uart_set_clock:
0x13F0	0xB001    ADD	SP, SP, #4
0x13F2	0x4770    BX	LR
0x13F4	0x38444002  	1073887300
0x13F8	0x38404002  	1073887296
; end of hal_ll_uart_hal_ll_uart_set_clock
hal_ll_uart_hal_ll_uart_hw_init:
;hal_ll_uart.c, 1365 :: 		static void hal_ll_uart_hw_init( hal_ll_uart_hw_specifics_map_t *map ) {
0x0E64	0xB081    SUB	SP, SP, #4
0x0E66	0xF8CDE000  STR	LR, [SP, #0]
0x0E6A	0x4680    MOV	R8, R0
;hal_ll_uart.c, 1366 :: 		hal_ll_uart_clear_regs( map->base );
0x0E6C	0xF8D81000  LDR	R1, [R8, #0]
0x0E70	0x4608    MOV	R0, R1
0x0E72	0xF7FFFEB7  BL	hal_ll_uart_hal_ll_uart_clear_regs+0
;hal_ll_uart.c, 1368 :: 		hal_ll_uart_set_data_bits_bare_metal( map );
0x0E76	0x4640    MOV	R0, R8
0x0E78	0xF7FFFECC  BL	hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal+0
;hal_ll_uart.c, 1370 :: 		hal_ll_uart_set_parity_bare_metal( map );
0x0E7C	0x4640    MOV	R0, R8
0x0E7E	0xF7FFFDB9  BL	hal_ll_uart_hal_ll_uart_set_parity_bare_metal+0
;hal_ll_uart.c, 1372 :: 		hal_ll_uart_set_stop_bits_bare_metal( map );
0x0E82	0x4640    MOV	R0, R8
0x0E84	0xF7FFFDDE  BL	hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal+0
;hal_ll_uart.c, 1374 :: 		hal_ll_uart_set_baud_bare_metal( map );
0x0E88	0x4640    MOV	R0, R8
0x0E8A	0xF7FFFE0D  BL	hal_ll_uart_hal_ll_uart_set_baud_bare_metal+0
;hal_ll_uart.c, 1376 :: 		hal_ll_uart_set_transmitter( map->base, HAL_LL_UART_ENABLE );
0x0E8E	0xF8D81000  LDR	R1, [R8, #0]
0x0E92	0x4608    MOV	R0, R1
0x0E94	0x2101    MOVS	R1, #1
0x0E96	0xF7FFFEDB  BL	hal_ll_uart_hal_ll_uart_set_transmitter+0
;hal_ll_uart.c, 1378 :: 		hal_ll_uart_set_receiver( map->base, HAL_LL_UART_ENABLE );
0x0E9A	0xF8D81000  LDR	R1, [R8, #0]
0x0E9E	0x4608    MOV	R0, R1
0x0EA0	0x2101    MOVS	R1, #1
0x0EA2	0xF7FFFF87  BL	hal_ll_uart_hal_ll_uart_set_receiver+0
;hal_ll_uart.c, 1380 :: 		hal_ll_uart_set_module( map->base, HAL_LL_UART_ENABLE );
0x0EA6	0xF8D81000  LDR	R1, [R8, #0]
0x0EAA	0x4608    MOV	R0, R1
0x0EAC	0x2101    MOVS	R1, #1
0x0EAE	0xF7FFFF9B  BL	hal_ll_uart_hal_ll_uart_set_module+0
;hal_ll_uart.c, 1381 :: 		}
L_end_hal_ll_uart_hw_init:
0x0EB2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EB6	0xB001    ADD	SP, SP, #4
0x0EB8	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_hw_init
hal_ll_uart_hal_ll_uart_clear_regs:
;hal_ll_uart.c, 1359 :: 		static void hal_ll_uart_clear_regs( hal_ll_uart_base_handle_t *hal_ll_hw_reg ) {
0x0BE4	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1360 :: 		hal_ll_hw_reg->cr1 &= HAL_LL_UART_IT_CR1_MASK;
0x0BE6	0xF200020C  ADDW	R2, R0, #12
0x0BEA	0x6811    LDR	R1, [R2, #0]
0x0BEC	0xF40171F8  AND	R1, R1, #496
0x0BF0	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1361 :: 		hal_ll_hw_reg->cr2 &= HAL_LL_UART_IT_CR2_MASK;
0x0BF2	0xF2000210  ADDW	R2, R0, #16
0x0BF6	0x6811    LDR	R1, [R2, #0]
0x0BF8	0xF0010140  AND	R1, R1, #64
0x0BFC	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1362 :: 		hal_ll_hw_reg->cr3 &= HAL_LL_UART_IT_CR3_MASK;
0x0BFE	0xF2000314  ADDW	R3, R0, #20
0x0C02	0x681A    LDR	R2, [R3, #0]
0x0C04	0x4902    LDR	R1, [PC, #8]
0x0C06	0xEA020101  AND	R1, R2, R1, LSL #0
0x0C0A	0x6019    STR	R1, [R3, #0]
;hal_ll_uart.c, 1363 :: 		}
L_end_hal_ll_uart_clear_regs:
0x0C0C	0xB001    ADD	SP, SP, #4
0x0C0E	0x4770    BX	LR
0x0C10	0x04010000  	#1025
; end of hal_ll_uart_hal_ll_uart_clear_regs
hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal:
;hal_ll_uart.c, 1274 :: 		static void hal_ll_uart_set_data_bits_bare_metal( hal_ll_uart_hw_specifics_map_t *map ) {
0x0C14	0xB081    SUB	SP, SP, #4
0x0C16	0x4602    MOV	R2, R0
;hal_ll_uart.c, 1275 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = hal_ll_uart_get_base_struct(map->base);
0x0C18	0x6811    LDR	R1, [R2, #0]
0x0C1A	0x4608    MOV	R0, R1
;hal_ll_uart.c, 1277 :: 		switch ( map->data_bit )
0x0C1C	0xF2020322  ADDW	R3, R2, #34
0x0C20	0xE00C    B	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal125
;hal_ll_uart.c, 1279 :: 		case HAL_LL_UART_DATA_BITS_8:
L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal127:
;hal_ll_uart.c, 1280 :: 		hal_ll_hw_reg->cr1 |= DATA_BIT_8;
0x0C22	0xF200020C  ADDW	R2, R0, #12
0x0C26	0x6811    LDR	R1, [R2, #0]
0x0C28	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1281 :: 		break;
0x0C2A	0xE00E    B	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal126
;hal_ll_uart.c, 1282 :: 		case HAL_LL_UART_DATA_BITS_9:
L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal128:
;hal_ll_uart.c, 1283 :: 		hal_ll_hw_reg->cr1 |= DATA_BIT_9;
0x0C2C	0xF200020C  ADDW	R2, R0, #12
0x0C30	0x6811    LDR	R1, [R2, #0]
0x0C32	0xF4415180  ORR	R1, R1, #4096
0x0C36	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1284 :: 		break;
0x0C38	0xE007    B	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal126
;hal_ll_uart.c, 1286 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal129:
;hal_ll_uart.c, 1287 :: 		break;
0x0C3A	0xE006    B	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal126
;hal_ll_uart.c, 1288 :: 		}
L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal125:
0x0C3C	0x7819    LDRB	R1, [R3, #0]
0x0C3E	0x2901    CMP	R1, #1
0x0C40	0xD0EF    BEQ	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal127
0x0C42	0x7819    LDRB	R1, [R3, #0]
0x0C44	0x2902    CMP	R1, #2
0x0C46	0xD0F1    BEQ	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal128
0x0C48	0xE7F7    B	L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal129
L_hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal126:
;hal_ll_uart.c, 1289 :: 		}
L_end_hal_ll_uart_set_data_bits_bare_metal:
0x0C4A	0xB001    ADD	SP, SP, #4
0x0C4C	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal
hal_ll_uart_hal_ll_uart_set_parity_bare_metal:
;hal_ll_uart.c, 1291 :: 		static void hal_ll_uart_set_parity_bare_metal( hal_ll_uart_hw_specifics_map_t *map ) {
0x09F4	0xB081    SUB	SP, SP, #4
0x09F6	0x4602    MOV	R2, R0
;hal_ll_uart.c, 1292 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = hal_ll_uart_get_base_struct(map->base);
0x09F8	0x6811    LDR	R1, [R2, #0]
0x09FA	0x4608    MOV	R0, R1
;hal_ll_uart.c, 1294 :: 		switch ( map->parity )
0x09FC	0xF2020320  ADDW	R3, R2, #32
0x0A00	0xE013    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal130
;hal_ll_uart.c, 1296 :: 		case HAL_LL_UART_PARITY_NONE:
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal132:
;hal_ll_uart.c, 1297 :: 		hal_ll_hw_reg->cr1 |= PARITY_NO;
0x0A02	0xF200020C  ADDW	R2, R0, #12
0x0A06	0x6811    LDR	R1, [R2, #0]
0x0A08	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1298 :: 		break;
0x0A0A	0xE018    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal131
;hal_ll_uart.c, 1299 :: 		case HAL_LL_UART_PARITY_EVEN:
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal133:
;hal_ll_uart.c, 1300 :: 		hal_ll_hw_reg->cr1 |= PARITY_ENABLED | PARITY_EVEN;
0x0A0C	0xF200020C  ADDW	R2, R0, #12
0x0A10	0x6811    LDR	R1, [R2, #0]
0x0A12	0xF4416180  ORR	R1, R1, #1024
0x0A16	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1301 :: 		break;
0x0A18	0xE011    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal131
;hal_ll_uart.c, 1302 :: 		case HAL_LL_UART_PARITY_ODD:
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal134:
;hal_ll_uart.c, 1303 :: 		hal_ll_hw_reg->cr1 |= PARITY_ENABLED | PARITY_ODD;
0x0A1A	0xF200020C  ADDW	R2, R0, #12
0x0A1E	0x6811    LDR	R1, [R2, #0]
0x0A20	0xF44161C0  ORR	R1, R1, #1536
0x0A24	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1304 :: 		break;
0x0A26	0xE00A    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal131
;hal_ll_uart.c, 1306 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal135:
;hal_ll_uart.c, 1307 :: 		break;
0x0A28	0xE009    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal131
;hal_ll_uart.c, 1308 :: 		}
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal130:
0x0A2A	0x7819    LDRB	R1, [R3, #0]
0x0A2C	0x2900    CMP	R1, #0
0x0A2E	0xD0E8    BEQ	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal132
0x0A30	0x7819    LDRB	R1, [R3, #0]
0x0A32	0x2901    CMP	R1, #1
0x0A34	0xD0EA    BEQ	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal133
0x0A36	0x7819    LDRB	R1, [R3, #0]
0x0A38	0x2902    CMP	R1, #2
0x0A3A	0xD0EE    BEQ	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal134
0x0A3C	0xE7F4    B	L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal135
L_hal_ll_uart_hal_ll_uart_set_parity_bare_metal131:
;hal_ll_uart.c, 1309 :: 		}
L_end_hal_ll_uart_set_parity_bare_metal:
0x0A3E	0xB001    ADD	SP, SP, #4
0x0A40	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_parity_bare_metal
hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal:
;hal_ll_uart.c, 1251 :: 		static void hal_ll_uart_set_stop_bits_bare_metal( hal_ll_uart_hw_specifics_map_t *map ) {
0x0A44	0xB081    SUB	SP, SP, #4
0x0A46	0x4602    MOV	R2, R0
;hal_ll_uart.c, 1252 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = hal_ll_uart_get_base_struct(map->base);
0x0A48	0x6811    LDR	R1, [R2, #0]
0x0A4A	0x4608    MOV	R0, R1
;hal_ll_uart.c, 1254 :: 		switch ( map->stop_bit )
0x0A4C	0xF2020321  ADDW	R3, R2, #33
0x0A50	0xE01A    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal118
;hal_ll_uart.c, 1256 :: 		case HAL_LL_UART_STOP_BITS_HALF:
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal120:
;hal_ll_uart.c, 1257 :: 		hal_ll_hw_reg->cr2 |= STOP_BITS_HALF;
0x0A52	0xF2000210  ADDW	R2, R0, #16
0x0A56	0x6811    LDR	R1, [R2, #0]
0x0A58	0xF4415180  ORR	R1, R1, #4096
0x0A5C	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1258 :: 		break;
0x0A5E	0xE020    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119
;hal_ll_uart.c, 1259 :: 		case HAL_LL_UART_STOP_BITS_ONE:
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal121:
;hal_ll_uart.c, 1260 :: 		hal_ll_hw_reg->cr2 |= STOP_BITS_ONE;
0x0A60	0xF2000210  ADDW	R2, R0, #16
0x0A64	0x6811    LDR	R1, [R2, #0]
0x0A66	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1261 :: 		break;
0x0A68	0xE01B    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119
;hal_ll_uart.c, 1262 :: 		case HAL_LL_UART_STOP_BITS_ONE_AND_A_HALF:
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal122:
;hal_ll_uart.c, 1263 :: 		hal_ll_hw_reg->cr2 |= STOP_BITS_ONE_AND_A_HALF;
0x0A6A	0xF2000210  ADDW	R2, R0, #16
0x0A6E	0x6811    LDR	R1, [R2, #0]
0x0A70	0xF4415140  ORR	R1, R1, #12288
0x0A74	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1264 :: 		break;
0x0A76	0xE014    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119
;hal_ll_uart.c, 1265 :: 		case HAL_LL_UART_STOP_BITS_TWO:
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal123:
;hal_ll_uart.c, 1266 :: 		hal_ll_hw_reg->cr2 |= STOP_BITS_TWO;
0x0A78	0xF2000210  ADDW	R2, R0, #16
0x0A7C	0x6811    LDR	R1, [R2, #0]
0x0A7E	0xF4415100  ORR	R1, R1, #8192
0x0A82	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1267 :: 		break;
0x0A84	0xE00D    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119
;hal_ll_uart.c, 1269 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal124:
;hal_ll_uart.c, 1270 :: 		break;
0x0A86	0xE00C    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119
;hal_ll_uart.c, 1271 :: 		}
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal118:
0x0A88	0x7819    LDRB	R1, [R3, #0]
0x0A8A	0x2900    CMP	R1, #0
0x0A8C	0xD0E1    BEQ	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal120
0x0A8E	0x7819    LDRB	R1, [R3, #0]
0x0A90	0x2901    CMP	R1, #1
0x0A92	0xD0E5    BEQ	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal121
0x0A94	0x7819    LDRB	R1, [R3, #0]
0x0A96	0x2902    CMP	R1, #2
0x0A98	0xD0E7    BEQ	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal122
0x0A9A	0x7819    LDRB	R1, [R3, #0]
0x0A9C	0x2903    CMP	R1, #3
0x0A9E	0xD0EB    BEQ	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal123
0x0AA0	0xE7F1    B	L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal124
L_hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal119:
;hal_ll_uart.c, 1272 :: 		}
L_end_hal_ll_uart_set_stop_bits_bare_metal:
0x0AA2	0xB001    ADD	SP, SP, #4
0x0AA4	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal
hal_ll_uart_hal_ll_uart_set_baud_bare_metal:
;hal_ll_uart.c, 1167 :: 		static void hal_ll_uart_set_baud_bare_metal( hal_ll_uart_hw_specifics_map_t *map ) {
0x0AA8	0xB082    SUB	SP, SP, #8
0x0AAA	0xF8CDE000  STR	LR, [SP, #0]
0x0AAE	0x4606    MOV	R6, R0
;hal_ll_uart.c, 1168 :: 		uint32_t reg = 0;
;hal_ll_uart.c, 1169 :: 		uint32_t integer_divider = 0;
;hal_ll_uart.c, 1170 :: 		uint32_t fractional_divider = 0;
;hal_ll_uart.c, 1171 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = hal_ll_uart_get_base_struct(map->base);
0x0AB0	0x6831    LDR	R1, [R6, #0]
0x0AB2	0x460D    MOV	R5, R1
;hal_ll_uart.c, 1172 :: 		uint32_t hal_ll_baud_value = hal_ll_uart_get_baud(hal_ll_uart_get_clock_speed(map->module_index),map->baud_rate.baud,4);
0x0AB4	0x1D31    ADDS	R1, R6, #4
0x0AB6	0x8809    LDRH	R1, [R1, #0]
0x0AB8	0xB288    UXTH	R0, R1
0x0ABA	0xF7FFFE3B  BL	hal_ll_uart_hal_ll_uart_get_clock_speed+0
0x0ABE	0xF2060118  ADDW	R1, R6, #24
0x0AC2	0x6809    LDR	R1, [R1, #0]
0x0AC4	0xEE001A90  VMOV	S1, R1
0x0AC8	0xEEF80A60  VCVT.F32.U32	S1, S1
0x0ACC	0xEE000A10  VMOV	S0, R0
0x0AD0	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0AD4	0xEEC00A20  VDIV.F32	S1, S0, S1
0x0AD8	0xEEB10A00  VMOV.F32	S0, #4
0x0ADC	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0AE0	0xEEB70A00  VMOV.F32	S0, #1
0x0AE4	0xEE300AC0  VSUB.F32	S0, S1, S0
0x0AE8	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0AEC	0xEE101A10  VMOV	R1, S0
0x0AF0	0x460F    MOV	R7, R1
;hal_ll_uart.c, 1173 :: 		uint32_t hal_ll_baud_real_value = hal_ll_uart_get_real_baud(hal_ll_uart_get_clock_speed(map->module_index),hal_ll_baud_value,4);
0x0AF2	0x1D31    ADDS	R1, R6, #4
0x0AF4	0x8809    LDRH	R1, [R1, #0]
0x0AF6	0xB288    UXTH	R0, R1
0x0AF8	0xF7FFFE1C  BL	hal_ll_uart_hal_ll_uart_get_clock_speed+0
0x0AFC	0x1C79    ADDS	R1, R7, #1
0x0AFE	0x0089    LSLS	R1, R1, #2
0x0B00	0xFBB0F2F1  UDIV	R2, R0, R1
0x0B04	0x4617    MOV	R7, R2
;hal_ll_uart.c, 1176 :: 		if( (hal_ll_uart_get_baud_error(hal_ll_baud_real_value,map->baud_rate.baud)) > HAL_LL_UART_ACCEPTABLE_ERROR ) {
0x0B06	0xF2060118  ADDW	R1, R6, #24
0x0B0A	0x6809    LDR	R1, [R1, #0]
0x0B0C	0x1A51    SUB	R1, R2, R1
0x0B0E	0xB208    SXTH	R0, R1
0x0B10	0xF7FFFDE2  BL	_abs+0
0x0B14	0xEE000A90  VMOV	S1, R0
0x0B18	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0B1C	0xF2060118  ADDW	R1, R6, #24
0x0B20	0xED110A00  VLDR.32	S0, [R1, #0]
0x0B24	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0B28	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0B2C	0x492C    LDR	R1, [PC, #176]
0x0B2E	0xEE001A10  VMOV	S0, R1
0x0B32	0xEE600A80  VMUL.F32	S1, S1, S0
0x0B36	0xEEB70A00  VMOV.F32	S0, #1
0x0B3A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0B3E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0B42	0xDD20    BLE	L_hal_ll_uart_hal_ll_uart_set_baud_bare_metal107
;hal_ll_uart.c, 1177 :: 		map->baud_rate.real_baud = hal_ll_uart_get_baud_error(hal_ll_baud_real_value,map->baud_rate.baud);
0x0B44	0xF2060218  ADDW	R2, R6, #24
0x0B48	0x1D11    ADDS	R1, R2, #4
0x0B4A	0x9101    STR	R1, [SP, #4]
0x0B4C	0x6811    LDR	R1, [R2, #0]
0x0B4E	0x1A79    SUB	R1, R7, R1
0x0B50	0xB208    SXTH	R0, R1
0x0B52	0xF7FFFDC1  BL	_abs+0
0x0B56	0xEE000A90  VMOV	S1, R0
0x0B5A	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x0B5E	0xF2060118  ADDW	R1, R6, #24
0x0B62	0xED110A00  VLDR.32	S0, [R1, #0]
0x0B66	0xEEB80A40  VCVT.F32.U32	S0, S0
0x0B6A	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0B6E	0x491C    LDR	R1, [PC, #112]
0x0B70	0xEE001A10  VMOV	S0, R1
0x0B74	0xEE200A80  VMUL.F32	S0, S1, S0
0x0B78	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x0B7C	0xEE102A10  VMOV	R2, S0
0x0B80	0x9901    LDR	R1, [SP, #4]
0x0B82	0x600A    STR	R2, [R1, #0]
;hal_ll_uart.c, 1178 :: 		} else {
0x0B84	0xE027    B	L_hal_ll_uart_hal_ll_uart_set_baud_bare_metal108
L_hal_ll_uart_hal_ll_uart_set_baud_bare_metal107:
;hal_ll_uart.c, 1179 :: 		map->baud_rate.real_baud = hal_ll_baud_real_value;
0x0B86	0xF2060118  ADDW	R1, R6, #24
0x0B8A	0x1D09    ADDS	R1, R1, #4
0x0B8C	0x600F    STR	R7, [R1, #0]
;hal_ll_uart.c, 1181 :: 		integer_divider = ( ( 25 * hal_ll_uart_get_clock_speed( map->module_index ) ) / ( 4 * ( map->baud_rate.baud ) ) );
0x0B8E	0x1D31    ADDS	R1, R6, #4
0x0B90	0x8809    LDRH	R1, [R1, #0]
0x0B92	0xB288    UXTH	R0, R1
0x0B94	0xF7FFFDCE  BL	hal_ll_uart_hal_ll_uart_get_clock_speed+0
0x0B98	0x2119    MOVS	R1, #25
0x0B9A	0xFB01F200  MUL	R2, R1, R0
0x0B9E	0xF2060118  ADDW	R1, R6, #24
0x0BA2	0x6809    LDR	R1, [R1, #0]
0x0BA4	0x0089    LSLS	R1, R1, #2
0x0BA6	0xFBB2F4F1  UDIV	R4, R2, R1
;hal_ll_uart.c, 1182 :: 		reg = ( integer_divider / 100 ) << 4;
0x0BAA	0x2164    MOVS	R1, #100
0x0BAC	0xFBB4F1F1  UDIV	R1, R4, R1
0x0BB0	0x010B    LSLS	R3, R1, #4
;hal_ll_uart.c, 1184 :: 		fractional_divider = integer_divider - ( 100 * ( reg >> 4 ) );
0x0BB2	0x091A    LSRS	R2, R3, #4
0x0BB4	0x2164    MOVS	R1, #100
0x0BB6	0x4351    MULS	R1, R2, R1
0x0BB8	0x1A61    SUB	R1, R4, R1
;hal_ll_uart.c, 1185 :: 		reg |= ( ( ( ( fractional_divider * 16 ) + 50 ) / 100 ) ) & 0x0F;
0x0BBA	0x0109    LSLS	R1, R1, #4
0x0BBC	0xF2010232  ADDW	R2, R1, #50
0x0BC0	0x2164    MOVS	R1, #100
0x0BC2	0xFBB2F1F1  UDIV	R1, R2, R1
0x0BC6	0xF001010F  AND	R1, R1, #15
0x0BCA	0xEA430101  ORR	R1, R3, R1, LSL #0
;hal_ll_uart.c, 1187 :: 		hal_ll_hw_reg->brr = ( uint16_t )reg;
0x0BCE	0xF2050208  ADDW	R2, R5, #8
0x0BD2	0xB289    UXTH	R1, R1
0x0BD4	0x6011    STR	R1, [R2, #0]
;hal_ll_uart.c, 1188 :: 		}
L_hal_ll_uart_hal_ll_uart_set_baud_bare_metal108:
;hal_ll_uart.c, 1189 :: 		}
L_end_hal_ll_uart_set_baud_bare_metal:
0x0BD6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDA	0xB002    ADD	SP, SP, #8
0x0BDC	0x4770    BX	LR
0x0BDE	0xBF00    NOP
0x0BE0	0x000042C8  	#1120403456
; end of hal_ll_uart_hal_ll_uart_set_baud_bare_metal
hal_ll_uart_hal_ll_uart_get_clock_speed:
;hal_ll_uart.c, 1191 :: 		static uint32_t hal_ll_uart_get_clock_speed( hal_ll_pin_name_t module_index ) {
0x0734	0xB086    SUB	SP, SP, #24
0x0736	0xF8CDE000  STR	LR, [SP, #0]
0x073A	0xB284    UXTH	R4, R0
;hal_ll_uart.c, 1194 :: 		RCC_GetClocksFrequency( &rcc_clocks );
0x073C	0xA901    ADD	R1, SP, #4
0x073E	0x4608    MOV	R0, R1
0x0740	0xF7FFFF22  BL	_RCC_GetClocksFrequency+0
;hal_ll_uart.c, 1196 :: 		switch ( module_index )
0x0744	0xE00C    B	L_hal_ll_uart_hal_ll_uart_get_clock_speed109
;hal_ll_uart.c, 1199 :: 		case ( hal_ll_uart_module_num(UART_MODULE_1) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed111:
;hal_ll_uart.c, 1200 :: 		return rcc_clocks.pclk2;
0x0746	0x9804    LDR	R0, [SP, #16]
0x0748	0xE018    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1201 :: 		break;
;hal_ll_uart.c, 1204 :: 		case ( hal_ll_uart_module_num(UART_MODULE_2) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed112:
;hal_ll_uart.c, 1205 :: 		return rcc_clocks.pclk1;
0x074A	0x9803    LDR	R0, [SP, #12]
0x074C	0xE016    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1206 :: 		break;
;hal_ll_uart.c, 1209 :: 		case ( hal_ll_uart_module_num(UART_MODULE_3) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed113:
;hal_ll_uart.c, 1210 :: 		return rcc_clocks.pclk1;
0x074E	0x9803    LDR	R0, [SP, #12]
0x0750	0xE014    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1211 :: 		break;
;hal_ll_uart.c, 1214 :: 		case ( hal_ll_uart_module_num(UART_MODULE_4) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed114:
;hal_ll_uart.c, 1215 :: 		return rcc_clocks.pclk1;
0x0752	0x9803    LDR	R0, [SP, #12]
0x0754	0xE012    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1216 :: 		break;
;hal_ll_uart.c, 1219 :: 		case ( hal_ll_uart_module_num(UART_MODULE_5) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed115:
;hal_ll_uart.c, 1220 :: 		return rcc_clocks.pclk1;
0x0756	0x9803    LDR	R0, [SP, #12]
0x0758	0xE010    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1221 :: 		break;
;hal_ll_uart.c, 1224 :: 		case ( hal_ll_uart_module_num(UART_MODULE_6) ):
L_hal_ll_uart_hal_ll_uart_get_clock_speed116:
;hal_ll_uart.c, 1225 :: 		return rcc_clocks.pclk2;
0x075A	0x9804    LDR	R0, [SP, #16]
0x075C	0xE00E    B	L_end_hal_ll_uart_get_clock_speed
;hal_ll_uart.c, 1244 :: 		default:
L_hal_ll_uart_hal_ll_uart_get_clock_speed117:
;hal_ll_uart.c, 1245 :: 		break;
0x075E	0xE00C    B	L_hal_ll_uart_hal_ll_uart_get_clock_speed110
;hal_ll_uart.c, 1246 :: 		}
L_hal_ll_uart_hal_ll_uart_get_clock_speed109:
0x0760	0x2C00    CMP	R4, #0
0x0762	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed111
0x0764	0x2C01    CMP	R4, #1
0x0766	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed112
0x0768	0x2C02    CMP	R4, #2
0x076A	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed113
0x076C	0x2C03    CMP	R4, #3
0x076E	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed114
0x0770	0x2C04    CMP	R4, #4
0x0772	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed115
0x0774	0x2C05    CMP	R4, #5
0x0776	0xD0F0    BEQ	L_hal_ll_uart_hal_ll_uart_get_clock_speed116
0x0778	0xE7F1    B	L_hal_ll_uart_hal_ll_uart_get_clock_speed117
L_hal_ll_uart_hal_ll_uart_get_clock_speed110:
;hal_ll_uart.c, 1248 :: 		return NULL;
0x077A	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 1249 :: 		}
L_end_hal_ll_uart_get_clock_speed:
0x077C	0xF8DDE000  LDR	LR, [SP, #0]
0x0780	0xB006    ADD	SP, SP, #24
0x0782	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_get_clock_speed
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 158 :: 		void RCC_GetClocksFrequency( RCC_ClocksTypeDef * RCC_Clocks )
0x0588	0xB082    SUB	SP, SP, #8
0x058A	0xF8CDE000  STR	LR, [SP, #0]
0x058E	0x4603    MOV	R3, R0
;__Lib_System_4XX.c, 160 :: 		unsigned long tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
;__Lib_System_4XX.c, 162 :: 		RCC_Clocks->HCLK_Frequency = Get_Fosc_kHz() * 1000;
0x0590	0x1D19    ADDS	R1, R3, #4
0x0592	0x9101    STR	R1, [SP, #4]
0x0594	0xF7FFFF24  BL	_Get_Fosc_kHz+0
0x0598	0xF24031E8  MOVW	R1, #1000
0x059C	0xFB00F201  MUL	R2, R0, R1
0x05A0	0x9901    LDR	R1, [SP, #4]
0x05A2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 165 :: 		tmp = RCC_CFGR & 0xF0;
0x05A4	0x4917    LDR	R1, [PC, #92]
0x05A6	0x6809    LDR	R1, [R1, #0]
0x05A8	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 166 :: 		tmp = tmp >> 4;
0x05AC	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 167 :: 		presc = APBAHBPrescTable[ tmp ];
0x05AE	0x4916    LDR	R1, [PC, #88]
0x05B0	0x1889    ADDS	R1, R1, R2
0x05B2	0x7808    LDRB	R0, [R1, #0]
0x05B4	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 170 :: 		RCC_Clocks->SYSCLK_Frequency = RCC_Clocks->HCLK_Frequency << presc;
0x05B6	0x1D19    ADDS	R1, R3, #4
0x05B8	0x6809    LDR	R1, [R1, #0]
0x05BA	0x4081    LSLS	R1, R0
0x05BC	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 173 :: 		tmp = RCC_CFGR & ( 0b111L << 10 );
0x05BE	0x4911    LDR	R1, [PC, #68]
0x05C0	0x6809    LDR	R1, [R1, #0]
0x05C2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 174 :: 		tmp = tmp >> 10;
0x05C6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 175 :: 		presc = APBAHBPrescTable[ tmp ];
0x05C8	0x490F    LDR	R1, [PC, #60]
0x05CA	0x1889    ADDS	R1, R1, R2
0x05CC	0x7808    LDRB	R0, [R1, #0]
0x05CE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 178 :: 		RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
0x05D0	0xF2030208  ADDW	R2, R3, #8
0x05D4	0x1D19    ADDS	R1, R3, #4
0x05D6	0x6809    LDR	R1, [R1, #0]
0x05D8	0x40C1    LSRS	R1, R0
0x05DA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 181 :: 		tmp = RCC_CFGR & ( 0b111L << 13 );
0x05DC	0x4909    LDR	R1, [PC, #36]
0x05DE	0x6809    LDR	R1, [R1, #0]
0x05E0	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 182 :: 		tmp = tmp >> 13;
0x05E4	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 183 :: 		presc = APBAHBPrescTable[ tmp ];
0x05E6	0x4908    LDR	R1, [PC, #32]
0x05E8	0x1889    ADDS	R1, R1, R2
0x05EA	0x7809    LDRB	R1, [R1, #0]
0x05EC	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 186 :: 		RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
0x05EE	0xF203020C  ADDW	R2, R3, #12
0x05F2	0x1D19    ADDS	R1, R3, #4
0x05F4	0x6809    LDR	R1, [R1, #0]
0x05F6	0x40C1    LSRS	R1, R0
0x05F8	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 187 :: 		}
L_end_RCC_GetClocksFrequency:
0x05FA	0xF8DDE000  LDR	LR, [SP, #0]
0x05FE	0xB002    ADD	SP, SP, #8
0x0600	0x4770    BX	LR
0x0602	0xBF00    NOP
0x0604	0x38084002  	RCC_CFGR+0
0x0608	0x052E2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__lib_delays.c, 23 :: 		unsigned long Get_Fosc_kHz()
0x03E0	0xB081    SUB	SP, SP, #4
;__lib_delays.c, 25 :: 		return __System_CLOCK_IN_KHZ;
0x03E2	0x4802    LDR	R0, [PC, #8]
0x03E4	0x6800    LDR	R0, [R0, #0]
;__lib_delays.c, 26 :: 		}
L_end_Get_Fosc_kHz:
0x03E6	0xB001    ADD	SP, SP, #4
0x03E8	0x4770    BX	LR
0x03EA	0xBF00    NOP
0x03EC	0x0A142000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_abs:
;cstdlib.c, 42 :: 		int abs( int num )
0x06D8	0xB081    SUB	SP, SP, #4
;cstdlib.c, 44 :: 		if ( num < 0 ) {
0x06DA	0x2800    CMP	R0, #0
0x06DC	0xDA02    BGE	L_abs0
;cstdlib.c, 45 :: 		return -num;
0x06DE	0x4241    RSBS	R1, R0, #0
0x06E0	0xB208    SXTH	R0, R1
0x06E2	0xE7FF    B	L_end_abs
;cstdlib.c, 46 :: 		}
L_abs0:
;cstdlib.c, 48 :: 		return num;
;cstdlib.c, 49 :: 		}
L_end_abs:
0x06E4	0xB001    ADD	SP, SP, #4
0x06E6	0x4770    BX	LR
; end of _abs
hal_ll_uart_hal_ll_uart_set_transmitter:
;hal_ll_uart.c, 1327 :: 		static void hal_ll_uart_set_transmitter( hal_ll_uart_base_handle_t *hal_ll_hw_reg, hal_ll_uart_state_t pin_state ) {
0x0C50	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1328 :: 		switch ( pin_state )
0x0C52	0xE010    B	L_hal_ll_uart_hal_ll_uart_set_transmitter141
;hal_ll_uart.c, 1330 :: 		case HAL_LL_UART_DISABLE:
L_hal_ll_uart_hal_ll_uart_set_transmitter143:
;hal_ll_uart.c, 1331 :: 		clear_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_TE );
0x0C54	0xF200040C  ADDW	R4, R0, #12
0x0C58	0x6823    LDR	R3, [R4, #0]
0x0C5A	0xF06F0208  MVN	R2, #8
0x0C5E	0xEA030202  AND	R2, R3, R2, LSL #0
0x0C62	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1332 :: 		break;
0x0C64	0xE00C    B	L_hal_ll_uart_hal_ll_uart_set_transmitter142
;hal_ll_uart.c, 1334 :: 		case HAL_LL_UART_ENABLE:
L_hal_ll_uart_hal_ll_uart_set_transmitter144:
;hal_ll_uart.c, 1335 :: 		set_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_TE );
0x0C66	0xF200030C  ADDW	R3, R0, #12
0x0C6A	0x681A    LDR	R2, [R3, #0]
0x0C6C	0xF0420208  ORR	R2, R2, #8
0x0C70	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1336 :: 		break;
0x0C72	0xE005    B	L_hal_ll_uart_hal_ll_uart_set_transmitter142
;hal_ll_uart.c, 1338 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_transmitter145:
;hal_ll_uart.c, 1339 :: 		break;
0x0C74	0xE004    B	L_hal_ll_uart_hal_ll_uart_set_transmitter142
;hal_ll_uart.c, 1340 :: 		}
L_hal_ll_uart_hal_ll_uart_set_transmitter141:
0x0C76	0x2900    CMP	R1, #0
0x0C78	0xD0EC    BEQ	L_hal_ll_uart_hal_ll_uart_set_transmitter143
0x0C7A	0x2901    CMP	R1, #1
0x0C7C	0xD0F3    BEQ	L_hal_ll_uart_hal_ll_uart_set_transmitter144
0x0C7E	0xE7F9    B	L_hal_ll_uart_hal_ll_uart_set_transmitter145
L_hal_ll_uart_hal_ll_uart_set_transmitter142:
;hal_ll_uart.c, 1341 :: 		}
L_end_hal_ll_uart_set_transmitter:
0x0C80	0xB001    ADD	SP, SP, #4
0x0C82	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_transmitter
hal_ll_uart_hal_ll_uart_set_receiver:
;hal_ll_uart.c, 1343 :: 		static void hal_ll_uart_set_receiver( hal_ll_uart_base_handle_t *hal_ll_hw_reg, hal_ll_uart_state_t pin_state ) {
0x0DB4	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1344 :: 		switch ( pin_state )
0x0DB6	0xE010    B	L_hal_ll_uart_hal_ll_uart_set_receiver146
;hal_ll_uart.c, 1346 :: 		case HAL_LL_UART_DISABLE:
L_hal_ll_uart_hal_ll_uart_set_receiver148:
;hal_ll_uart.c, 1347 :: 		clear_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_RE );
0x0DB8	0xF200040C  ADDW	R4, R0, #12
0x0DBC	0x6823    LDR	R3, [R4, #0]
0x0DBE	0xF06F0204  MVN	R2, #4
0x0DC2	0xEA030202  AND	R2, R3, R2, LSL #0
0x0DC6	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1348 :: 		break;
0x0DC8	0xE00C    B	L_hal_ll_uart_hal_ll_uart_set_receiver147
;hal_ll_uart.c, 1350 :: 		case HAL_LL_UART_ENABLE:
L_hal_ll_uart_hal_ll_uart_set_receiver149:
;hal_ll_uart.c, 1351 :: 		set_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_RE );
0x0DCA	0xF200030C  ADDW	R3, R0, #12
0x0DCE	0x681A    LDR	R2, [R3, #0]
0x0DD0	0xF0420204  ORR	R2, R2, #4
0x0DD4	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1352 :: 		break;
0x0DD6	0xE005    B	L_hal_ll_uart_hal_ll_uart_set_receiver147
;hal_ll_uart.c, 1354 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_receiver150:
;hal_ll_uart.c, 1355 :: 		break;
0x0DD8	0xE004    B	L_hal_ll_uart_hal_ll_uart_set_receiver147
;hal_ll_uart.c, 1356 :: 		}
L_hal_ll_uart_hal_ll_uart_set_receiver146:
0x0DDA	0x2900    CMP	R1, #0
0x0DDC	0xD0EC    BEQ	L_hal_ll_uart_hal_ll_uart_set_receiver148
0x0DDE	0x2901    CMP	R1, #1
0x0DE0	0xD0F3    BEQ	L_hal_ll_uart_hal_ll_uart_set_receiver149
0x0DE2	0xE7F9    B	L_hal_ll_uart_hal_ll_uart_set_receiver150
L_hal_ll_uart_hal_ll_uart_set_receiver147:
;hal_ll_uart.c, 1357 :: 		}
L_end_hal_ll_uart_set_receiver:
0x0DE4	0xB001    ADD	SP, SP, #4
0x0DE6	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_receiver
hal_ll_uart_hal_ll_uart_set_module:
;hal_ll_uart.c, 1311 :: 		static void hal_ll_uart_set_module( hal_ll_uart_base_handle_t *hal_ll_hw_reg, hal_ll_uart_state_t pin_state ) {
0x0DE8	0xB081    SUB	SP, SP, #4
;hal_ll_uart.c, 1312 :: 		switch ( pin_state )
0x0DEA	0xE010    B	L_hal_ll_uart_hal_ll_uart_set_module136
;hal_ll_uart.c, 1314 :: 		case HAL_LL_UART_DISABLE:
L_hal_ll_uart_hal_ll_uart_set_module138:
;hal_ll_uart.c, 1315 :: 		clear_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_UE );
0x0DEC	0xF200040C  ADDW	R4, R0, #12
0x0DF0	0x6823    LDR	R3, [R4, #0]
0x0DF2	0xF46F5200  MVN	R2, #8192
0x0DF6	0xEA030202  AND	R2, R3, R2, LSL #0
0x0DFA	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 1316 :: 		break;
0x0DFC	0xE00C    B	L_hal_ll_uart_hal_ll_uart_set_module137
;hal_ll_uart.c, 1318 :: 		case HAL_LL_UART_ENABLE:
L_hal_ll_uart_hal_ll_uart_set_module139:
;hal_ll_uart.c, 1319 :: 		set_reg_bit( &( hal_ll_hw_reg->cr1 ), HAL_LL_UART_CR1_UE );
0x0DFE	0xF200030C  ADDW	R3, R0, #12
0x0E02	0x681A    LDR	R2, [R3, #0]
0x0E04	0xF4425200  ORR	R2, R2, #8192
0x0E08	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 1320 :: 		break;
0x0E0A	0xE005    B	L_hal_ll_uart_hal_ll_uart_set_module137
;hal_ll_uart.c, 1322 :: 		default:
L_hal_ll_uart_hal_ll_uart_set_module140:
;hal_ll_uart.c, 1323 :: 		break;
0x0E0C	0xE004    B	L_hal_ll_uart_hal_ll_uart_set_module137
;hal_ll_uart.c, 1324 :: 		}
L_hal_ll_uart_hal_ll_uart_set_module136:
0x0E0E	0x2900    CMP	R1, #0
0x0E10	0xD0EC    BEQ	L_hal_ll_uart_hal_ll_uart_set_module138
0x0E12	0x2901    CMP	R1, #1
0x0E14	0xD0F3    BEQ	L_hal_ll_uart_hal_ll_uart_set_module139
0x0E16	0xE7F9    B	L_hal_ll_uart_hal_ll_uart_set_module140
L_hal_ll_uart_hal_ll_uart_set_module137:
;hal_ll_uart.c, 1325 :: 		}
L_end_hal_ll_uart_set_module:
0x0E18	0xB001    ADD	SP, SP, #4
0x0E1A	0x4770    BX	LR
; end of hal_ll_uart_hal_ll_uart_set_module
_uart_set_parity:
;drv_uart.c, 163 :: 		err_t uart_set_parity( uart_t *obj, uart_parity_t parity )
0x3E34	0xB084    SUB	SP, SP, #16
0x3E36	0xF8CDE000  STR	LR, [SP, #0]
0x3E3A	0xB2CB    UXTB	R3, R1
0x3E3C	0x4601    MOV	R1, R0
;drv_uart.c, 165 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x3E3E	0xF88D3004  STRB	R3, [SP, #4]
0x3E42	0x9102    STR	R1, [SP, #8]
0x3E44	0x4608    MOV	R0, R1
0x3E46	0x2100    MOVS	R1, #0
0x3E48	0xF7FFFC3A  BL	drv_uart__acquire+0
0x3E4C	0x9902    LDR	R1, [SP, #8]
0x3E4E	0xF89D3004  LDRB	R3, [SP, #4]
0x3E52	0xF1B03FFF  CMP	R0, #-1
0x3E56	0xD037    BEQ	L_uart_set_parity17
;drv_uart.c, 167 :: 		obj->config.parity = parity;
0x3E58	0x1D0A    ADDS	R2, R1, #4
0x3E5A	0x3209    ADDS	R2, #9
0x3E5C	0x7013    STRB	R3, [R2, #0]
;drv_uart.c, 171 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3E5E	0x9101    STR	R1, [SP, #4]
0x3E60	0x4608    MOV	R0, R1
0x3E62	0xF7FFFBDD  BL	drv_uart_hal_is_handle_null+0
0x3E66	0x9901    LDR	R1, [SP, #4]
0x3E68	0x9003    STR	R0, [SP, #12]
;drv_uart.c, 174 :: 		if ( !hal_handle )
0x3E6A	0xB910    CBNZ	R0, L_uart_set_parity18
;drv_uart.c, 175 :: 		return HAL_UART_ERROR;
0x3E6C	0xF04F30FF  MOV	R0, #-1
0x3E70	0xE02C    B	L_end_uart_set_parity
L_uart_set_parity18:
;drv_uart.c, 177 :: 		if ( (obj->config.parity < HAL_UART_PARITY_NONE) || (obj->config.parity > HAL_UART_PARITY_ODD) )
0x3E72	0x1D0A    ADDS	R2, R1, #4
0x3E74	0x3209    ADDS	R2, #9
0x3E76	0x7812    LDRB	R2, [R2, #0]
0x3E78	0x2A00    CMP	R2, #0
0x3E7A	0xD305    BCC	L__uart_set_parity106
0x3E7C	0x1D0A    ADDS	R2, R1, #4
0x3E7E	0x3209    ADDS	R2, #9
0x3E80	0x7812    LDRB	R2, [R2, #0]
0x3E82	0x2A02    CMP	R2, #2
0x3E84	0xD800    BHI	L__uart_set_parity105
0x3E86	0xE002    B	L_uart_set_parity21
L__uart_set_parity106:
L__uart_set_parity105:
;drv_uart.c, 178 :: 		return HAL_UART_ERROR;
0x3E88	0xF04F30FF  MOV	R0, #-1
0x3E8C	0xE01E    B	L_end_uart_set_parity
L_uart_set_parity21:
;drv_uart.c, 180 :: 		hal_handle->init_state = false;
0x3E8E	0x9A03    LDR	R2, [SP, #12]
0x3E90	0xF2020308  ADDW	R3, R2, #8
0x3E94	0x2200    MOVS	R2, #0
0x3E96	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 182 :: 		hal_status = hal_ll_uart_set_parity( (handle_t *)&hal_handle, (hal_ll_uart_parity_t)obj->config.parity );
0x3E98	0x1D0A    ADDS	R2, R1, #4
0x3E9A	0x3209    ADDS	R2, #9
0x3E9C	0x7813    LDRB	R3, [R2, #0]
0x3E9E	0xAA03    ADD	R2, SP, #12
0x3EA0	0xB2D9    UXTB	R1, R3
0x3EA2	0x4610    MOV	R0, R2
0x3EA4	0xF7FFFB36  BL	_hal_ll_uart_set_parity+0
0x3EA8	0x4601    MOV	R1, R0
;drv_uart.c, 184 :: 		if ( hal_status == HAL_UART_WRONG_PINS || hal_status == HAL_UART_MODULE_ERROR )
0x3EAA	0x2801    CMP	R0, #1
0x3EAC	0xD002    BEQ	L__uart_set_parity108
0x3EAE	0x2902    CMP	R1, #2
0x3EB0	0xD000    BEQ	L__uart_set_parity107
0x3EB2	0xE002    B	L_uart_set_parity24
L__uart_set_parity108:
L__uart_set_parity107:
;drv_uart.c, 186 :: 		return HAL_UART_ERROR;
0x3EB4	0xF04F30FF  MOV	R0, #-1
0x3EB8	0xE008    B	L_end_uart_set_parity
;drv_uart.c, 187 :: 		} else {
L_uart_set_parity24:
;drv_uart.c, 188 :: 		hal_handle->init_state = true;
0x3EBA	0x9A03    LDR	R2, [SP, #12]
0x3EBC	0xF2020308  ADDW	R3, R2, #8
0x3EC0	0x2201    MOVS	R2, #1
0x3EC2	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 189 :: 		return HAL_UART_SUCCESS;
0x3EC4	0x2000    MOVS	R0, #0
0x3EC6	0xE001    B	L_end_uart_set_parity
;drv_uart.c, 190 :: 		}
;drv_uart.c, 192 :: 		} else {
L_uart_set_parity17:
;drv_uart.c, 193 :: 		return UART_ERROR;
0x3EC8	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 194 :: 		}
;drv_uart.c, 195 :: 		}
L_end_uart_set_parity:
0x3ECC	0xF8DDE000  LDR	LR, [SP, #0]
0x3ED0	0xB004    ADD	SP, SP, #16
0x3ED2	0x4770    BX	LR
; end of _uart_set_parity
_hal_ll_uart_set_parity:
;hal_ll_uart.c, 572 :: 		hal_ll_err_t hal_ll_uart_set_parity( handle_t *handle, hal_ll_uart_parity_t parity ) {
0x3514	0xB081    SUB	SP, SP, #4
0x3516	0xF8CDE000  STR	LR, [SP, #0]
0x351A	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 573 :: 		low_level_handle = hal_ll_uart_get_handle;
0x351C	0x6802    LDR	R2, [R0, #0]
0x351E	0x6813    LDR	R3, [R2, #0]
0x3520	0x4A10    LDR	R2, [PC, #64]
0x3522	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 574 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x3524	0x6800    LDR	R0, [R0, #0]
0x3526	0xF000FD31  BL	hal_ll_uart_hal_ll_get_specifics+0
0x352A	0x4C0F    LDR	R4, [PC, #60]
0x352C	0x6020    STR	R0, [R4, #0]
;hal_ll_uart.c, 576 :: 		low_level_handle->init_ll_state = false;
0x352E	0x4A0D    LDR	R2, [PC, #52]
0x3530	0x6812    LDR	R2, [R2, #0]
0x3532	0xF2020308  ADDW	R3, R2, #8
0x3536	0x2200    MOVS	R2, #0
0x3538	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 578 :: 		hal_ll_uart_hw_specifics_map_local->parity = parity;
0x353A	0x4622    MOV	R2, R4
0x353C	0x6812    LDR	R2, [R2, #0]
0x353E	0x3220    ADDS	R2, #32
0x3540	0x7015    STRB	R5, [R2, #0]
;hal_ll_uart.c, 580 :: 		hal_ll_uart_init(hal_ll_uart_hw_specifics_map_local);
0x3542	0x4622    MOV	R2, R4
0x3544	0x6812    LDR	R2, [R2, #0]
0x3546	0x4610    MOV	R0, R2
0x3548	0xF7FFFB6C  BL	hal_ll_uart_hal_ll_uart_init+0
;hal_ll_uart.c, 582 :: 		low_level_handle->init_ll_state = true;
0x354C	0x4A05    LDR	R2, [PC, #20]
0x354E	0x6812    LDR	R2, [R2, #0]
0x3550	0xF2020308  ADDW	R3, R2, #8
0x3554	0x2201    MOVS	R2, #1
0x3556	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 584 :: 		return HAL_LL_UART_SUCCESS;
0x3558	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 585 :: 		}
L_end_hal_ll_uart_set_parity:
0x355A	0xF8DDE000  LDR	LR, [SP, #0]
0x355E	0xB001    ADD	SP, SP, #4
0x3560	0x4770    BX	LR
0x3562	0xBF00    NOP
0x3564	0x05B82000  	hal_ll_uart_low_level_handle+0
0x3568	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_set_parity
_uart_set_stop_bits:
;drv_uart.c, 197 :: 		err_t uart_set_stop_bits( uart_t *obj, uart_stop_bits_t stop )
0x3D94	0xB084    SUB	SP, SP, #16
0x3D96	0xF8CDE000  STR	LR, [SP, #0]
0x3D9A	0xB2CB    UXTB	R3, R1
0x3D9C	0x4601    MOV	R1, R0
;drv_uart.c, 199 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x3D9E	0xF88D3004  STRB	R3, [SP, #4]
0x3DA2	0x9102    STR	R1, [SP, #8]
0x3DA4	0x4608    MOV	R0, R1
0x3DA6	0x2100    MOVS	R1, #0
0x3DA8	0xF7FFFC8A  BL	drv_uart__acquire+0
0x3DAC	0x9902    LDR	R1, [SP, #8]
0x3DAE	0xF89D3004  LDRB	R3, [SP, #4]
0x3DB2	0xF1B03FFF  CMP	R0, #-1
0x3DB6	0xD037    BEQ	L_uart_set_stop_bits27
;drv_uart.c, 201 :: 		obj->config.stop_bits = stop;
0x3DB8	0x1D0A    ADDS	R2, R1, #4
0x3DBA	0x320A    ADDS	R2, #10
0x3DBC	0x7013    STRB	R3, [R2, #0]
;drv_uart.c, 205 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3DBE	0x9101    STR	R1, [SP, #4]
0x3DC0	0x4608    MOV	R0, R1
0x3DC2	0xF7FFFC2D  BL	drv_uart_hal_is_handle_null+0
0x3DC6	0x9901    LDR	R1, [SP, #4]
0x3DC8	0x9003    STR	R0, [SP, #12]
;drv_uart.c, 208 :: 		if ( !hal_handle )
0x3DCA	0xB910    CBNZ	R0, L_uart_set_stop_bits28
;drv_uart.c, 209 :: 		return HAL_UART_ERROR;
0x3DCC	0xF04F30FF  MOV	R0, #-1
0x3DD0	0xE02C    B	L_end_uart_set_stop_bits
L_uart_set_stop_bits28:
;drv_uart.c, 211 :: 		if ( (obj->config.stop_bits < HAL_UART_STOP_BITS_HALF) || (obj->config.stop_bits > HAL_UART_STOP_BITS_TWO) )
0x3DD2	0x1D0A    ADDS	R2, R1, #4
0x3DD4	0x320A    ADDS	R2, #10
0x3DD6	0x7812    LDRB	R2, [R2, #0]
0x3DD8	0x2A00    CMP	R2, #0
0x3DDA	0xD305    BCC	L__uart_set_stop_bits112
0x3DDC	0x1D0A    ADDS	R2, R1, #4
0x3DDE	0x320A    ADDS	R2, #10
0x3DE0	0x7812    LDRB	R2, [R2, #0]
0x3DE2	0x2A03    CMP	R2, #3
0x3DE4	0xD800    BHI	L__uart_set_stop_bits111
0x3DE6	0xE002    B	L_uart_set_stop_bits31
L__uart_set_stop_bits112:
L__uart_set_stop_bits111:
;drv_uart.c, 212 :: 		return HAL_UART_ERROR;
0x3DE8	0xF04F30FF  MOV	R0, #-1
0x3DEC	0xE01E    B	L_end_uart_set_stop_bits
L_uart_set_stop_bits31:
;drv_uart.c, 214 :: 		hal_handle->init_state = false;
0x3DEE	0x9A03    LDR	R2, [SP, #12]
0x3DF0	0xF2020308  ADDW	R3, R2, #8
0x3DF4	0x2200    MOVS	R2, #0
0x3DF6	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 216 :: 		hal_status = hal_ll_uart_set_stop_bits( (handle_t *)&hal_handle, (hal_ll_uart_stop_bits_t)obj->config.stop_bits );
0x3DF8	0x1D0A    ADDS	R2, R1, #4
0x3DFA	0x320A    ADDS	R2, #10
0x3DFC	0x7813    LDRB	R3, [R2, #0]
0x3DFE	0xAA03    ADD	R2, SP, #12
0x3E00	0xB2D9    UXTB	R1, R3
0x3E02	0x4610    MOV	R0, R2
0x3E04	0xF7FFFBE0  BL	_hal_ll_uart_set_stop_bits+0
0x3E08	0x4601    MOV	R1, R0
;drv_uart.c, 218 :: 		if ( hal_status == HAL_UART_WRONG_PINS || hal_status == HAL_UART_MODULE_ERROR )
0x3E0A	0x2801    CMP	R0, #1
0x3E0C	0xD002    BEQ	L__uart_set_stop_bits114
0x3E0E	0x2902    CMP	R1, #2
0x3E10	0xD000    BEQ	L__uart_set_stop_bits113
0x3E12	0xE002    B	L_uart_set_stop_bits34
L__uart_set_stop_bits114:
L__uart_set_stop_bits113:
;drv_uart.c, 220 :: 		return HAL_UART_ERROR;
0x3E14	0xF04F30FF  MOV	R0, #-1
0x3E18	0xE008    B	L_end_uart_set_stop_bits
;drv_uart.c, 221 :: 		} else {
L_uart_set_stop_bits34:
;drv_uart.c, 222 :: 		hal_handle->init_state = true;
0x3E1A	0x9A03    LDR	R2, [SP, #12]
0x3E1C	0xF2020308  ADDW	R3, R2, #8
0x3E20	0x2201    MOVS	R2, #1
0x3E22	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 223 :: 		return HAL_UART_SUCCESS;
0x3E24	0x2000    MOVS	R0, #0
0x3E26	0xE001    B	L_end_uart_set_stop_bits
;drv_uart.c, 224 :: 		}
;drv_uart.c, 226 :: 		} else {
L_uart_set_stop_bits27:
;drv_uart.c, 227 :: 		return UART_ERROR;
0x3E28	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 228 :: 		}
;drv_uart.c, 229 :: 		}
L_end_uart_set_stop_bits:
0x3E2C	0xF8DDE000  LDR	LR, [SP, #0]
0x3E30	0xB004    ADD	SP, SP, #16
0x3E32	0x4770    BX	LR
; end of _uart_set_stop_bits
_hal_ll_uart_set_stop_bits:
;hal_ll_uart.c, 587 :: 		hal_ll_err_t hal_ll_uart_set_stop_bits( handle_t *handle, hal_ll_uart_stop_bits_t stop_bit ) {
0x35C8	0xB081    SUB	SP, SP, #4
0x35CA	0xF8CDE000  STR	LR, [SP, #0]
0x35CE	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 588 :: 		low_level_handle = hal_ll_uart_get_handle;
0x35D0	0x6802    LDR	R2, [R0, #0]
0x35D2	0x6813    LDR	R3, [R2, #0]
0x35D4	0x4A10    LDR	R2, [PC, #64]
0x35D6	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 589 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x35D8	0x6800    LDR	R0, [R0, #0]
0x35DA	0xF000FCD7  BL	hal_ll_uart_hal_ll_get_specifics+0
0x35DE	0x4C0F    LDR	R4, [PC, #60]
0x35E0	0x6020    STR	R0, [R4, #0]
;hal_ll_uart.c, 591 :: 		low_level_handle->init_ll_state = false;
0x35E2	0x4A0D    LDR	R2, [PC, #52]
0x35E4	0x6812    LDR	R2, [R2, #0]
0x35E6	0xF2020308  ADDW	R3, R2, #8
0x35EA	0x2200    MOVS	R2, #0
0x35EC	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 593 :: 		hal_ll_uart_hw_specifics_map_local->stop_bit = stop_bit;
0x35EE	0x4622    MOV	R2, R4
0x35F0	0x6812    LDR	R2, [R2, #0]
0x35F2	0x3221    ADDS	R2, #33
0x35F4	0x7015    STRB	R5, [R2, #0]
;hal_ll_uart.c, 595 :: 		hal_ll_uart_init(hal_ll_uart_hw_specifics_map_local);
0x35F6	0x4622    MOV	R2, R4
0x35F8	0x6812    LDR	R2, [R2, #0]
0x35FA	0x4610    MOV	R0, R2
0x35FC	0xF7FFFB12  BL	hal_ll_uart_hal_ll_uart_init+0
;hal_ll_uart.c, 597 :: 		low_level_handle->init_ll_state = true;
0x3600	0x4A05    LDR	R2, [PC, #20]
0x3602	0x6812    LDR	R2, [R2, #0]
0x3604	0xF2020308  ADDW	R3, R2, #8
0x3608	0x2201    MOVS	R2, #1
0x360A	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 599 :: 		return HAL_LL_UART_SUCCESS;
0x360C	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 600 :: 		}
L_end_hal_ll_uart_set_stop_bits:
0x360E	0xF8DDE000  LDR	LR, [SP, #0]
0x3612	0xB001    ADD	SP, SP, #4
0x3614	0x4770    BX	LR
0x3616	0xBF00    NOP
0x3618	0x05B82000  	hal_ll_uart_low_level_handle+0
0x361C	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_set_stop_bits
_uart_set_data_bits:
;drv_uart.c, 231 :: 		err_t uart_set_data_bits( uart_t *obj, uart_data_bits_t bits )
0x3ED4	0xB084    SUB	SP, SP, #16
0x3ED6	0xF8CDE000  STR	LR, [SP, #0]
0x3EDA	0xB2CB    UXTB	R3, R1
0x3EDC	0x4601    MOV	R1, R0
;drv_uart.c, 233 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x3EDE	0xF88D3004  STRB	R3, [SP, #4]
0x3EE2	0x9102    STR	R1, [SP, #8]
0x3EE4	0x4608    MOV	R0, R1
0x3EE6	0x2100    MOVS	R1, #0
0x3EE8	0xF7FFFBEA  BL	drv_uart__acquire+0
0x3EEC	0x9902    LDR	R1, [SP, #8]
0x3EEE	0xF89D3004  LDRB	R3, [SP, #4]
0x3EF2	0xF1B03FFF  CMP	R0, #-1
0x3EF6	0xD037    BEQ	L_uart_set_data_bits37
;drv_uart.c, 235 :: 		obj->config.data_bits = bits;
0x3EF8	0x1D0A    ADDS	R2, R1, #4
0x3EFA	0x3208    ADDS	R2, #8
0x3EFC	0x7013    STRB	R3, [R2, #0]
;drv_uart.c, 239 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3EFE	0x9101    STR	R1, [SP, #4]
0x3F00	0x4608    MOV	R0, R1
0x3F02	0xF7FFFB8D  BL	drv_uart_hal_is_handle_null+0
0x3F06	0x9901    LDR	R1, [SP, #4]
0x3F08	0x9003    STR	R0, [SP, #12]
;drv_uart.c, 242 :: 		if ( !hal_handle )
0x3F0A	0xB910    CBNZ	R0, L_uart_set_data_bits38
;drv_uart.c, 243 :: 		return HAL_UART_ERROR;
0x3F0C	0xF04F30FF  MOV	R0, #-1
0x3F10	0xE02C    B	L_end_uart_set_data_bits
L_uart_set_data_bits38:
;drv_uart.c, 245 :: 		if ( (obj->config.data_bits < HAL_UART_DATA_BITS_7) || (obj->config.data_bits > HAL_UART_DATA_BITS_9) )
0x3F12	0x1D0A    ADDS	R2, R1, #4
0x3F14	0x3208    ADDS	R2, #8
0x3F16	0x7812    LDRB	R2, [R2, #0]
0x3F18	0x2A00    CMP	R2, #0
0x3F1A	0xD305    BCC	L__uart_set_data_bits118
0x3F1C	0x1D0A    ADDS	R2, R1, #4
0x3F1E	0x3208    ADDS	R2, #8
0x3F20	0x7812    LDRB	R2, [R2, #0]
0x3F22	0x2A02    CMP	R2, #2
0x3F24	0xD800    BHI	L__uart_set_data_bits117
0x3F26	0xE002    B	L_uart_set_data_bits41
L__uart_set_data_bits118:
L__uart_set_data_bits117:
;drv_uart.c, 246 :: 		return HAL_UART_ERROR;
0x3F28	0xF04F30FF  MOV	R0, #-1
0x3F2C	0xE01E    B	L_end_uart_set_data_bits
L_uart_set_data_bits41:
;drv_uart.c, 248 :: 		hal_handle->init_state = false;
0x3F2E	0x9A03    LDR	R2, [SP, #12]
0x3F30	0xF2020308  ADDW	R3, R2, #8
0x3F34	0x2200    MOVS	R2, #0
0x3F36	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 250 :: 		hal_status = hal_ll_uart_set_data_bits( (handle_t *)&hal_handle, (hal_ll_uart_data_bits_t)obj->config.data_bits );
0x3F38	0x1D0A    ADDS	R2, R1, #4
0x3F3A	0x3208    ADDS	R2, #8
0x3F3C	0x7813    LDRB	R3, [R2, #0]
0x3F3E	0xAA03    ADD	R2, SP, #12
0x3F40	0xB2D9    UXTB	R1, R3
0x3F42	0x4610    MOV	R0, R2
0x3F44	0xF7FFFB12  BL	_hal_ll_uart_set_data_bits+0
0x3F48	0x4601    MOV	R1, R0
;drv_uart.c, 252 :: 		if ( hal_status == HAL_UART_WRONG_PINS || hal_status == HAL_UART_MODULE_ERROR )
0x3F4A	0x2801    CMP	R0, #1
0x3F4C	0xD002    BEQ	L__uart_set_data_bits120
0x3F4E	0x2902    CMP	R1, #2
0x3F50	0xD000    BEQ	L__uart_set_data_bits119
0x3F52	0xE002    B	L_uart_set_data_bits44
L__uart_set_data_bits120:
L__uart_set_data_bits119:
;drv_uart.c, 254 :: 		return HAL_UART_ERROR;
0x3F54	0xF04F30FF  MOV	R0, #-1
0x3F58	0xE008    B	L_end_uart_set_data_bits
;drv_uart.c, 255 :: 		} else {
L_uart_set_data_bits44:
;drv_uart.c, 256 :: 		hal_handle->init_state = true;
0x3F5A	0x9A03    LDR	R2, [SP, #12]
0x3F5C	0xF2020308  ADDW	R3, R2, #8
0x3F60	0x2201    MOVS	R2, #1
0x3F62	0x701A    STRB	R2, [R3, #0]
;drv_uart.c, 257 :: 		return HAL_UART_SUCCESS;
0x3F64	0x2000    MOVS	R0, #0
0x3F66	0xE001    B	L_end_uart_set_data_bits
;drv_uart.c, 258 :: 		}
;drv_uart.c, 260 :: 		} else {
L_uart_set_data_bits37:
;drv_uart.c, 261 :: 		return UART_ERROR;
0x3F68	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 262 :: 		}
;drv_uart.c, 263 :: 		}
L_end_uart_set_data_bits:
0x3F6C	0xF8DDE000  LDR	LR, [SP, #0]
0x3F70	0xB004    ADD	SP, SP, #16
0x3F72	0x4770    BX	LR
; end of _uart_set_data_bits
_hal_ll_uart_set_data_bits:
;hal_ll_uart.c, 602 :: 		hal_ll_err_t hal_ll_uart_set_data_bits( handle_t *handle, hal_ll_uart_data_bits_t data_bit ) {
0x356C	0xB081    SUB	SP, SP, #4
0x356E	0xF8CDE000  STR	LR, [SP, #0]
0x3572	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 603 :: 		low_level_handle = hal_ll_uart_get_handle;
0x3574	0x6802    LDR	R2, [R0, #0]
0x3576	0x6813    LDR	R3, [R2, #0]
0x3578	0x4A11    LDR	R2, [PC, #68]
0x357A	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 604 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x357C	0x6800    LDR	R0, [R0, #0]
0x357E	0xF000FD05  BL	hal_ll_uart_hal_ll_get_specifics+0
0x3582	0x4A10    LDR	R2, [PC, #64]
0x3584	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 607 :: 		if( data_bit == HAL_LL_UART_DATA_BITS_7 ) {
0x3586	0xB90D    CBNZ	R5, L_hal_ll_uart_set_data_bits4
;hal_ll_uart.c, 608 :: 		return HAL_LL_UART_MODULE_ERROR;
0x3588	0x2002    MOVS	R0, #2
0x358A	0xE015    B	L_end_hal_ll_uart_set_data_bits
;hal_ll_uart.c, 609 :: 		}
L_hal_ll_uart_set_data_bits4:
;hal_ll_uart.c, 611 :: 		low_level_handle->init_ll_state = false;
0x358C	0x4A0C    LDR	R2, [PC, #48]
0x358E	0x6812    LDR	R2, [R2, #0]
0x3590	0xF2020308  ADDW	R3, R2, #8
0x3594	0x2200    MOVS	R2, #0
0x3596	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 613 :: 		hal_ll_uart_hw_specifics_map_local->data_bit = data_bit;
0x3598	0x4B0A    LDR	R3, [PC, #40]
0x359A	0x681A    LDR	R2, [R3, #0]
0x359C	0x3222    ADDS	R2, #34
0x359E	0x7015    STRB	R5, [R2, #0]
;hal_ll_uart.c, 615 :: 		hal_ll_uart_init(hal_ll_uart_hw_specifics_map_local);
0x35A0	0x461A    MOV	R2, R3
0x35A2	0x6812    LDR	R2, [R2, #0]
0x35A4	0x4610    MOV	R0, R2
0x35A6	0xF7FFFB3D  BL	hal_ll_uart_hal_ll_uart_init+0
;hal_ll_uart.c, 617 :: 		low_level_handle->init_ll_state = true;
0x35AA	0x4A05    LDR	R2, [PC, #20]
0x35AC	0x6812    LDR	R2, [R2, #0]
0x35AE	0xF2020308  ADDW	R3, R2, #8
0x35B2	0x2201    MOVS	R2, #1
0x35B4	0x701A    STRB	R2, [R3, #0]
;hal_ll_uart.c, 619 :: 		return HAL_LL_UART_SUCCESS;
0x35B6	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 620 :: 		}
L_end_hal_ll_uart_set_data_bits:
0x35B8	0xF8DDE000  LDR	LR, [SP, #0]
0x35BC	0xB001    ADD	SP, SP, #4
0x35BE	0x4770    BX	LR
0x35C0	0x05B82000  	hal_ll_uart_low_level_handle+0
0x35C4	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_set_data_bits
_uart_set_blocking:
;drv_uart.c, 265 :: 		void uart_set_blocking( uart_t *obj, bool blocking )
0x3F74	0xB081    SUB	SP, SP, #4
;drv_uart.c, 267 :: 		if( obj )
0x3F76	0xB130    CBZ	R0, L_uart_set_blocking47
;drv_uart.c, 269 :: 		if ( obj->handle )
0x3F78	0x6802    LDR	R2, [R0, #0]
0x3F7A	0xB122    CBZ	R2, L_uart_set_blocking48
;drv_uart.c, 274 :: 		hal_uart_t *hal_obj = ( hal_uart_t * ) &obj->handle;
0x3F7C	0x4603    MOV	R3, R0
;drv_uart.c, 276 :: 		if ( hal_obj )
0x3F7E	0xB110    CBZ	R0, L_uart_set_blocking49
;drv_uart.c, 278 :: 		hal_obj->is_blocking = blocking;
0x3F80	0xF203024A  ADDW	R2, R3, #74
0x3F84	0x7011    STRB	R1, [R2, #0]
;drv_uart.c, 279 :: 		}
L_uart_set_blocking49:
;drv_uart.c, 281 :: 		}
L_uart_set_blocking48:
;drv_uart.c, 282 :: 		}
L_uart_set_blocking47:
;drv_uart.c, 283 :: 		}
L_end_uart_set_blocking:
0x3F86	0xB001    ADD	SP, SP, #4
0x3F88	0x4770    BX	LR
; end of _uart_set_blocking
_digital_out_init:
;drv_digital_out.c, 46 :: 		err_t digital_out_init( digital_out_t *out, pin_name_t name )
0x3B80	0xB081    SUB	SP, SP, #4
0x3B82	0xF8CDE000  STR	LR, [SP, #0]
;drv_digital_out.c, 48 :: 		if ( HAL_PIN_NC == name )
0x3B86	0xF64F72FF  MOVW	R2, #65535
0x3B8A	0x4291    CMP	R1, R2
0x3B8C	0xD102    BNE	L_digital_out_init0
;drv_digital_out.c, 50 :: 		return DIGITAL_OUT_UNSUPPORTED_PIN;
0x3B8E	0xF04F30FF  MOV	R0, #-1
0x3B92	0xE003    B	L_end_digital_out_init
;drv_digital_out.c, 51 :: 		}
L_digital_out_init0:
;drv_digital_out.c, 53 :: 		hal_gpio_configure_pin( &out->pin, name, (hal_gpio_direction_t)GPIO_DIGITAL_OUTPUT );
0x3B94	0x2201    MOVS	R2, #1
0x3B96	0xF7FFFE2F  BL	_hal_gpio_configure_pin+0
;drv_digital_out.c, 54 :: 		return DIGITAL_OUT_SUCCESS;
0x3B9A	0x2000    MOVS	R0, #0
;drv_digital_out.c, 55 :: 		}
L_end_digital_out_init:
0x3B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x3BA0	0xB001    ADD	SP, SP, #4
0x3BA2	0x4770    BX	LR
; end of _digital_out_init
_hal_gpio_configure_pin:
;hal_gpio.c, 47 :: 		hal_gpio_direction_t direction )
0x37F8	0xB081    SUB	SP, SP, #4
0x37FA	0xF8CDE000  STR	LR, [SP, #0]
;hal_gpio.c, 49 :: 		hal_ll_gpio_configure_pin( (hal_ll_gpio_pin_t *)pin, name, (hal_ll_gpio_direction_t)direction );
0x37FE	0xF7FFFA25  BL	_hal_ll_gpio_configure_pin+0
;hal_gpio.c, 50 :: 		}
L_end_hal_gpio_configure_pin:
0x3802	0xF8DDE000  LDR	LR, [SP, #0]
0x3806	0xB001    ADD	SP, SP, #4
0x3808	0x4770    BX	LR
; end of _hal_gpio_configure_pin
_hal_ll_gpio_configure_pin:
;hal_ll_gpio.c, 49 :: 		void hal_ll_gpio_configure_pin(hal_ll_gpio_pin_t *pin, hal_ll_pin_name_t name, hal_ll_gpio_direction_t direction)
0x2C4C	0xB086    SUB	SP, SP, #24
0x2C4E	0xF8CDE000  STR	LR, [SP, #0]
0x2C52	0xF8AD1008  STRH	R1, [SP, #8]
0x2C56	0x4601    MOV	R1, R0
0x2C58	0xF88D200C  STRB	R2, [SP, #12]
;hal_ll_gpio.c, 51 :: 		pin->base = (hal_ll_gpio_base_t)hal_ll_gpio_port_base(hal_ll_gpio_port_index(name));
0x2C5C	0x460B    MOV	R3, R1
0x2C5E	0x9305    STR	R3, [SP, #20]
0x2C60	0x9101    STR	R1, [SP, #4]
0x2C62	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C66	0xF7FDFBCB  BL	_hal_ll_gpio_port_index+0
0x2C6A	0xF7FDFBCF  BL	_hal_ll_gpio_port_base+0
0x2C6E	0x9901    LDR	R1, [SP, #4]
0x2C70	0x9B05    LDR	R3, [SP, #20]
0x2C72	0x6018    STR	R0, [R3, #0]
;hal_ll_gpio.c, 52 :: 		pin->mask = hal_ll_gpio_pin_mask(name);
0x2C74	0x1D0B    ADDS	R3, R1, #4
0x2C76	0x9305    STR	R3, [SP, #20]
0x2C78	0x9101    STR	R1, [SP, #4]
0x2C7A	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C7E	0xF7FDFA83  BL	_hal_ll_gpio_pin_mask+0
0x2C82	0x9901    LDR	R1, [SP, #4]
0x2C84	0x9B05    LDR	R3, [SP, #20]
0x2C86	0x8018    STRH	R0, [R3, #0]
;hal_ll_gpio.c, 54 :: 		if ( direction == HAL_LL_GPIO_DIGITAL_INPUT)
0x2C88	0xF89D300C  LDRB	R3, [SP, #12]
0x2C8C	0xB943    CBNZ	R3, L_hal_ll_gpio_configure_pin0
;hal_ll_gpio.c, 55 :: 		hal_ll_gpio_digital_input(pin->base, pin->mask);
0x2C8E	0x1D0B    ADDS	R3, R1, #4
0x2C90	0x881B    LDRH	R3, [R3, #0]
0x2C92	0xB29C    UXTH	R4, R3
0x2C94	0x680B    LDR	R3, [R1, #0]
0x2C96	0xB2A1    UXTH	R1, R4
0x2C98	0x4618    MOV	R0, R3
0x2C9A	0xF7FEF8BF  BL	_hal_ll_gpio_digital_input+0
0x2C9E	0xE007    B	L_hal_ll_gpio_configure_pin1
L_hal_ll_gpio_configure_pin0:
;hal_ll_gpio.c, 57 :: 		hal_ll_gpio_digital_output(pin->base, pin->mask);
0x2CA0	0x1D0B    ADDS	R3, R1, #4
0x2CA2	0x881B    LDRH	R3, [R3, #0]
0x2CA4	0xB29C    UXTH	R4, R3
0x2CA6	0x680B    LDR	R3, [R1, #0]
0x2CA8	0xB2A1    UXTH	R1, R4
0x2CAA	0x4618    MOV	R0, R3
0x2CAC	0xF7FEFA3C  BL	_hal_ll_gpio_digital_output+0
L_hal_ll_gpio_configure_pin1:
;hal_ll_gpio.c, 58 :: 		}
L_end_hal_ll_gpio_configure_pin:
0x2CB0	0xF8DDE000  LDR	LR, [SP, #0]
0x2CB4	0xB006    ADD	SP, SP, #24
0x2CB6	0x4770    BX	LR
; end of _hal_ll_gpio_configure_pin
_hal_ll_gpio_digital_input:
;hal_ll_gpio_port.c, 285 :: 		void hal_ll_gpio_digital_input( uint32_t *port, uint16_t pin_mask )
0x0E1C	0xB081    SUB	SP, SP, #4
0x0E1E	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_gpio_port.c, 287 :: 		hal_ll_gpio_config( port, pin_mask, GPIO_CFG_DIGITAL_INPUT );
0x0E22	0xF04F0242  MOV	R2, #66
0x0E26	0xF7FFF9BD  BL	hal_ll_gpio_port_hal_ll_gpio_config+0
;hal_ll_gpio_port.c, 288 :: 		}
L_end_hal_ll_gpio_digital_input:
0x0E2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2E	0xB001    ADD	SP, SP, #4
0x0E30	0x4770    BX	LR
; end of _hal_ll_gpio_digital_input
_hal_ll_gpio_digital_output:
;hal_ll_gpio_port.c, 290 :: 		void hal_ll_gpio_digital_output( uint32_t *port, uint16_t pin_mask )
0x1128	0xB081    SUB	SP, SP, #4
0x112A	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_gpio_port.c, 292 :: 		hal_ll_gpio_config( port, pin_mask, GPIO_CFG_DIGITAL_OUTPUT );
0x112E	0x4A03    LDR	R2, [PC, #12]
0x1130	0xF7FFF838  BL	hal_ll_gpio_port_hal_ll_gpio_config+0
;hal_ll_gpio_port.c, 293 :: 		}
L_end_hal_ll_gpio_digital_output:
0x1134	0xF8DDE000  LDR	LR, [SP, #0]
0x1138	0xB001    ADD	SP, SP, #4
0x113A	0x4770    BX	LR
0x113C	0x00140008  	#524308
; end of _hal_ll_gpio_digital_output
_wifiesp_default_cfg:
;wifiesp.c, 83 :: 		void wifiesp_default_cfg ( wifiesp_t *ctx )
0x4A40	0xB081    SUB	SP, SP, #4
0x4A42	0xF8CDE000  STR	LR, [SP, #0]
;wifiesp.c, 85 :: 		Delay_100ms( );
0x4A46	0xF7FFF8AF  BL	_Delay_100ms+0
;wifiesp.c, 86 :: 		digital_out_high( &ctx->rst );
0x4A4A	0x6801    LDR	R1, [R0, #0]
0x4A4C	0xB131    CBZ	R1, L_wifiesp_default_cfg3
0x4A4E	0x6801    LDR	R1, [R0, #0]
0x4A50	0xF2010218  ADDW	R2, R1, #24
0x4A54	0x1D01    ADDS	R1, R0, #4
0x4A56	0x8809    LDRH	R1, [R1, #0]
0x4A58	0x6011    STR	R1, [R2, #0]
0x4A5A	0xE7FF    B	L_wifiesp_default_cfg4
L_wifiesp_default_cfg3:
L_wifiesp_default_cfg4:
;wifiesp.c, 87 :: 		digital_out_high( &ctx->cs );
0x4A5C	0xF2000108  ADDW	R1, R0, #8
0x4A60	0x6809    LDR	R1, [R1, #0]
0x4A62	0xB141    CBZ	R1, L_wifiesp_default_cfg5
0x4A64	0xF2000308  ADDW	R3, R0, #8
0x4A68	0x6819    LDR	R1, [R3, #0]
0x4A6A	0xF2010218  ADDW	R2, R1, #24
0x4A6E	0x1D19    ADDS	R1, R3, #4
0x4A70	0x8809    LDRH	R1, [R1, #0]
0x4A72	0x6011    STR	R1, [R2, #0]
0x4A74	0xE7FF    B	L_wifiesp_default_cfg6
L_wifiesp_default_cfg5:
L_wifiesp_default_cfg6:
;wifiesp.c, 88 :: 		}
L_end_wifiesp_default_cfg:
0x4A76	0xF8DDE000  LDR	LR, [SP, #0]
0x4A7A	0xB001    ADD	SP, SP, #4
0x4A7C	0x4770    BX	LR
; end of _wifiesp_default_cfg
_Delay_100ms:
;__lib_delays.c, 128 :: 		void Delay_100ms()
0x3BA8	0xB081    SUB	SP, SP, #4
;__lib_delays.c, 130 :: 		Delay_ms( 100 );
0x3BAA	0xF24727FE  MOVW	R7, #29438
0x3BAE	0xF2C00755  MOVT	R7, #85
L_Delay_100ms40:
0x3BB2	0x1E7F    SUBS	R7, R7, #1
0x3BB4	0xD1FD    BNE	L_Delay_100ms40
0x3BB6	0xBF00    NOP
0x3BB8	0xBF00    NOP
0x3BBA	0xBF00    NOP
0x3BBC	0xBF00    NOP
0x3BBE	0xBF00    NOP
;__lib_delays.c, 131 :: 		}
L_end_Delay_100ms:
0x3BC0	0xB001    ADD	SP, SP, #4
0x3BC2	0x4770    BX	LR
; end of _Delay_100ms
_wifi_communication_init:
;main.c, 168 :: 		void wifi_communication_init(void)
0x4700	0xB081    SUB	SP, SP, #4
0x4702	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 170 :: 		wifiesp_process(); // dummy read
0x4706	0xF7FFFA95  BL	main_wifiesp_process+0
;main.c, 171 :: 		wifiesp_clear_app_buf();
0x470A	0xF7FFFC69  BL	main_wifiesp_clear_app_buf+0
;main.c, 173 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_CHECK, NULL);
0x470E	0x484A    LDR	R0, [PC, #296]
0x4710	0x2200    MOVS	R2, #0
0x4712	0x4601    MOV	R1, R0
0x4714	0x4849    LDR	R0, [PC, #292]
0x4716	0xF7FFFC83  BL	_wifiesp_send_cmd+0
;main.c, 174 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x471A	0x4849    LDR	R0, [PC, #292]
0x471C	0xF7FFFCC8  BL	main_wifiesp_rsp_check+0
0x4720	0x4948    LDR	R1, [PC, #288]
0x4722	0x6008    STR	R0, [R1, #0]
;main.c, 175 :: 		wifiesp_error_check(app_error_flag);
0x4724	0xF7FFFD0C  BL	main_wifiesp_error_check+0
;main.c, 177 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_RESTORE, NULL);
0x4728	0x4847    LDR	R0, [PC, #284]
0x472A	0x2200    MOVS	R2, #0
0x472C	0x4601    MOV	R1, R0
0x472E	0x4843    LDR	R0, [PC, #268]
0x4730	0xF7FFFC76  BL	_wifiesp_send_cmd+0
;main.c, 178 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4734	0x4845    LDR	R0, [PC, #276]
0x4736	0xF7FFFCBB  BL	main_wifiesp_rsp_check+0
0x473A	0x4942    LDR	R1, [PC, #264]
0x473C	0x6008    STR	R0, [R1, #0]
;main.c, 179 :: 		wifiesp_error_check(app_error_flag);
0x473E	0xF7FFFCFF  BL	main_wifiesp_error_check+0
;main.c, 180 :: 		uart_clear(&wifiesp.uart);
0x4742	0x4843    LDR	R0, [PC, #268]
0x4744	0xF7FFFC62  BL	_uart_clear+0
;main.c, 182 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_CHECK_FIRMWARE, NULL);
0x4748	0x4842    LDR	R0, [PC, #264]
0x474A	0x2200    MOVS	R2, #0
0x474C	0x4601    MOV	R1, R0
0x474E	0x483B    LDR	R0, [PC, #236]
0x4750	0xF7FFFC66  BL	_wifiesp_send_cmd+0
;main.c, 183 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4754	0x4840    LDR	R0, [PC, #256]
0x4756	0xF7FFFCAB  BL	main_wifiesp_rsp_check+0
0x475A	0x493A    LDR	R1, [PC, #232]
0x475C	0x6008    STR	R0, [R1, #0]
;main.c, 184 :: 		wifiesp_error_check(app_error_flag);
0x475E	0xF7FFFCEF  BL	main_wifiesp_error_check+0
;main.c, 186 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_SET_MODE, "1");
0x4762	0x493E    LDR	R1, [PC, #248]
0x4764	0x483E    LDR	R0, [PC, #248]
0x4766	0x460A    MOV	R2, R1
0x4768	0x4601    MOV	R1, R0
0x476A	0x4834    LDR	R0, [PC, #208]
0x476C	0xF7FFFC58  BL	_wifiesp_send_cmd+0
;main.c, 187 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4770	0x483C    LDR	R0, [PC, #240]
0x4772	0xF7FFFC9D  BL	main_wifiesp_rsp_check+0
0x4776	0x4933    LDR	R1, [PC, #204]
0x4778	0x6008    STR	R0, [R1, #0]
;main.c, 188 :: 		wifiesp_error_check(app_error_flag);
0x477A	0xF7FFFCE1  BL	main_wifiesp_error_check+0
;main.c, 190 :: 		wifiesp_clear_app_buf();
0x477E	0xF7FFFC2F  BL	main_wifiesp_clear_app_buf+0
;main.c, 191 :: 		strcpy(app_buf, "\"");
0x4782	0x4839    LDR	R0, [PC, #228]
0x4784	0x4601    MOV	R1, R0
0x4786	0x4839    LDR	R0, [PC, #228]
0x4788	0xF7FFF8FC  BL	_strcpy+0
;main.c, 192 :: 		strcat(app_buf, APP_SSID);
0x478C	0x4838    LDR	R0, [PC, #224]
0x478E	0x4601    MOV	R1, R0
0x4790	0x4836    LDR	R0, [PC, #216]
0x4792	0xF7FEFDDB  BL	_strcat+0
;main.c, 193 :: 		strcat(app_buf, "\",\"");
0x4796	0x4837    LDR	R0, [PC, #220]
0x4798	0x4601    MOV	R1, R0
0x479A	0x4834    LDR	R0, [PC, #208]
0x479C	0xF7FEFDD6  BL	_strcat+0
;main.c, 194 :: 		strcat(app_buf, APP_PASSWORD);
0x47A0	0x4835    LDR	R0, [PC, #212]
0x47A2	0x4601    MOV	R1, R0
0x47A4	0x4831    LDR	R0, [PC, #196]
0x47A6	0xF7FEFDD1  BL	_strcat+0
;main.c, 195 :: 		strcat(app_buf, "\"");
0x47AA	0x4834    LDR	R0, [PC, #208]
0x47AC	0x4601    MOV	R1, R0
0x47AE	0x482F    LDR	R0, [PC, #188]
0x47B0	0xF7FEFDCC  BL	_strcat+0
;main.c, 196 :: 		app_buf_len = strlen(app_buf);
0x47B4	0x482D    LDR	R0, [PC, #180]
0x47B6	0xF7FEFDDD  BL	_strlen+0
0x47BA	0x4931    LDR	R1, [PC, #196]
0x47BC	0x6008    STR	R0, [R1, #0]
;main.c, 197 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_CONNECT, app_buf);
0x47BE	0x4831    LDR	R0, [PC, #196]
0x47C0	0x4A2A    LDR	R2, [PC, #168]
0x47C2	0x4601    MOV	R1, R0
0x47C4	0x481D    LDR	R0, [PC, #116]
0x47C6	0xF7FFFC2B  BL	_wifiesp_send_cmd+0
;main.c, 198 :: 		wifiesp_clear_app_buf();
0x47CA	0xF7FFFC09  BL	main_wifiesp_clear_app_buf+0
;main.c, 199 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x47CE	0x482E    LDR	R0, [PC, #184]
0x47D0	0xF7FFFC6E  BL	main_wifiesp_rsp_check+0
0x47D4	0x491B    LDR	R1, [PC, #108]
0x47D6	0x6008    STR	R0, [R1, #0]
;main.c, 200 :: 		wifiesp_error_check(app_error_flag);
0x47D8	0xF7FFFCB2  BL	main_wifiesp_error_check+0
;main.c, 202 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_SET_MULTIPLE_CONNECTION, "1");
0x47DC	0x492B    LDR	R1, [PC, #172]
0x47DE	0x482C    LDR	R0, [PC, #176]
0x47E0	0x460A    MOV	R2, R1
0x47E2	0x4601    MOV	R1, R0
0x47E4	0x4815    LDR	R0, [PC, #84]
0x47E6	0xF7FFFC1B  BL	_wifiesp_send_cmd+0
;main.c, 203 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x47EA	0x482A    LDR	R0, [PC, #168]
0x47EC	0xF7FFFC60  BL	main_wifiesp_rsp_check+0
0x47F0	0x4914    LDR	R1, [PC, #80]
0x47F2	0x6008    STR	R0, [R1, #0]
;main.c, 204 :: 		wifiesp_error_check(app_error_flag);
0x47F4	0xF7FFFCA4  BL	main_wifiesp_error_check+0
;main.c, 206 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_SET_AS_SERVER, "1,80");
0x47F8	0x4927    LDR	R1, [PC, #156]
0x47FA	0x4828    LDR	R0, [PC, #160]
0x47FC	0x460A    MOV	R2, R1
0x47FE	0x4601    MOV	R1, R0
0x4800	0x480E    LDR	R0, [PC, #56]
0x4802	0xF7FFFC0D  BL	_wifiesp_send_cmd+0
;main.c, 207 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4806	0x4826    LDR	R0, [PC, #152]
0x4808	0xF7FFFC52  BL	main_wifiesp_rsp_check+0
0x480C	0x490D    LDR	R1, [PC, #52]
0x480E	0x6008    STR	R0, [R1, #0]
;main.c, 208 :: 		wifiesp_error_check(app_error_flag);
0x4810	0xF7FFFC96  BL	main_wifiesp_error_check+0
;main.c, 210 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_GET_IP, NULL);
0x4814	0x4823    LDR	R0, [PC, #140]
0x4816	0x2200    MOVS	R2, #0
0x4818	0x4601    MOV	R1, R0
0x481A	0x4808    LDR	R0, [PC, #32]
0x481C	0xF7FFFC00  BL	_wifiesp_send_cmd+0
;main.c, 211 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4820	0x4821    LDR	R0, [PC, #132]
0x4822	0xF7FFFC45  BL	main_wifiesp_rsp_check+0
0x4826	0x4907    LDR	R1, [PC, #28]
0x4828	0x6008    STR	R0, [R1, #0]
;main.c, 212 :: 		wifiesp_error_check(app_error_flag);
0x482A	0xF7FFFC89  BL	main_wifiesp_error_check+0
;main.c, 213 :: 		}
L_end_wifi_communication_init:
0x482E	0xF8DDE000  LDR	LR, [SP, #0]
0x4832	0xB001    ADD	SP, SP, #4
0x4834	0x4770    BX	LR
0x4836	0xBF00    NOP
0x4838	0x04862000  	?lstr11_main+0
0x483C	0x05DC2000  	main_wifiesp+0
0x4840	0x04892000  	?lstr12_main+0
0x4844	0x09482000  	main_app_error_flag+0
0x4848	0x048C2000  	?lstr13_main+0
0x484C	0x04972000  	?lstr14_main+0
0x4850	0x05EC2000  	main_wifiesp+16
0x4854	0x049A2000  	?lstr15_main+0
0x4858	0x04A12000  	?lstr16_main+0
0x485C	0x04AE2000  	?lstr18_main+0
0x4860	0x04A42000  	?lstr17_main+0
0x4864	0x04B02000  	?lstr19_main+0
0x4868	0x0A420000  	?lstr_20_main+0
0x486C	0x02242000  	main_app_buf+0
0x4870	0x65180000  	?lstr_21_main+0
0x4874	0x3BA40000  	?lstr_22_main+0
0x4878	0x65240000  	?lstr_23_main+0
0x487C	0x0C4E0000  	?lstr_24_main+0
0x4880	0x02202000  	main_app_buf_len+0
0x4884	0x04B32000  	?lstr25_main+0
0x4888	0x04BC2000  	?lstr26_main+0
0x488C	0x04C92000  	?lstr28_main+0
0x4890	0x04BF2000  	?lstr27_main+0
0x4894	0x04CB2000  	?lstr29_main+0
0x4898	0x04DB2000  	?lstr31_main+0
0x489C	0x04CE2000  	?lstr30_main+0
0x48A0	0x04E02000  	?lstr32_main+0
0x48A4	0x04E32000  	?lstr33_main+0
0x48A8	0x04EC2000  	?lstr34_main+0
; end of _wifi_communication_init
main_wifiesp_process:
;main.c, 74 :: 		static err_t wifiesp_process(void)
0x3C34	0xF2AD2D68  SUBW	SP, SP, #616
0x3C38	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 76 :: 		uint8_t rx_buf[PROCESS_BUFFER_SIZE] = { 0 };
0x3C3C	0xF10D0B04  ADD	R11, SP, #4
0x3C40	0xF20B2A62  ADDW	R10, R11, #610
0x3C44	0xF8DFC0AC  LDR	R12, [PC, #172]
0x3C48	0xF000FFF8  BL	___CC2DW+0
;main.c, 77 :: 		int32_t rx_size = 0;
;main.c, 78 :: 		rx_size = wifiesp_generic_read(&wifiesp, rx_buf, PROCESS_BUFFER_SIZE);
0x3C4C	0xA801    ADD	R0, SP, #4
0x3C4E	0xF2402262  MOVW	R2, #610
0x3C52	0x4601    MOV	R1, R0
0x3C54	0x4828    LDR	R0, [PC, #160]
0x3C56	0xF7FFFE47  BL	_wifiesp_generic_read+0
0x3C5A	0x4606    MOV	R6, R0
;main.c, 79 :: 		if (rx_size > 0)
0x3C5C	0x2800    CMP	R0, #0
0x3C5E	0xDD42    BLE	L_main_wifiesp_process6
;main.c, 81 :: 		int32_t buf_cnt = app_buf_len;
0x3C60	0x4826    LDR	R0, [PC, #152]
0x3C62	0x6802    LDR	R2, [R0, #0]
;main.c, 82 :: 		if (((app_buf_len + rx_size) > PROCESS_BUFFER_SIZE) && (app_buf_len > 0))
0x3C64	0x6800    LDR	R0, [R0, #0]
0x3C66	0x1981    ADDS	R1, R0, R6
0x3C68	0xF2402062  MOVW	R0, #610
0x3C6C	0x4281    CMP	R1, R0
0x3C6E	0xDD18    BLE	L_main_wifiesp_process68
0x3C70	0x4822    LDR	R0, [PC, #136]
0x3C72	0x6800    LDR	R0, [R0, #0]
0x3C74	0x2800    CMP	R0, #0
0x3C76	0xDD16    BLE	L_main_wifiesp_process69
L_main_wifiesp_process65:
;main.c, 84 :: 		buf_cnt = PROCESS_BUFFER_SIZE - ((app_buf_len + rx_size) - PROCESS_BUFFER_SIZE);
0x3C78	0x4820    LDR	R0, [PC, #128]
0x3C7A	0x6800    LDR	R0, [R0, #0]
0x3C7C	0x1980    ADDS	R0, R0, R6
0x3C7E	0xF2A02162  SUBW	R1, R0, #610
0x3C82	0xF2402062  MOVW	R0, #610
0x3C86	0x1A42    SUB	R2, R0, R1
0x3C88	0x4617    MOV	R7, R2
;main.c, 85 :: 		memmove(app_buf, &app_buf[PROCESS_BUFFER_SIZE - buf_cnt], buf_cnt);
0x3C8A	0xF2402062  MOVW	R0, #610
0x3C8E	0x1A81    SUB	R1, R0, R2
0x3C90	0x481B    LDR	R0, [PC, #108]
0x3C92	0x1840    ADDS	R0, R0, R1
0x3C94	0xB212    SXTH	R2, R2
0x3C96	0x4601    MOV	R1, R0
0x3C98	0x4819    LDR	R0, [PC, #100]
0x3C9A	0xF7FFFA97  BL	_memmove+0
;main.c, 86 :: 		}
0x3C9E	0x463C    MOV	R4, R7
;main.c, 82 :: 		if (((app_buf_len + rx_size) > PROCESS_BUFFER_SIZE) && (app_buf_len > 0))
0x3CA0	0xE000    B	L_main_wifiesp_process67
L_main_wifiesp_process68:
0x3CA2	0x4614    MOV	R4, R2
L_main_wifiesp_process67:
0x3CA4	0xE000    B	L_main_wifiesp_process66
L_main_wifiesp_process69:
0x3CA6	0x4614    MOV	R4, R2
L_main_wifiesp_process66:
;main.c, 87 :: 		for (int32_t rx_cnt = 0; rx_cnt < rx_size; rx_cnt++)
0x3CA8	0xF04F0300  MOV	R3, #0
0x3CAC	0x4632    MOV	R2, R6
L_main_wifiesp_process10:
0x3CAE	0x4293    CMP	R3, R2
0x3CB0	0xDA17    BGE	L_main_wifiesp_process11
;main.c, 89 :: 		if (rx_buf[rx_cnt])
0x3CB2	0xA801    ADD	R0, SP, #4
0x3CB4	0x18C0    ADDS	R0, R0, R3
0x3CB6	0x7800    LDRB	R0, [R0, #0]
0x3CB8	0xB188    CBZ	R0, L_main_wifiesp_process70
;main.c, 91 :: 		app_buf[buf_cnt++] = rx_buf[rx_cnt];
0x3CBA	0x4811    LDR	R0, [PC, #68]
0x3CBC	0x1901    ADDS	R1, R0, R4
0x3CBE	0xA801    ADD	R0, SP, #4
0x3CC0	0x18C0    ADDS	R0, R0, R3
0x3CC2	0x7800    LDRB	R0, [R0, #0]
0x3CC4	0x7008    STRB	R0, [R1, #0]
0x3CC6	0x1C64    ADDS	R4, R4, #1
;main.c, 92 :: 		if (app_buf_len < PROCESS_BUFFER_SIZE)
0x3CC8	0x480C    LDR	R0, [PC, #48]
0x3CCA	0x6801    LDR	R1, [R0, #0]
0x3CCC	0xF2402062  MOVW	R0, #610
0x3CD0	0x4281    CMP	R1, R0
0x3CD2	0xDA03    BGE	L_main_wifiesp_process14
;main.c, 94 :: 		app_buf_len++;
0x3CD4	0x4909    LDR	R1, [PC, #36]
0x3CD6	0x6808    LDR	R0, [R1, #0]
0x3CD8	0x1C40    ADDS	R0, R0, #1
0x3CDA	0x6008    STR	R0, [R1, #0]
;main.c, 95 :: 		}
L_main_wifiesp_process14:
;main.c, 96 :: 		}
0x3CDC	0xE7FF    B	L_main_wifiesp_process13
L_main_wifiesp_process70:
;main.c, 89 :: 		if (rx_buf[rx_cnt])
;main.c, 96 :: 		}
L_main_wifiesp_process13:
;main.c, 97 :: 		}
;main.c, 87 :: 		for (int32_t rx_cnt = 0; rx_cnt < rx_size; rx_cnt++)
0x3CDE	0x1C5B    ADDS	R3, R3, #1
;main.c, 97 :: 		}
0x3CE0	0xE7E5    B	L_main_wifiesp_process10
L_main_wifiesp_process11:
;main.c, 98 :: 		return WIFIESP_OK;
0x3CE2	0x2000    MOVS	R0, #0
0x3CE4	0xE001    B	L_end_wifiesp_process
;main.c, 99 :: 		}
L_main_wifiesp_process6:
;main.c, 100 :: 		return WIFIESP_ERROR;
0x3CE6	0xF04F30FF  MOV	R0, #-1
;main.c, 101 :: 		}
L_end_wifiesp_process:
0x3CEA	0xF8DDE000  LDR	LR, [SP, #0]
0x3CEE	0xF20D2D68  ADDW	SP, SP, #616
0x3CF2	0x4770    BX	LR
0x3CF4	0x5C340000  	?ICSmain_wifiesp_process_rx_buf_L0+0
0x3CF8	0x05DC2000  	main_wifiesp+0
0x3CFC	0x02202000  	main_app_buf_len+0
0x3D00	0x02242000  	main_app_buf+0
; end of main_wifiesp_process
_wifiesp_generic_read:
;wifiesp.c, 95 :: 		int32_t wifiesp_generic_read ( wifiesp_t *ctx, char *data_buf, int32_t max_len )
0x38E8	0xB081    SUB	SP, SP, #4
0x38EA	0xF8CDE000  STR	LR, [SP, #0]
;wifiesp.c, 97 :: 		return uart_read( &ctx->uart, data_buf, max_len );
0x38EE	0xF2000310  ADDW	R3, R0, #16
0x38F2	0x4618    MOV	R0, R3
0x38F4	0xF7FFFBAE  BL	_uart_read+0
;wifiesp.c, 98 :: 		}
L_end_wifiesp_generic_read:
0x38F8	0xF8DDE000  LDR	LR, [SP, #0]
0x38FC	0xB001    ADD	SP, SP, #4
0x38FE	0x4770    BX	LR
; end of _wifiesp_generic_read
_uart_read:
;drv_uart.c, 413 :: 		err_t uart_read( uart_t *obj, uint8_t *buffer, size_t size )
0x3054	0xB089    SUB	SP, SP, #36
0x3056	0xF8CDE000  STR	LR, [SP, #0]
0x305A	0x9107    STR	R1, [SP, #28]
0x305C	0x4601    MOV	R1, R0
0x305E	0x9208    STR	R2, [SP, #32]
;drv_uart.c, 415 :: 		size_t data_read = 0;
;drv_uart.c, 417 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x3060	0x9101    STR	R1, [SP, #4]
0x3062	0x4608    MOV	R0, R1
0x3064	0x2100    MOVS	R1, #0
0x3066	0xF000FB2B  BL	drv_uart__acquire+0
0x306A	0x9901    LDR	R1, [SP, #4]
0x306C	0xF1B03FFF  CMP	R0, #-1
0x3070	0xF000806E  BEQ	L_uart_read77
;drv_uart.c, 423 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3074	0x9101    STR	R1, [SP, #4]
0x3076	0x4608    MOV	R0, R1
0x3078	0xF000FAD2  BL	drv_uart_hal_is_handle_null+0
0x307C	0x9901    LDR	R1, [SP, #4]
0x307E	0x9003    STR	R0, [SP, #12]
;drv_uart.c, 424 :: 		hal_uart_t *hal_obj = ( hal_uart_t * ) &obj->handle;
0x3080	0x9104    STR	R1, [SP, #16]
;drv_uart.c, 425 :: 		ring_buf8_t *ring = &hal_obj->config.rx_buf;
0x3082	0x1D0B    ADDS	R3, R1, #4
0x3084	0x3320    ADDS	R3, #32
0x3086	0x9305    STR	R3, [SP, #20]
;drv_uart.c, 426 :: 		size_t data_read = 0;
0x3088	0xF04F0300  MOV	R3, #0
0x308C	0x9306    STR	R3, [SP, #24]
;drv_uart.c, 428 :: 		if ( !hal_handle )
0x308E	0x9B03    LDR	R3, [SP, #12]
0x3090	0xB90B    CBNZ	R3, L_uart_read78
;drv_uart.c, 430 :: 		return 0;
0x3092	0x2000    MOVS	R0, #0
0x3094	0xE05E    B	L_end_uart_read
;drv_uart.c, 431 :: 		}
L_uart_read78:
;drv_uart.c, 433 :: 		if ( size <= 0 )
0x3096	0x9B08    LDR	R3, [SP, #32]
0x3098	0x2B00    CMP	R3, #0
0x309A	0xD801    BHI	L_uart_read79
;drv_uart.c, 435 :: 		return 0;
0x309C	0x2000    MOVS	R0, #0
0x309E	0xE059    B	L_end_uart_read
;drv_uart.c, 436 :: 		}
L_uart_read79:
;drv_uart.c, 438 :: 		if ( !buffer )
0x30A0	0x9B07    LDR	R3, [SP, #28]
0x30A2	0xB90B    CBNZ	R3, L_uart_read80
;drv_uart.c, 440 :: 		return 0;
0x30A4	0x2000    MOVS	R0, #0
0x30A6	0xE055    B	L_end_uart_read
;drv_uart.c, 441 :: 		}
L_uart_read80:
;drv_uart.c, 443 :: 		if ( hal_handle->init_state == false )
0x30A8	0x9B03    LDR	R3, [SP, #12]
0x30AA	0x3308    ADDS	R3, #8
0x30AC	0x781B    LDRB	R3, [R3, #0]
0x30AE	0xB91B    CBNZ	R3, L_uart_read81
;drv_uart.c, 444 :: 		hal_ll_module_configure_uart( (handle_t *)&hal_handle );
0x30B0	0xAB03    ADD	R3, SP, #12
0x30B2	0x4618    MOV	R0, R3
0x30B4	0xF7FEF844  BL	_hal_ll_module_configure_uart+0
L_uart_read81:
;drv_uart.c, 447 :: 		if ( !hal_obj->is_rx_irq_enabled )
0x30B8	0x9B04    LDR	R3, [SP, #16]
0x30BA	0x3349    ADDS	R3, #73
0x30BC	0x781B    LDRB	R3, [R3, #0]
0x30BE	0xB94B    CBNZ	R3, L_uart_read82
;drv_uart.c, 449 :: 		hal_ll_uart_irq_enable( (handle_t *)&hal_handle, (hal_ll_uart_irq_t)HAL_UART_IRQ_RX );
0x30C0	0xAB03    ADD	R3, SP, #12
0x30C2	0x2100    MOVS	R1, #0
0x30C4	0x4618    MOV	R0, R3
0x30C6	0xF7FDFFD1  BL	_hal_ll_uart_irq_enable+0
;drv_uart.c, 450 :: 		hal_obj->is_rx_irq_enabled = true;
0x30CA	0x9B04    LDR	R3, [SP, #16]
0x30CC	0xF2030449  ADDW	R4, R3, #73
0x30D0	0x2301    MOVS	R3, #1
0x30D2	0x7023    STRB	R3, [R4, #0]
;drv_uart.c, 451 :: 		}
L_uart_read82:
;drv_uart.c, 453 :: 		while ( ring_buf8_is_empty( ring ) )
L_uart_read83:
0x30D4	0x9805    LDR	R0, [SP, #20]
0x30D6	0xF001F9BB  BL	_ring_buf8_is_empty+0
0x30DA	0xB140    CBZ	R0, L_uart_read84
;drv_uart.c, 455 :: 		if ( !hal_obj->is_blocking )
0x30DC	0x9B04    LDR	R3, [SP, #16]
0x30DE	0x334A    ADDS	R3, #74
0x30E0	0x781B    LDRB	R3, [R3, #0]
0x30E2	0xB90B    CBNZ	R3, L_uart_read85
;drv_uart.c, 457 :: 		return 0;
0x30E4	0x2000    MOVS	R0, #0
0x30E6	0xE035    B	L_end_uart_read
;drv_uart.c, 458 :: 		}
L_uart_read85:
;drv_uart.c, 459 :: 		Delay_1ms();
0x30E8	0xF7FDFFB2  BL	_Delay_1ms+0
;drv_uart.c, 460 :: 		}
0x30EC	0xE7F2    B	L_uart_read83
L_uart_read84:
;drv_uart.c, 462 :: 		while ( ( size > 0 ) && !ring_buf8_is_empty( ring ) )
L_uart_read86:
0x30EE	0x9B08    LDR	R3, [SP, #32]
0x30F0	0x2B00    CMP	R3, #0
0x30F2	0xD92B    BLS	L__uart_read129
0x30F4	0x9805    LDR	R0, [SP, #20]
0x30F6	0xF001F9AB  BL	_ring_buf8_is_empty+0
0x30FA	0xBB38    CBNZ	R0, L__uart_read128
L__uart_read125:
;drv_uart.c, 466 :: 		hal_ll_core_disable_interrupts();
0x30FC	0xF7FDFFA2  BL	_hal_ll_core_disable_interrupts+0
;drv_uart.c, 467 :: 		data_byte = ring_buf8_pop( ring );
0x3100	0x9805    LDR	R0, [SP, #20]
0x3102	0xF001FBE1  BL	_ring_buf8_pop+0
0x3106	0xF88D0008  STRB	R0, [SP, #8]
;drv_uart.c, 469 :: 		if ( !hal_obj->is_rx_irq_enabled && !ring_buf8_is_full( ring ) )
0x310A	0x9B04    LDR	R3, [SP, #16]
0x310C	0x3349    ADDS	R3, #73
0x310E	0x781B    LDRB	R3, [R3, #0]
0x3110	0xB96B    CBNZ	R3, L__uart_read127
0x3112	0x9805    LDR	R0, [SP, #20]
0x3114	0xF001FBCA  BL	_ring_buf8_is_full+0
0x3118	0xB948    CBNZ	R0, L__uart_read126
L__uart_read124:
;drv_uart.c, 471 :: 		hal_ll_uart_irq_enable( (handle_t *)&hal_handle, (hal_ll_uart_irq_t)HAL_UART_IRQ_RX );
0x311A	0xAB03    ADD	R3, SP, #12
0x311C	0x2100    MOVS	R1, #0
0x311E	0x4618    MOV	R0, R3
0x3120	0xF7FDFFA4  BL	_hal_ll_uart_irq_enable+0
;drv_uart.c, 472 :: 		hal_obj->is_rx_irq_enabled = true;
0x3124	0x9B04    LDR	R3, [SP, #16]
0x3126	0xF2030449  ADDW	R4, R3, #73
0x312A	0x2301    MOVS	R3, #1
0x312C	0x7023    STRB	R3, [R4, #0]
;drv_uart.c, 473 :: 		}
;drv_uart.c, 469 :: 		if ( !hal_obj->is_rx_irq_enabled && !ring_buf8_is_full( ring ) )
L__uart_read127:
L__uart_read126:
;drv_uart.c, 474 :: 		hal_ll_core_enable_interrupts();
0x312E	0xF7FEFB27  BL	_hal_ll_core_enable_interrupts+0
;drv_uart.c, 476 :: 		buffer[ data_read++ ] = data_byte;
0x3132	0x9C06    LDR	R4, [SP, #24]
0x3134	0x9B07    LDR	R3, [SP, #28]
0x3136	0x191C    ADDS	R4, R3, R4
0x3138	0xF89D3008  LDRB	R3, [SP, #8]
0x313C	0x7023    STRB	R3, [R4, #0]
0x313E	0x9B06    LDR	R3, [SP, #24]
0x3140	0x1C5B    ADDS	R3, R3, #1
0x3142	0x9306    STR	R3, [SP, #24]
;drv_uart.c, 477 :: 		size--;
0x3144	0x9B08    LDR	R3, [SP, #32]
0x3146	0x1E5B    SUBS	R3, R3, #1
0x3148	0x9308    STR	R3, [SP, #32]
;drv_uart.c, 478 :: 		}
0x314A	0xE7D0    B	L_uart_read86
;drv_uart.c, 462 :: 		while ( ( size > 0 ) && !ring_buf8_is_empty( ring ) )
L__uart_read129:
L__uart_read128:
;drv_uart.c, 480 :: 		return data_read;
0x314C	0x9806    LDR	R0, [SP, #24]
0x314E	0xE001    B	L_end_uart_read
;drv_uart.c, 482 :: 		} else {
L_uart_read77:
;drv_uart.c, 483 :: 		return UART_ERROR;
0x3150	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 484 :: 		}
;drv_uart.c, 485 :: 		}
L_end_uart_read:
0x3154	0xF8DDE000  LDR	LR, [SP, #0]
0x3158	0xB009    ADD	SP, SP, #36
0x315A	0x4770    BX	LR
; end of _uart_read
_hal_ll_module_configure_uart:
;hal_ll_uart.c, 543 :: 		hal_ll_err_t hal_ll_module_configure_uart( handle_t *handle ) {
0x1140	0xB083    SUB	SP, SP, #12
0x1142	0xF8CDE000  STR	LR, [SP, #0]
0x1146	0x4605    MOV	R5, R0
;hal_ll_uart.c, 544 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x1148	0x6828    LDR	R0, [R5, #0]
0x114A	0xF002FF1F  BL	hal_ll_uart_hal_ll_get_specifics+0
0x114E	0x4917    LDR	R1, [PC, #92]
0x1150	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 545 :: 		hal_ll_uart_handle_register_t *hal_handle = (hal_ll_uart_handle_register_t *)*handle;
0x1152	0x6829    LDR	R1, [R5, #0]
0x1154	0x460C    MOV	R4, R1
;hal_ll_uart.c, 546 :: 		uint8_t pin_check_result = hal_ll_uart_hw_specifics_map_local->module_index;
0x1156	0x1D01    ADDS	R1, R0, #4
0x1158	0x8809    LDRH	R1, [R1, #0]
0x115A	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 548 :: 		hal_ll_uart_init( hal_ll_uart_hw_specifics_map_local );
0x115C	0x4601    MOV	R1, R0
0x115E	0xF88D5004  STRB	R5, [SP, #4]
0x1162	0x9402    STR	R4, [SP, #8]
0x1164	0x4608    MOV	R0, R1
0x1166	0xF001FD5D  BL	hal_ll_uart_hal_ll_uart_init+0
0x116A	0x9C02    LDR	R4, [SP, #8]
0x116C	0xF89D5004  LDRB	R5, [SP, #4]
;hal_ll_uart.c, 550 :: 		hal_ll_module_state[pin_check_result].hal_ll_uart_handle = (handle_t *)&hal_ll_uart_hw_specifics_map[pin_check_result].base;
0x1170	0x210C    MOVS	R1, #12
0x1172	0xFB01F205  MUL	R2, R1, R5
0x1176	0x490E    LDR	R1, [PC, #56]
0x1178	0x188B    ADDS	R3, R1, R2
0x117A	0x2124    MOVS	R1, #36
0x117C	0xFB01F205  MUL	R2, R1, R5
0x1180	0x490C    LDR	R1, [PC, #48]
0x1182	0x1889    ADDS	R1, R1, R2
0x1184	0x6019    STR	R1, [R3, #0]
;hal_ll_uart.c, 551 :: 		hal_ll_module_state[pin_check_result].init_ll_state = true;
0x1186	0x210C    MOVS	R1, #12
0x1188	0xFB01F205  MUL	R2, R1, R5
0x118C	0x4908    LDR	R1, [PC, #32]
0x118E	0x1889    ADDS	R1, R1, R2
0x1190	0xF2010208  ADDW	R2, R1, #8
0x1194	0x2101    MOVS	R1, #1
0x1196	0x7011    STRB	R1, [R2, #0]
;hal_ll_uart.c, 552 :: 		hal_handle->init_ll_state = true;
0x1198	0xF2040208  ADDW	R2, R4, #8
0x119C	0x2101    MOVS	R1, #1
0x119E	0x7011    STRB	R1, [R2, #0]
;hal_ll_uart.c, 554 :: 		return HAL_LL_UART_SUCCESS;
0x11A0	0x2000    MOVS	R0, #0
;hal_ll_uart.c, 555 :: 		}
L_end_hal_ll_module_configure_uart:
0x11A2	0xF8DDE000  LDR	LR, [SP, #0]
0x11A6	0xB003    ADD	SP, SP, #12
0x11A8	0x4770    BX	LR
0x11AA	0xBF00    NOP
0x11AC	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
0x11B0	0x00C42000  	hal_ll_uart_hal_ll_module_state+0
0x11B4	0x010C2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map+0
; end of _hal_ll_module_configure_uart
_hal_ll_uart_irq_enable:
;hal_ll_uart.c, 660 :: 		void hal_ll_uart_irq_enable( handle_t *handle, hal_ll_uart_irq_t irq ) {
0x106C	0xB082    SUB	SP, SP, #8
0x106E	0xF8CDE000  STR	LR, [SP, #0]
0x1072	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 661 :: 		low_level_handle = hal_ll_uart_get_handle;
0x1074	0x6802    LDR	R2, [R0, #0]
0x1076	0x6813    LDR	R3, [R2, #0]
0x1078	0x4A29    LDR	R2, [PC, #164]
0x107A	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 662 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x107C	0x6800    LDR	R0, [R0, #0]
0x107E	0xF002FF85  BL	hal_ll_uart_hal_ll_get_specifics+0
0x1082	0x4A28    LDR	R2, [PC, #160]
0x1084	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 664 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = ( hal_ll_uart_base_handle_t *)hal_ll_uart_hw_specifics_map_local->base;
0x1086	0x6802    LDR	R2, [R0, #0]
0x1088	0x4610    MOV	R0, R2
;hal_ll_uart.c, 666 :: 		switch ( irq ) {
0x108A	0xE00E    B	L_hal_ll_uart_irq_enable6
;hal_ll_uart.c, 667 :: 		case HAL_LL_UART_IRQ_RX:
L_hal_ll_uart_irq_enable8:
;hal_ll_uart.c, 668 :: 		__HAL_LL_UART_ENABLE_IT( hal_ll_hw_reg, HAL_LL_UART_IT_RXNE );
0x108C	0xF200030C  ADDW	R3, R0, #12
0x1090	0x681A    LDR	R2, [R3, #0]
0x1092	0xF0420220  ORR	R2, R2, #32
0x1096	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 669 :: 		break;
0x1098	0xE00C    B	L_hal_ll_uart_irq_enable7
;hal_ll_uart.c, 671 :: 		case HAL_LL_UART_IRQ_TX:
L_hal_ll_uart_irq_enable9:
;hal_ll_uart.c, 672 :: 		__HAL_LL_UART_ENABLE_IT( hal_ll_hw_reg, HAL_LL_UART_IT_TXE );
0x109A	0xF200030C  ADDW	R3, R0, #12
0x109E	0x681A    LDR	R2, [R3, #0]
0x10A0	0xF0420280  ORR	R2, R2, #128
0x10A4	0x601A    STR	R2, [R3, #0]
;hal_ll_uart.c, 673 :: 		break;
0x10A6	0xE005    B	L_hal_ll_uart_irq_enable7
;hal_ll_uart.c, 675 :: 		default:
L_hal_ll_uart_irq_enable10:
;hal_ll_uart.c, 676 :: 		break;
0x10A8	0xE004    B	L_hal_ll_uart_irq_enable7
;hal_ll_uart.c, 677 :: 		}
L_hal_ll_uart_irq_enable6:
0x10AA	0x2D00    CMP	R5, #0
0x10AC	0xD0EE    BEQ	L_hal_ll_uart_irq_enable8
0x10AE	0x2D01    CMP	R5, #1
0x10B0	0xD0F3    BEQ	L_hal_ll_uart_irq_enable9
0x10B2	0xE7F9    B	L_hal_ll_uart_irq_enable10
L_hal_ll_uart_irq_enable7:
;hal_ll_uart.c, 679 :: 		switch ( hal_ll_uart_hw_specifics_map_local->module_index )
0x10B4	0x4A1B    LDR	R2, [PC, #108]
0x10B6	0x6812    LDR	R2, [R2, #0]
0x10B8	0x1D12    ADDS	R2, R2, #4
0x10BA	0x9201    STR	R2, [SP, #4]
0x10BC	0xE018    B	L_hal_ll_uart_irq_enable11
;hal_ll_uart.c, 682 :: 		case hal_ll_uart_module_num(UART_MODULE_1):
L_hal_ll_uart_irq_enable13:
;hal_ll_uart.c, 683 :: 		hal_ll_core_enable_irq( UART1_NVIC );
0x10BE	0x2035    MOVS	R0, #53
0x10C0	0xF7FFFE6E  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 684 :: 		break;
0x10C4	0xE028    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 687 :: 		case hal_ll_uart_module_num(UART_MODULE_2):
L_hal_ll_uart_irq_enable14:
;hal_ll_uart.c, 688 :: 		hal_ll_core_enable_irq( UART2_NVIC );
0x10C6	0x2036    MOVS	R0, #54
0x10C8	0xF7FFFE6A  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 689 :: 		break;
0x10CC	0xE024    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 692 :: 		case hal_ll_uart_module_num(UART_MODULE_3):
L_hal_ll_uart_irq_enable15:
;hal_ll_uart.c, 693 :: 		hal_ll_core_enable_irq( UART3_NVIC );
0x10CE	0x2037    MOVS	R0, #55
0x10D0	0xF7FFFE66  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 694 :: 		break;
0x10D4	0xE020    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 697 :: 		case hal_ll_uart_module_num(UART_MODULE_4):
L_hal_ll_uart_irq_enable16:
;hal_ll_uart.c, 698 :: 		hal_ll_core_enable_irq( UART4_NVIC );
0x10D6	0x2044    MOVS	R0, #68
0x10D8	0xF7FFFE62  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 699 :: 		break;
0x10DC	0xE01C    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 702 :: 		case hal_ll_uart_module_num(UART_MODULE_5):
L_hal_ll_uart_irq_enable17:
;hal_ll_uart.c, 703 :: 		hal_ll_core_enable_irq( UART5_NVIC );
0x10DE	0x2045    MOVS	R0, #69
0x10E0	0xF7FFFE5E  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 704 :: 		break;
0x10E4	0xE018    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 707 :: 		case hal_ll_uart_module_num(UART_MODULE_6):
L_hal_ll_uart_irq_enable18:
;hal_ll_uart.c, 708 :: 		hal_ll_core_enable_irq( UART6_NVIC );
0x10E6	0x2057    MOVS	R0, #87
0x10E8	0xF7FFFE5A  BL	_hal_ll_core_enable_irq+0
;hal_ll_uart.c, 709 :: 		break;
0x10EC	0xE014    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 732 :: 		default:
L_hal_ll_uart_irq_enable19:
;hal_ll_uart.c, 733 :: 		break;
0x10EE	0xE013    B	L_hal_ll_uart_irq_enable12
;hal_ll_uart.c, 734 :: 		}
L_hal_ll_uart_irq_enable11:
0x10F0	0x9B01    LDR	R3, [SP, #4]
0x10F2	0x881A    LDRH	R2, [R3, #0]
0x10F4	0x2A00    CMP	R2, #0
0x10F6	0xD0E2    BEQ	L_hal_ll_uart_irq_enable13
0x10F8	0x881A    LDRH	R2, [R3, #0]
0x10FA	0x2A01    CMP	R2, #1
0x10FC	0xD0E3    BEQ	L_hal_ll_uart_irq_enable14
0x10FE	0x881A    LDRH	R2, [R3, #0]
0x1100	0x2A02    CMP	R2, #2
0x1102	0xD0E4    BEQ	L_hal_ll_uart_irq_enable15
0x1104	0x881A    LDRH	R2, [R3, #0]
0x1106	0x2A03    CMP	R2, #3
0x1108	0xD0E5    BEQ	L_hal_ll_uart_irq_enable16
0x110A	0x881A    LDRH	R2, [R3, #0]
0x110C	0x2A04    CMP	R2, #4
0x110E	0xD0E6    BEQ	L_hal_ll_uart_irq_enable17
0x1110	0x881A    LDRH	R2, [R3, #0]
0x1112	0x2A05    CMP	R2, #5
0x1114	0xD0E7    BEQ	L_hal_ll_uart_irq_enable18
0x1116	0xE7EA    B	L_hal_ll_uart_irq_enable19
L_hal_ll_uart_irq_enable12:
;hal_ll_uart.c, 735 :: 		}
L_end_hal_ll_uart_irq_enable:
0x1118	0xF8DDE000  LDR	LR, [SP, #0]
0x111C	0xB002    ADD	SP, SP, #8
0x111E	0x4770    BX	LR
0x1120	0x05B82000  	hal_ll_uart_low_level_handle+0
0x1124	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_irq_enable
_hal_ll_core_enable_irq:
;hal_ll_core.c, 58 :: 		void hal_ll_core_enable_irq( uint8_t IRQn )
0x0DA0	0xB081    SUB	SP, SP, #4
0x0DA2	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_core.c, 60 :: 		hal_ll_core_port_nvic_enable_irq( IRQn );
0x0DA6	0xF7FFFC31  BL	_hal_ll_core_port_nvic_enable_irq+0
;hal_ll_core.c, 61 :: 		}
L_end_hal_ll_core_enable_irq:
0x0DAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DAE	0xB001    ADD	SP, SP, #4
0x0DB0	0x4770    BX	LR
; end of _hal_ll_core_enable_irq
_hal_ll_core_port_nvic_enable_irq:
;hal_ll_core_port.c, 48 :: 		void hal_ll_core_port_nvic_enable_irq( uint8_t IRQn )
0x060C	0xB081    SUB	SP, SP, #4
;hal_ll_core_port.c, 50 :: 		switch ( IRQn )
0x060E	0xE018    B	L_hal_ll_core_port_nvic_enable_irq0
;hal_ll_core_port.c, 52 :: 		case HAL_LL_CORE_IVT_INT_MEM_MANAGE:
L_hal_ll_core_port_nvic_enable_irq2:
;hal_ll_core_port.c, 53 :: 		set_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_MEMFAULTENA_BIT );
0x0610	0x4A2A    LDR	R2, [PC, #168]
0x0612	0x6811    LDR	R1, [R2, #0]
0x0614	0xF4413180  ORR	R1, R1, #65536
0x0618	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 54 :: 		break;
0x061A	0xE01B    B	L_hal_ll_core_port_nvic_enable_irq1
;hal_ll_core_port.c, 55 :: 		case HAL_LL_CORE_IVT_INT_BUS_FAULT:
L_hal_ll_core_port_nvic_enable_irq3:
;hal_ll_core_port.c, 56 :: 		set_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_BUSFAULTENA_BIT );
0x061C	0x4A28    LDR	R2, [PC, #160]
0x061E	0x6811    LDR	R1, [R2, #0]
0x0620	0xF4413100  ORR	R1, R1, #131072
0x0624	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 57 :: 		break;
0x0626	0xE015    B	L_hal_ll_core_port_nvic_enable_irq1
;hal_ll_core_port.c, 58 :: 		case HAL_LL_CORE_IVT_INT_USAGE_FAULT:
L_hal_ll_core_port_nvic_enable_irq4:
;hal_ll_core_port.c, 59 :: 		set_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_USGFAULTENA_BIT );
0x0628	0x4A26    LDR	R2, [PC, #152]
0x062A	0x6811    LDR	R1, [R2, #0]
0x062C	0xF4412180  ORR	R1, R1, #262144
0x0630	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 60 :: 		break;
0x0632	0xE00F    B	L_hal_ll_core_port_nvic_enable_irq1
;hal_ll_core_port.c, 61 :: 		case HAL_LL_CORE_IVT_INT_SYS_TICK:
L_hal_ll_core_port_nvic_enable_irq5:
;hal_ll_core_port.c, 62 :: 		set_reg_bit( HAL_LL_CORE_STK_CTRL, HAL_LL_CORE_IVT_TICKINT_BIT );
0x0634	0x4A24    LDR	R2, [PC, #144]
0x0636	0x6811    LDR	R1, [R2, #0]
0x0638	0xF0410102  ORR	R1, R1, #2
0x063C	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 63 :: 		break;
0x063E	0xE009    B	L_hal_ll_core_port_nvic_enable_irq1
;hal_ll_core_port.c, 65 :: 		default: // If none of the above, exit switch
L_hal_ll_core_port_nvic_enable_irq6:
;hal_ll_core_port.c, 66 :: 		break;
0x0640	0xE008    B	L_hal_ll_core_port_nvic_enable_irq1
;hal_ll_core_port.c, 67 :: 		}
L_hal_ll_core_port_nvic_enable_irq0:
0x0642	0x2804    CMP	R0, #4
0x0644	0xD0E4    BEQ	L_hal_ll_core_port_nvic_enable_irq2
0x0646	0x2805    CMP	R0, #5
0x0648	0xD0E8    BEQ	L_hal_ll_core_port_nvic_enable_irq3
0x064A	0x2806    CMP	R0, #6
0x064C	0xD0EC    BEQ	L_hal_ll_core_port_nvic_enable_irq4
0x064E	0x280F    CMP	R0, #15
0x0650	0xD0F0    BEQ	L_hal_ll_core_port_nvic_enable_irq5
0x0652	0xE7F5    B	L_hal_ll_core_port_nvic_enable_irq6
L_hal_ll_core_port_nvic_enable_irq1:
;hal_ll_core_port.c, 70 :: 		if ( IRQn >= 80 )
0x0654	0x2850    CMP	R0, #80
0x0656	0xD30E    BCC	L_hal_ll_core_port_nvic_enable_irq7
;hal_ll_core_port.c, 72 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ISER_2, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x0658	0xF2A00110  SUBW	R1, R0, #16
0x065C	0xB209    SXTH	R1, R1
0x065E	0xF001021F  AND	R2, R1, #31
0x0662	0xB212    SXTH	R2, R2
0x0664	0xF04F0101  MOV	R1, #1
0x0668	0xFA01F302  LSL	R3, R1, R2
0x066C	0x4A17    LDR	R2, [PC, #92]
0x066E	0x6811    LDR	R1, [R2, #0]
0x0670	0x4319    ORRS	R1, R3
0x0672	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 73 :: 		} else if ( IRQn >= 48 ) {
0x0674	0xE020    B	L_hal_ll_core_port_nvic_enable_irq8
L_hal_ll_core_port_nvic_enable_irq7:
0x0676	0x2830    CMP	R0, #48
0x0678	0xD30E    BCC	L_hal_ll_core_port_nvic_enable_irq9
;hal_ll_core_port.c, 74 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ISER_1, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x067A	0xF2A00110  SUBW	R1, R0, #16
0x067E	0xB209    SXTH	R1, R1
0x0680	0xF001021F  AND	R2, R1, #31
0x0684	0xB212    SXTH	R2, R2
0x0686	0xF04F0101  MOV	R1, #1
0x068A	0xFA01F302  LSL	R3, R1, R2
0x068E	0x4A10    LDR	R2, [PC, #64]
0x0690	0x6811    LDR	R1, [R2, #0]
0x0692	0x4319    ORRS	R1, R3
0x0694	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 75 :: 		} else if ( IRQn >= 16 ) {
0x0696	0xE00F    B	L_hal_ll_core_port_nvic_enable_irq10
L_hal_ll_core_port_nvic_enable_irq9:
0x0698	0x2810    CMP	R0, #16
0x069A	0xD30D    BCC	L_hal_ll_core_port_nvic_enable_irq11
;hal_ll_core_port.c, 76 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ISER_0, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x069C	0xF2A00110  SUBW	R1, R0, #16
0x06A0	0xB209    SXTH	R1, R1
0x06A2	0xF001021F  AND	R2, R1, #31
0x06A6	0xB212    SXTH	R2, R2
0x06A8	0xF04F0101  MOV	R1, #1
0x06AC	0xFA01F302  LSL	R3, R1, R2
0x06B0	0x4A08    LDR	R2, [PC, #32]
0x06B2	0x6811    LDR	R1, [R2, #0]
0x06B4	0x4319    ORRS	R1, R3
0x06B6	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 77 :: 		}
L_hal_ll_core_port_nvic_enable_irq11:
L_hal_ll_core_port_nvic_enable_irq10:
L_hal_ll_core_port_nvic_enable_irq8:
;hal_ll_core_port.c, 78 :: 		}
L_end_hal_ll_core_port_nvic_enable_irq:
0x06B8	0xB001    ADD	SP, SP, #4
0x06BA	0x4770    BX	LR
0x06BC	0xED24E000  	3758157092
0x06C0	0xED24E000  	3758157092
0x06C4	0xED24E000  	3758157092
0x06C8	0xE010E000  	3758153744
0x06CC	0xE108E000  	3758153992
0x06D0	0xE104E000  	3758153988
0x06D4	0xE100E000  	3758153984
; end of _hal_ll_core_port_nvic_enable_irq
_Delay_1ms:
;__lib_delays.c, 108 :: 		void Delay_1ms()
0x1050	0xB081    SUB	SP, SP, #4
;__lib_delays.c, 110 :: 		Delay_ms( 1 );
0x1052	0xF64D27BE  MOVW	R7, #55998
0x1056	0xF2C00700  MOVT	R7, #0
L_Delay_1ms32:
0x105A	0x1E7F    SUBS	R7, R7, #1
0x105C	0xD1FD    BNE	L_Delay_1ms32
0x105E	0xBF00    NOP
0x1060	0xBF00    NOP
0x1062	0xBF00    NOP
0x1064	0xBF00    NOP
0x1066	0xBF00    NOP
;__lib_delays.c, 111 :: 		}
L_end_Delay_1ms:
0x1068	0xB001    ADD	SP, SP, #4
0x106A	0x4770    BX	LR
; end of _Delay_1ms
_hal_ll_core_disable_interrupts:
;hal_ll_core.c, 53 :: 		void hal_ll_core_disable_interrupts( void )
0x1044	0xB081    SUB	SP, SP, #4
;hal_ll_core.c, 55 :: 		hal_ll_core_disable_int_asm;
0x1046	0xB672    CPSID	i
;hal_ll_core.c, 56 :: 		}
L_end_hal_ll_core_disable_interrupts:
0x1048	0xB001    ADD	SP, SP, #4
0x104A	0x4770    BX	LR
; end of _hal_ll_core_disable_interrupts
_ring_buf8_pop:
;ring.c, 70 :: 		uint8_t ring_buf8_pop( ring_buf8_t *ring )
0x48C8	0xB082    SUB	SP, SP, #8
;ring.c, 73 :: 		assert( ring->size > 0 );
0x48CA	0xF2000108  ADDW	R1, R0, #8
0x48CE	0x6809    LDR	R1, [R1, #0]
0x48D0	0x2900    CMP	R1, #0
0x48D2	0xD900    BLS	L_ring_buf8_pop1
0x48D4	0xE7FF    B	L_ring_buf8_pop2
L_ring_buf8_pop1:
L_ring_buf8_pop2:
;ring.c, 75 :: 		result = ring->buffer[ ring->tail ];
0x48D6	0xF2000410  ADDW	R4, R0, #16
0x48DA	0x6822    LDR	R2, [R4, #0]
0x48DC	0x6801    LDR	R1, [R0, #0]
0x48DE	0x1889    ADDS	R1, R1, R2
0x48E0	0x7809    LDRB	R1, [R1, #0]
0x48E2	0xB2CD    UXTB	R5, R1
;ring.c, 76 :: 		ring->tail = ( ring->tail + 1 ) % ring->capacity;
0x48E4	0x1C53    ADDS	R3, R2, #1
0x48E6	0x1D01    ADDS	R1, R0, #4
0x48E8	0x680A    LDR	R2, [R1, #0]
0x48EA	0xFBB3F1F2  UDIV	R1, R3, R2
0x48EE	0xFB023111  MLS	R1, R2, R1, R3
0x48F2	0x6021    STR	R1, [R4, #0]
;ring.c, 77 :: 		ring->size--;
0x48F4	0xF2000208  ADDW	R2, R0, #8
0x48F8	0x6811    LDR	R1, [R2, #0]
0x48FA	0x1E49    SUBS	R1, R1, #1
0x48FC	0x6011    STR	R1, [R2, #0]
;ring.c, 79 :: 		return result;
0x48FE	0xB2E8    UXTB	R0, R5
;ring.c, 80 :: 		}
L_end_ring_buf8_pop:
0x4900	0xB002    ADD	SP, SP, #8
0x4902	0x4770    BX	LR
; end of _ring_buf8_pop
_ring_buf8_is_full:
;ring.c, 87 :: 		bool ring_buf8_is_full( ring_buf8_t *ring )
0x48AC	0xB081    SUB	SP, SP, #4
;ring.c, 89 :: 		return ring->size == ring->capacity;
0x48AE	0xF2000108  ADDW	R1, R0, #8
0x48B2	0x680A    LDR	R2, [R1, #0]
0x48B4	0x1D01    ADDS	R1, R0, #4
0x48B6	0x6809    LDR	R1, [R1, #0]
0x48B8	0x428A    CMP	R2, R1
0x48BA	0xF2400100  MOVW	R1, #0
0x48BE	0xD100    BNE	L__ring_buf8_is_full9
0x48C0	0x2101    MOVS	R1, #1
L__ring_buf8_is_full9:
0x48C2	0xB2C8    UXTB	R0, R1
;ring.c, 90 :: 		}
L_end_ring_buf8_is_full:
0x48C4	0xB001    ADD	SP, SP, #4
0x48C6	0x4770    BX	LR
; end of _ring_buf8_is_full
_memmove:
;cstring.c, 61 :: 		void * memmove( void * dest_ptr, const void * src_ptr, int num )
0x31CC	0xB081    SUB	SP, SP, #4
0x31CE	0x460C    MOV	R4, R1
;cstring.c, 66 :: 		dest_chr_ptr = dest_ptr;
0x31D0	0x4601    MOV	R1, R0
;cstring.c, 67 :: 		src_chr_ptr = src_ptr;
0x31D2	0x4625    MOV	R5, R4
;cstring.c, 70 :: 		( ( src_chr_ptr + num ) > dest_chr_ptr ) ) {
0x31D4	0x4284    CMP	R4, R0
0x31D6	0xD215    BCS	L__memmove113
0x31D8	0x18AB    ADDS	R3, R5, R2
0x31DA	0x428B    CMP	R3, R1
0x31DC	0xD912    BLS	L__memmove112
L__memmove111:
;cstring.c, 71 :: 		src_chr_ptr += num;
0x31DE	0x18AD    ADDS	R5, R5, R2
;cstring.c, 72 :: 		dest_chr_ptr += num;
0x31E0	0x188B    ADDS	R3, R1, R2
0x31E2	0x4619    MOV	R1, R3
0x31E4	0x460B    MOV	R3, R1
0x31E6	0xB211    SXTH	R1, R2
;cstring.c, 73 :: 		do {
0x31E8	0xE000    B	L_memmove12
L__memmove114:
;cstring.c, 75 :: 		} while ( --num );
0x31EA	0x4613    MOV	R3, R2
;cstring.c, 73 :: 		do {
L_memmove12:
;cstring.c, 74 :: 		*--dest_chr_ptr = *--src_chr_ptr;
0x31EC	0x1E5C    SUBS	R4, R3, #1
0x31EE	0x4622    MOV	R2, R4
0x31F0	0x1E6B    SUBS	R3, R5, #1
0x31F2	0x461D    MOV	R5, R3
0x31F4	0x781B    LDRB	R3, [R3, #0]
0x31F6	0x7023    STRB	R3, [R4, #0]
;cstring.c, 75 :: 		} while ( --num );
0x31F8	0x1E4B    SUBS	R3, R1, #1
0x31FA	0xB21B    SXTH	R3, R3
0x31FC	0xB219    SXTH	R1, R3
0x31FE	0x2B00    CMP	R3, #0
0x3200	0xD1F3    BNE	L__memmove114
;cstring.c, 76 :: 		} else {
0x3202	0xE010    B	L_memmove15
;cstring.c, 70 :: 		( ( src_chr_ptr + num ) > dest_chr_ptr ) ) {
L__memmove113:
L__memmove112:
;cstring.c, 77 :: 		if ( num )
0x3204	0xB17A    CBZ	R2, L__memmove116
0x3206	0x462C    MOV	R4, R5
0x3208	0x460D    MOV	R5, R1
0x320A	0xB211    SXTH	R1, R2
;cstring.c, 78 :: 		do {
0x320C	0xE7FF    B	L_memmove17
L__memmove115:
;cstring.c, 80 :: 		} while ( --num );
;cstring.c, 78 :: 		do {
L_memmove17:
;cstring.c, 79 :: 		*dest_chr_ptr++ = *src_chr_ptr++;
0x320E	0x7823    LDRB	R3, [R4, #0]
0x3210	0x702B    STRB	R3, [R5, #0]
0x3212	0x1C6B    ADDS	R3, R5, #1
0x3214	0x461D    MOV	R5, R3
0x3216	0x1C63    ADDS	R3, R4, #1
0x3218	0x461C    MOV	R4, R3
;cstring.c, 80 :: 		} while ( --num );
0x321A	0x1E4B    SUBS	R3, R1, #1
0x321C	0xB21B    SXTH	R3, R3
0x321E	0xB219    SXTH	R1, R3
0x3220	0x2B00    CMP	R3, #0
0x3222	0xD1F4    BNE	L__memmove115
0x3224	0xE7FF    B	L_memmove16
L__memmove116:
;cstring.c, 77 :: 		if ( num )
;cstring.c, 80 :: 		} while ( --num );
L_memmove16:
;cstring.c, 81 :: 		}
L_memmove15:
;cstring.c, 83 :: 		return dest_ptr;
;cstring.c, 84 :: 		}
L_end_memmove:
0x3226	0xB001    ADD	SP, SP, #4
0x3228	0x4770    BX	LR
; end of _memmove
main_wifiesp_clear_app_buf:
;main.c, 59 :: 		static void wifiesp_clear_app_buf(void)
0x3FE0	0xB081    SUB	SP, SP, #4
0x3FE2	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 61 :: 		memset(app_buf, 0, app_buf_len);
0x3FE6	0x4807    LDR	R0, [PC, #28]
0x3FE8	0x6800    LDR	R0, [R0, #0]
0x3FEA	0xB202    SXTH	R2, R0
0x3FEC	0x2100    MOVS	R1, #0
0x3FEE	0x4806    LDR	R0, [PC, #24]
0x3FF0	0xF7FFFCA6  BL	_memset+0
;main.c, 62 :: 		app_buf_len = 0;
0x3FF4	0x2100    MOVS	R1, #0
0x3FF6	0x4803    LDR	R0, [PC, #12]
0x3FF8	0x6001    STR	R1, [R0, #0]
;main.c, 63 :: 		}
L_end_wifiesp_clear_app_buf:
0x3FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3FFE	0xB001    ADD	SP, SP, #4
0x4000	0x4770    BX	LR
0x4002	0xBF00    NOP
0x4004	0x02202000  	main_app_buf_len+0
0x4008	0x02242000  	main_app_buf+0
; end of main_wifiesp_clear_app_buf
_wifiesp_send_cmd:
;wifiesp.c, 100 :: 		void wifiesp_send_cmd( wifiesp_t* ctx, uint8_t* cmd, uint8_t* args )
0x4020	0xB08E    SUB	SP, SP, #56
0x4022	0xF8CDE000  STR	LR, [SP, #0]
0x4026	0x4606    MOV	R6, R0
0x4028	0x460C    MOV	R4, R1
0x402A	0x4617    MOV	R7, R2
;wifiesp.c, 102 :: 		uint8_t tmp_buf[ 50 ] = { 0 };
0x402C	0xF10D0B04  ADD	R11, SP, #4
0x4030	0xF10B0A32  ADD	R10, R11, #50
0x4034	0xF8DFC06C  LDR	R12, [PC, #108]
0x4038	0xF000FE00  BL	___CC2DW+0
;wifiesp.c, 103 :: 		uint16_t len = 0;
;wifiesp.c, 105 :: 		len = strlen( cmd );
0x403C	0x4620    MOV	R0, R4
0x403E	0xF7FFF999  BL	_strlen+0
0x4042	0xFA1FF880  UXTH	R8, R0
;wifiesp.c, 106 :: 		memcpy( tmp_buf, cmd, len );
0x4046	0xAB01    ADD	R3, SP, #4
0x4048	0xB202    SXTH	R2, R0
0x404A	0x4621    MOV	R1, R4
0x404C	0x4618    MOV	R0, R3
0x404E	0xF7FFFC87  BL	_memcpy+0
;wifiesp.c, 108 :: 		if ( NULL != args )
0x4052	0xB19F    CBZ	R7, L__wifiesp_send_cmd8
;wifiesp.c, 110 :: 		strcat( tmp_buf, "=" );
0x4054	0x4C14    LDR	R4, [PC, #80]
0x4056	0xAB01    ADD	R3, SP, #4
0x4058	0x4621    MOV	R1, R4
0x405A	0x4618    MOV	R0, R3
0x405C	0xF7FFF976  BL	_strcat+0
;wifiesp.c, 111 :: 		strcat( tmp_buf, args );
0x4060	0xAB01    ADD	R3, SP, #4
0x4062	0x4639    MOV	R1, R7
0x4064	0x4618    MOV	R0, R3
0x4066	0xF7FFF971  BL	_strcat+0
;wifiesp.c, 112 :: 		len += ( strlen( args ) + 1 );
0x406A	0x4638    MOV	R0, R7
0x406C	0xF7FFF982  BL	_strlen+0
0x4070	0x1C43    ADDS	R3, R0, #1
0x4072	0xB21B    SXTH	R3, R3
0x4074	0xEB080703  ADD	R7, R8, R3, LSL #0
0x4078	0xB2BF    UXTH	R7, R7
;wifiesp.c, 113 :: 		}
0x407A	0xE001    B	L_wifiesp_send_cmd7
L__wifiesp_send_cmd8:
;wifiesp.c, 108 :: 		if ( NULL != args )
0x407C	0xFA1FF788  UXTH	R7, R8
;wifiesp.c, 113 :: 		}
L_wifiesp_send_cmd7:
;wifiesp.c, 114 :: 		strcat( tmp_buf, "\r\n" );
0x4080	0x4C0A    LDR	R4, [PC, #40]
0x4082	0xAB01    ADD	R3, SP, #4
0x4084	0x4621    MOV	R1, R4
0x4086	0x4618    MOV	R0, R3
0x4088	0xF7FFF960  BL	_strcat+0
;wifiesp.c, 115 :: 		len += 2;
0x408C	0x1CBC    ADDS	R4, R7, #2
;wifiesp.c, 116 :: 		wifiesp_generic_write( ctx, tmp_buf, len );
0x408E	0xAB01    ADD	R3, SP, #4
0x4090	0xB2A2    UXTH	R2, R4
0x4092	0x4619    MOV	R1, R3
0x4094	0x4630    MOV	R0, R6
0x4096	0xF7FFF9A9  BL	_wifiesp_generic_write+0
;wifiesp.c, 117 :: 		}
L_end_wifiesp_send_cmd:
0x409A	0xF8DDE000  LDR	LR, [SP, #0]
0x409E	0xB00E    ADD	SP, SP, #56
0x40A0	0x4770    BX	LR
0x40A2	0xBF00    NOP
0x40A4	0x62840000  	?ICSwifiesp_send_cmd_tmp_buf_L0+0
0x40A8	0x03FE0000  	?lstr_3_wifiesp+0
0x40AC	0x65930000  	?lstr_4_wifiesp+0
; end of _wifiesp_send_cmd
_strlen:
;cstring.c, 145 :: 		int strlen( const char * str )
0x3374	0xB081    SUB	SP, SP, #4
0x3376	0x4601    MOV	R1, R0
;cstring.c, 149 :: 		char_ptr = str;
0x3378	0x4608    MOV	R0, R1
0x337A	0x460B    MOV	R3, R1
;cstring.c, 150 :: 		while ( *char_ptr++ )
L_strlen36:
0x337C	0x4602    MOV	R2, R0
0x337E	0x1C40    ADDS	R0, R0, #1
0x3380	0x7811    LDRB	R1, [R2, #0]
0x3382	0xB101    CBZ	R1, L_strlen37
;cstring.c, 151 :: 		;
0x3384	0xE7FA    B	L_strlen36
L_strlen37:
;cstring.c, 153 :: 		return char_ptr - str - 1;
0x3386	0x1AC1    SUB	R1, R0, R3
0x3388	0x1E49    SUBS	R1, R1, #1
0x338A	0xB208    SXTH	R0, R1
;cstring.c, 154 :: 		}
L_end_strlen:
0x338C	0xB001    ADD	SP, SP, #4
0x338E	0x4770    BX	LR
; end of _strlen
_strcat:
;cstring.c, 98 :: 		char * strcat( char * dest_ptr, const char * src_ptr )
0x334C	0xB081    SUB	SP, SP, #4
;cstring.c, 102 :: 		dest_char_ptr = dest_ptr;
0x334E	0x4603    MOV	R3, R0
;cstring.c, 103 :: 		while ( *dest_char_ptr ) {
L_strcat22:
0x3350	0x781A    LDRB	R2, [R3, #0]
0x3352	0xB10A    CBZ	R2, L_strcat23
;cstring.c, 104 :: 		dest_char_ptr++;
0x3354	0x1C5B    ADDS	R3, R3, #1
;cstring.c, 105 :: 		}
0x3356	0xE7FB    B	L_strcat22
L_strcat23:
;cstring.c, 107 :: 		while ( *dest_char_ptr++ = *src_ptr++ )
L_strcat24:
0x3358	0x461C    MOV	R4, R3
0x335A	0x1C5A    ADDS	R2, R3, #1
0x335C	0x4615    MOV	R5, R2
0x335E	0x460B    MOV	R3, R1
0x3360	0x1C4A    ADDS	R2, R1, #1
0x3362	0x4611    MOV	R1, R2
0x3364	0x781A    LDRB	R2, [R3, #0]
0x3366	0x7022    STRB	R2, [R4, #0]
0x3368	0x7822    LDRB	R2, [R4, #0]
0x336A	0xB10A    CBZ	R2, L_strcat25
;cstring.c, 108 :: 		;
0x336C	0x462B    MOV	R3, R5
0x336E	0xE7F3    B	L_strcat24
L_strcat25:
;cstring.c, 110 :: 		return dest_ptr;
;cstring.c, 111 :: 		}
L_end_strcat:
0x3370	0xB001    ADD	SP, SP, #4
0x3372	0x4770    BX	LR
; end of _strcat
_wifiesp_generic_write:
;wifiesp.c, 90 :: 		void wifiesp_generic_write ( wifiesp_t *ctx, char *data_buf, uint16_t len )
0x33EC	0xB081    SUB	SP, SP, #4
0x33EE	0xF8CDE000  STR	LR, [SP, #0]
;wifiesp.c, 92 :: 		uart_write( &ctx->uart, data_buf, len );
0x33F2	0xF2000310  ADDW	R3, R0, #16
0x33F6	0x4618    MOV	R0, R3
0x33F8	0xF7FEFA60  BL	_uart_write+0
;wifiesp.c, 93 :: 		}
L_end_wifiesp_generic_write:
0x33FC	0xF8DDE000  LDR	LR, [SP, #0]
0x3400	0xB001    ADD	SP, SP, #4
0x3402	0x4770    BX	LR
; end of _wifiesp_generic_write
_uart_write:
;drv_uart.c, 285 :: 		err_t uart_write( uart_t *obj, uint8_t *buffer, size_t size )
0x18BC	0xB088    SUB	SP, SP, #32
0x18BE	0xF8CDE000  STR	LR, [SP, #0]
0x18C2	0x9106    STR	R1, [SP, #24]
0x18C4	0x4601    MOV	R1, R0
0x18C6	0x9207    STR	R2, [SP, #28]
;drv_uart.c, 287 :: 		size_t data_written = 0;
;drv_uart.c, 289 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x18C8	0x9101    STR	R1, [SP, #4]
0x18CA	0x4608    MOV	R0, R1
0x18CC	0x2100    MOVS	R1, #0
0x18CE	0xF001FEF7  BL	drv_uart__acquire+0
0x18D2	0x9901    LDR	R1, [SP, #4]
0x18D4	0xF1B03FFF  CMP	R0, #-1
0x18D8	0xF000805A  BEQ	L_uart_write50
;drv_uart.c, 295 :: 		hal_uart_handle_register_t *hal_handle = ( hal_uart_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x18DC	0x9101    STR	R1, [SP, #4]
0x18DE	0x4608    MOV	R0, R1
0x18E0	0xF001FE9E  BL	drv_uart_hal_is_handle_null+0
0x18E4	0x9901    LDR	R1, [SP, #4]
0x18E6	0x9002    STR	R0, [SP, #8]
;drv_uart.c, 296 :: 		hal_uart_t *hal_obj = ( hal_uart_t * ) &obj->handle;
0x18E8	0x9103    STR	R1, [SP, #12]
;drv_uart.c, 297 :: 		ring_buf8_t *ring = &hal_obj->config.tx_buf;
0x18EA	0x1D0B    ADDS	R3, R1, #4
0x18EC	0x330C    ADDS	R3, #12
0x18EE	0x9304    STR	R3, [SP, #16]
;drv_uart.c, 298 :: 		size_t data_written = 0;
0x18F0	0xF04F0300  MOV	R3, #0
0x18F4	0x9305    STR	R3, [SP, #20]
;drv_uart.c, 300 :: 		if ( !hal_handle )
0x18F6	0x9B02    LDR	R3, [SP, #8]
0x18F8	0xB90B    CBNZ	R3, L_uart_write51
;drv_uart.c, 302 :: 		return 0;
0x18FA	0x2000    MOVS	R0, #0
0x18FC	0xE04A    B	L_end_uart_write
;drv_uart.c, 303 :: 		}
L_uart_write51:
;drv_uart.c, 305 :: 		if ( size <= 0 )
0x18FE	0x9B07    LDR	R3, [SP, #28]
0x1900	0x2B00    CMP	R3, #0
0x1902	0xD801    BHI	L_uart_write52
;drv_uart.c, 306 :: 		return 0;
0x1904	0x2000    MOVS	R0, #0
0x1906	0xE045    B	L_end_uart_write
L_uart_write52:
;drv_uart.c, 308 :: 		if ( !buffer )
0x1908	0x9B06    LDR	R3, [SP, #24]
0x190A	0xB90B    CBNZ	R3, L_uart_write53
;drv_uart.c, 310 :: 		return 0;
0x190C	0x2000    MOVS	R0, #0
0x190E	0xE041    B	L_end_uart_write
;drv_uart.c, 311 :: 		}
L_uart_write53:
;drv_uart.c, 313 :: 		if ( hal_handle->init_state == false )
0x1910	0x9B02    LDR	R3, [SP, #8]
0x1912	0x3308    ADDS	R3, #8
0x1914	0x781B    LDRB	R3, [R3, #0]
0x1916	0xB91B    CBNZ	R3, L_uart_write54
;drv_uart.c, 314 :: 		hal_ll_module_configure_uart( (handle_t *)&hal_handle );
0x1918	0xAB02    ADD	R3, SP, #8
0x191A	0x4618    MOV	R0, R3
0x191C	0xF7FFFC10  BL	_hal_ll_module_configure_uart+0
L_uart_write54:
;drv_uart.c, 316 :: 		while ( data_written < size )
L_uart_write55:
0x1920	0x9C07    LDR	R4, [SP, #28]
0x1922	0x9B05    LDR	R3, [SP, #20]
0x1924	0x42A3    CMP	R3, R4
0x1926	0xD231    BCS	L_uart_write56
;drv_uart.c, 318 :: 		if ( ring_buf8_is_full( ring ) )
0x1928	0x9804    LDR	R0, [SP, #16]
0x192A	0xF002FFBF  BL	_ring_buf8_is_full+0
0x192E	0xB158    CBZ	R0, L_uart_write57
;drv_uart.c, 320 :: 		if ( !hal_obj->is_blocking )
0x1930	0x9B03    LDR	R3, [SP, #12]
0x1932	0x334A    ADDS	R3, #74
0x1934	0x781B    LDRB	R3, [R3, #0]
0x1936	0xB903    CBNZ	R3, L_uart_write58
;drv_uart.c, 322 :: 		break;
0x1938	0xE028    B	L_uart_write56
;drv_uart.c, 323 :: 		}
L_uart_write58:
;drv_uart.c, 325 :: 		do
L_uart_write59:
;drv_uart.c, 327 :: 		Delay_1ms();
0x193A	0xF7FFFB89  BL	_Delay_1ms+0
;drv_uart.c, 328 :: 		} while ( ring_buf8_is_full( ring ) );
0x193E	0x9804    LDR	R0, [SP, #16]
0x1940	0xF002FFB4  BL	_ring_buf8_is_full+0
0x1944	0x2800    CMP	R0, #0
0x1946	0xD1F8    BNE	L_uart_write59
;drv_uart.c, 329 :: 		}
L_uart_write57:
;drv_uart.c, 331 :: 		hal_ll_core_disable_interrupts();
0x1948	0xF7FFFB7C  BL	_hal_ll_core_disable_interrupts+0
;drv_uart.c, 332 :: 		ring_buf8_push( ring, buffer[ data_written++ ] );
0x194C	0x9C05    LDR	R4, [SP, #20]
0x194E	0x9B06    LDR	R3, [SP, #24]
0x1950	0x191B    ADDS	R3, R3, R4
0x1952	0x781B    LDRB	R3, [R3, #0]
0x1954	0xB2D9    UXTB	R1, R3
0x1956	0x9804    LDR	R0, [SP, #16]
0x1958	0xF003F8A4  BL	_ring_buf8_push+0
0x195C	0x9B05    LDR	R3, [SP, #20]
0x195E	0x1C5B    ADDS	R3, R3, #1
0x1960	0x9305    STR	R3, [SP, #20]
;drv_uart.c, 335 :: 		if ( !hal_obj->is_tx_irq_enabled && !ring_buf8_is_empty( ring ) )
0x1962	0x9B03    LDR	R3, [SP, #12]
0x1964	0x3348    ADDS	R3, #72
0x1966	0x781B    LDRB	R3, [R3, #0]
0x1968	0xB96B    CBNZ	R3, L__uart_write123
0x196A	0x9804    LDR	R0, [SP, #16]
0x196C	0xF002FD70  BL	_ring_buf8_is_empty+0
0x1970	0xB948    CBNZ	R0, L__uart_write122
L__uart_write121:
;drv_uart.c, 337 :: 		hal_ll_uart_irq_enable( (handle_t *)&hal_handle, (hal_ll_uart_irq_t)HAL_UART_IRQ_TX );
0x1972	0xAB02    ADD	R3, SP, #8
0x1974	0x2101    MOVS	R1, #1
0x1976	0x4618    MOV	R0, R3
0x1978	0xF7FFFB78  BL	_hal_ll_uart_irq_enable+0
;drv_uart.c, 338 :: 		hal_obj->is_tx_irq_enabled = true;
0x197C	0x9B03    LDR	R3, [SP, #12]
0x197E	0xF2030448  ADDW	R4, R3, #72
0x1982	0x2301    MOVS	R3, #1
0x1984	0x7023    STRB	R3, [R4, #0]
;drv_uart.c, 339 :: 		}
;drv_uart.c, 335 :: 		if ( !hal_obj->is_tx_irq_enabled && !ring_buf8_is_empty( ring ) )
L__uart_write123:
L__uart_write122:
;drv_uart.c, 340 :: 		hal_ll_core_enable_interrupts();
0x1986	0xF7FFFEFB  BL	_hal_ll_core_enable_interrupts+0
;drv_uart.c, 341 :: 		}
0x198A	0xE7C9    B	L_uart_write55
L_uart_write56:
;drv_uart.c, 343 :: 		return data_written;
0x198C	0x9805    LDR	R0, [SP, #20]
0x198E	0xE001    B	L_end_uart_write
;drv_uart.c, 345 :: 		} else {
L_uart_write50:
;drv_uart.c, 346 :: 		return UART_ERROR;
0x1990	0xF04F30FF  MOV	R0, #-1
;drv_uart.c, 347 :: 		}
;drv_uart.c, 348 :: 		}
L_end_uart_write:
0x1994	0xF8DDE000  LDR	LR, [SP, #0]
0x1998	0xB008    ADD	SP, SP, #32
0x199A	0x4770    BX	LR
; end of _uart_write
_ring_buf8_push:
;ring.c, 57 :: 		bool ring_buf8_push( ring_buf8_t *ring, uint8_t data_ )
0x4AA4	0xB081    SUB	SP, SP, #4
;ring.c, 59 :: 		if ( ring->size == ring->capacity ) {
0x4AA6	0xF2000208  ADDW	R2, R0, #8
0x4AAA	0x6813    LDR	R3, [R2, #0]
0x4AAC	0x1D02    ADDS	R2, R0, #4
0x4AAE	0x6812    LDR	R2, [R2, #0]
0x4AB0	0x4293    CMP	R3, R2
0x4AB2	0xD101    BNE	L_ring_buf8_push0
;ring.c, 60 :: 		return false;
0x4AB4	0x2000    MOVS	R0, #0
0x4AB6	0xE016    B	L_end_ring_buf8_push
;ring.c, 61 :: 		}
L_ring_buf8_push0:
;ring.c, 63 :: 		ring->buffer[ ring->head ] = data_;
0x4AB8	0xF200020C  ADDW	R2, R0, #12
0x4ABC	0x6813    LDR	R3, [R2, #0]
0x4ABE	0x6802    LDR	R2, [R0, #0]
0x4AC0	0x18D2    ADDS	R2, R2, R3
0x4AC2	0x7011    STRB	R1, [R2, #0]
;ring.c, 64 :: 		ring->head = ( ring->head + 1 ) % ring->capacity;
0x4AC4	0xF200050C  ADDW	R5, R0, #12
0x4AC8	0x682A    LDR	R2, [R5, #0]
0x4ACA	0x1C54    ADDS	R4, R2, #1
0x4ACC	0x1D02    ADDS	R2, R0, #4
0x4ACE	0x6813    LDR	R3, [R2, #0]
0x4AD0	0xFBB4F2F3  UDIV	R2, R4, R3
0x4AD4	0xFB034212  MLS	R2, R3, R2, R4
0x4AD8	0x602A    STR	R2, [R5, #0]
;ring.c, 65 :: 		ring->size++;
0x4ADA	0xF2000308  ADDW	R3, R0, #8
0x4ADE	0x681A    LDR	R2, [R3, #0]
0x4AE0	0x1C52    ADDS	R2, R2, #1
0x4AE2	0x601A    STR	R2, [R3, #0]
;ring.c, 67 :: 		return true;
0x4AE4	0x2001    MOVS	R0, #1
;ring.c, 68 :: 		}
L_end_ring_buf8_push:
0x4AE6	0xB001    ADD	SP, SP, #4
0x4AE8	0x4770    BX	LR
; end of _ring_buf8_push
main_wifiesp_rsp_check:
;main.c, 103 :: 		static err_t wifiesp_rsp_check(char * response)
0x40B0	0xB082    SUB	SP, SP, #8
0x40B2	0xF8CDE000  STR	LR, [SP, #0]
0x40B6	0x9001    STR	R0, [SP, #4]
;main.c, 107 :: 		wifiesp_clear_app_buf();
0x40B8	0xF7FFFF92  BL	main_wifiesp_clear_app_buf+0
;main.c, 108 :: 		wifiesp_process();
0x40BC	0xF7FFFDBA  BL	main_wifiesp_process+0
;main.c, 109 :: 		while ((0 == strstr(app_buf, response)) &&
L_main_wifiesp_rsp_check15:
0x40C0	0x9901    LDR	R1, [SP, #4]
0x40C2	0x481C    LDR	R0, [PC, #112]
0x40C4	0xF7FFF8EE  BL	_strstr+0
;main.c, 110 :: 		(0 == strstr(app_buf, WIFIESP_RSP_ERROR)))
0x40C8	0xB990    CBNZ	R0, L_main_wifiesp_rsp_check73
0x40CA	0x491B    LDR	R1, [PC, #108]
0x40CC	0x4819    LDR	R0, [PC, #100]
0x40CE	0xF7FFF8E9  BL	_strstr+0
0x40D2	0xB968    CBNZ	R0, L_main_wifiesp_rsp_check72
L_main_wifiesp_rsp_check71:
;main.c, 112 :: 		wifiesp_process();
0x40D4	0xF7FFFDAE  BL	main_wifiesp_process+0
;main.c, 118 :: 		Delay_ms(1);
0x40D8	0xF64D27BE  MOVW	R7, #55998
0x40DC	0xF2C00700  MOVT	R7, #0
L_main_wifiesp_rsp_check19:
0x40E0	0x1E7F    SUBS	R7, R7, #1
0x40E2	0xD1FD    BNE	L_main_wifiesp_rsp_check19
0x40E4	0xBF00    NOP
0x40E6	0xBF00    NOP
0x40E8	0xBF00    NOP
0x40EA	0xBF00    NOP
0x40EC	0xBF00    NOP
;main.c, 119 :: 		}
0x40EE	0xE7E7    B	L_main_wifiesp_rsp_check15
;main.c, 110 :: 		(0 == strstr(app_buf, WIFIESP_RSP_ERROR)))
L_main_wifiesp_rsp_check73:
L_main_wifiesp_rsp_check72:
;main.c, 120 :: 		Delay_ms(5);
0x40F0	0xF24457BE  MOVW	R7, #17854
0x40F4	0xF2C00704  MOVT	R7, #4
L_main_wifiesp_rsp_check21:
0x40F8	0x1E7F    SUBS	R7, R7, #1
0x40FA	0xD1FD    BNE	L_main_wifiesp_rsp_check21
0x40FC	0xBF00    NOP
0x40FE	0xBF00    NOP
0x4100	0xBF00    NOP
0x4102	0xBF00    NOP
0x4104	0xBF00    NOP
;main.c, 121 :: 		wifiesp_process();
0x4106	0xF7FFFD95  BL	main_wifiesp_process+0
;main.c, 122 :: 		if (strstr(app_buf, response))
0x410A	0x9901    LDR	R1, [SP, #4]
0x410C	0x4809    LDR	R0, [PC, #36]
0x410E	0xF7FFF8C9  BL	_strstr+0
0x4112	0xB108    CBZ	R0, L_main_wifiesp_rsp_check23
;main.c, 124 :: 		return WIFIESP_OK;
0x4114	0x2000    MOVS	R0, #0
0x4116	0xE009    B	L_end_wifiesp_rsp_check
;main.c, 125 :: 		}
L_main_wifiesp_rsp_check23:
;main.c, 126 :: 		else if (strstr(app_buf, WIFIESP_RSP_ERROR))
0x4118	0x4908    LDR	R1, [PC, #32]
0x411A	0x4806    LDR	R0, [PC, #24]
0x411C	0xF7FFF8C2  BL	_strstr+0
0x4120	0xB110    CBZ	R0, L_main_wifiesp_rsp_check25
;main.c, 128 :: 		return WIFIESP_ERROR_CMD;
0x4122	0xF06F0002  MVN	R0, #2
0x4126	0xE001    B	L_end_wifiesp_rsp_check
;main.c, 129 :: 		}
L_main_wifiesp_rsp_check25:
;main.c, 130 :: 		return WIFIESP_ERROR_UNKNOWN;
0x4128	0xF06F0003  MVN	R0, #3
;main.c, 131 :: 		}
L_end_wifiesp_rsp_check:
0x412C	0xF8DDE000  LDR	LR, [SP, #0]
0x4130	0xB002    ADD	SP, SP, #8
0x4132	0x4770    BX	LR
0x4134	0x02242000  	main_app_buf+0
0x4138	0x656A0000  	?lstr_4_main+0
0x413C	0x65700000  	?lstr_5_main+0
; end of main_wifiesp_rsp_check
_strstr:
;cstring.c, 262 :: 		char * strstr( const char * str1, const char * str2 )
0x32A4	0xB081    SUB	SP, SP, #4
0x32A6	0xF8CDE000  STR	LR, [SP, #0]
0x32AA	0x4606    MOV	R6, R0
0x32AC	0x460D    MOV	R5, R1
;cstring.c, 264 :: 		while ( ( str1 != 0 ) && *str1 ) {
L_strstr70:
0x32AE	0xB1B6    CBZ	R6, L__strstr138
0x32B0	0x7832    LDRB	R2, [R6, #0]
0x32B2	0xB1A2    CBZ	R2, L__strstr137
L__strstr136:
;cstring.c, 265 :: 		if ( strncmp( str1, str2, strlen( str2 ) ) == 0 ) {
0x32B4	0x4628    MOV	R0, R5
0x32B6	0xF000F85D  BL	_strlen+0
0x32BA	0xB2C2    UXTB	R2, R0
0x32BC	0x4629    MOV	R1, R5
0x32BE	0x4630    MOV	R0, R6
0x32C0	0xF7FFFF4C  BL	_strncmp+0
0x32C4	0xB910    CBNZ	R0, L_strstr74
;cstring.c, 266 :: 		return ( char * )str1;
0x32C6	0x4632    MOV	R2, R6
0x32C8	0x4610    MOV	R0, R2
0x32CA	0xE009    B	L_end_strstr
;cstring.c, 267 :: 		}
L_strstr74:
;cstring.c, 269 :: 		str1 = strchr( str1 + 1, *str2 );
0x32CC	0x782A    LDRB	R2, [R5, #0]
0x32CE	0xB2D3    UXTB	R3, R2
0x32D0	0x1C72    ADDS	R2, R6, #1
0x32D2	0xB2D9    UXTB	R1, R3
0x32D4	0x4610    MOV	R0, R2
0x32D6	0xF7FFFF65  BL	_strchr+0
0x32DA	0x4606    MOV	R6, R0
;cstring.c, 270 :: 		}
0x32DC	0xE7E7    B	L_strstr70
;cstring.c, 264 :: 		while ( ( str1 != 0 ) && *str1 ) {
L__strstr138:
L__strstr137:
;cstring.c, 272 :: 		return 0;
0x32DE	0x2000    MOVS	R0, #0
;cstring.c, 273 :: 		}
L_end_strstr:
0x32E0	0xF8DDE000  LDR	LR, [SP, #0]
0x32E4	0xB001    ADD	SP, SP, #4
0x32E6	0x4770    BX	LR
; end of _strstr
_strncmp:
;cstring.c, 221 :: 		int strncmp( const char * str1, const char * str2, char len )
0x315C	0xB083    SUB	SP, SP, #12
0x315E	0x9001    STR	R0, [SP, #4]
0x3160	0x9102    STR	R1, [SP, #8]
0x3162	0xB2D0    UXTB	R0, R2
;cstring.c, 223 :: 		while ( len-- ) {
L_strncmp58:
0x3164	0xB2C4    UXTB	R4, R0
0x3166	0x1E43    SUBS	R3, R0, #1
0x3168	0xB2D8    UXTB	R0, R3
0x316A	0xB1BC    CBZ	R4, L_strncmp59
;cstring.c, 224 :: 		if ( *str1 == 0 || *str1 != *str2 ) {
0x316C	0x9B01    LDR	R3, [SP, #4]
0x316E	0x781B    LDRB	R3, [R3, #0]
0x3170	0xB133    CBZ	R3, L__strncmp134
0x3172	0x9B02    LDR	R3, [SP, #8]
0x3174	0x781C    LDRB	R4, [R3, #0]
0x3176	0x9B01    LDR	R3, [SP, #4]
0x3178	0x781B    LDRB	R3, [R3, #0]
0x317A	0x42A3    CMP	R3, R4
0x317C	0xD100    BNE	L__strncmp133
0x317E	0xE006    B	L_strncmp62
L__strncmp134:
L__strncmp133:
;cstring.c, 225 :: 		return *str1 - *str2;
0x3180	0x9B01    LDR	R3, [SP, #4]
0x3182	0x781C    LDRB	R4, [R3, #0]
0x3184	0x9B02    LDR	R3, [SP, #8]
0x3186	0x781B    LDRB	R3, [R3, #0]
0x3188	0x1AE3    SUB	R3, R4, R3
0x318A	0xB218    SXTH	R0, R3
0x318C	0xE008    B	L_end_strncmp
;cstring.c, 226 :: 		}
L_strncmp62:
;cstring.c, 228 :: 		str1++;
0x318E	0x9B01    LDR	R3, [SP, #4]
0x3190	0x1C5B    ADDS	R3, R3, #1
0x3192	0x9301    STR	R3, [SP, #4]
;cstring.c, 229 :: 		str2++;
0x3194	0x9B02    LDR	R3, [SP, #8]
0x3196	0x1C5B    ADDS	R3, R3, #1
0x3198	0x9302    STR	R3, [SP, #8]
;cstring.c, 230 :: 		}
0x319A	0xE7E3    B	L_strncmp58
L_strncmp59:
;cstring.c, 232 :: 		return 0;
0x319C	0x2000    MOVS	R0, #0
0x319E	0xB200    SXTH	R0, R0
;cstring.c, 233 :: 		}
L_end_strncmp:
0x31A0	0xB003    ADD	SP, SP, #12
0x31A2	0x4770    BX	LR
; end of _strncmp
_strchr:
;cstring.c, 113 :: 		const char * strchr( const char * ptr, char chr )
0x31A4	0xB081    SUB	SP, SP, #4
0x31A6	0xF88D1000  STRB	R1, [SP, #0]
0x31AA	0x4601    MOV	R1, R0
0x31AC	0xF89D0000  LDRB	R0, [SP, #0]
;cstring.c, 115 :: 		do {
0x31B0	0xE7FF    B	L_strchr26
L__strchr117:
;cstring.c, 120 :: 		} while ( *ptr++ );
;cstring.c, 115 :: 		do {
L_strchr26:
;cstring.c, 116 :: 		if ( *ptr == chr ) {
0x31B2	0x780A    LDRB	R2, [R1, #0]
0x31B4	0x4282    CMP	R2, R0
0x31B6	0xD101    BNE	L_strchr29
;cstring.c, 117 :: 		return ptr;
0x31B8	0x4608    MOV	R0, R1
0x31BA	0xE005    B	L_end_strchr
;cstring.c, 118 :: 		}
L_strchr29:
;cstring.c, 120 :: 		} while ( *ptr++ );
0x31BC	0x460B    MOV	R3, R1
0x31BE	0x1C49    ADDS	R1, R1, #1
0x31C0	0x781A    LDRB	R2, [R3, #0]
0x31C2	0x2A00    CMP	R2, #0
0x31C4	0xD1F5    BNE	L__strchr117
;cstring.c, 122 :: 		return 0;
0x31C6	0x2000    MOVS	R0, #0
;cstring.c, 123 :: 		}
L_end_strchr:
0x31C8	0xB001    ADD	SP, SP, #4
0x31CA	0x4770    BX	LR
; end of _strchr
main_wifiesp_error_check:
;main.c, 133 :: 		static void wifiesp_error_check(err_t error_flag)
0x4140	0xB081    SUB	SP, SP, #4
0x4142	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 135 :: 		switch (error_flag)
0x4146	0xE022    B	L_main_wifiesp_error_check26
;main.c, 137 :: 		case WIFIESP_OK:
L_main_wifiesp_error_check28:
;main.c, 139 :: 		wifiesp_log_app_buf();
0x4148	0xF7FFF884  BL	main_wifiesp_log_app_buf+0
;main.c, 140 :: 		break;
0x414C	0xE031    B	L_main_wifiesp_error_check27
;main.c, 142 :: 		case WIFIESP_ERROR:
L_main_wifiesp_error_check29:
;main.c, 144 :: 		log_error(&logger, " Overflow!");
0x414E	0x4A24    LDR	R2, [PC, #144]
0x4150	0x4924    LDR	R1, [PC, #144]
0x4152	0xB404    PUSH	(R2)
0x4154	0xB402    PUSH	(R1)
0x4156	0xF7FFF8DD  BL	_log_error+0
0x415A	0xB002    ADD	SP, SP, #8
;main.c, 145 :: 		break;
0x415C	0xE029    B	L_main_wifiesp_error_check27
;main.c, 147 :: 		case WIFIESP_ERROR_TIMEOUT:
L_main_wifiesp_error_check30:
;main.c, 149 :: 		log_error(&logger, " Timeout!");
0x415E	0x4A22    LDR	R2, [PC, #136]
0x4160	0x4920    LDR	R1, [PC, #128]
0x4162	0xB404    PUSH	(R2)
0x4164	0xB402    PUSH	(R1)
0x4166	0xF7FFF8D5  BL	_log_error+0
0x416A	0xB002    ADD	SP, SP, #8
;main.c, 150 :: 		break;
0x416C	0xE021    B	L_main_wifiesp_error_check27
;main.c, 152 :: 		case WIFIESP_ERROR_CMD:
L_main_wifiesp_error_check31:
;main.c, 154 :: 		log_error(&logger, " CMD!");
0x416E	0x4A1F    LDR	R2, [PC, #124]
0x4170	0x491C    LDR	R1, [PC, #112]
0x4172	0xB404    PUSH	(R2)
0x4174	0xB402    PUSH	(R1)
0x4176	0xF7FFF8CD  BL	_log_error+0
0x417A	0xB002    ADD	SP, SP, #8
;main.c, 155 :: 		break;
0x417C	0xE019    B	L_main_wifiesp_error_check27
;main.c, 157 :: 		case WIFIESP_ERROR_UNKNOWN:
L_main_wifiesp_error_check32:
;main.c, 158 :: 		default:
L_main_wifiesp_error_check33:
;main.c, 160 :: 		log_error(&logger, " Unknown!");
0x417E	0x4A1C    LDR	R2, [PC, #112]
0x4180	0x4918    LDR	R1, [PC, #96]
0x4182	0xB404    PUSH	(R2)
0x4184	0xB402    PUSH	(R1)
0x4186	0xF7FFF8C5  BL	_log_error+0
0x418A	0xB002    ADD	SP, SP, #8
;main.c, 161 :: 		break;
0x418C	0xE011    B	L_main_wifiesp_error_check27
;main.c, 163 :: 		}
L_main_wifiesp_error_check26:
0x418E	0x2800    CMP	R0, #0
0x4190	0xD0DA    BEQ	L_main_wifiesp_error_check28
0x4192	0xF1B03FFF  CMP	R0, #-1
0x4196	0xD0DA    BEQ	L_main_wifiesp_error_check29
0x4198	0xF06F0101  MVN	R1, #1
0x419C	0x4288    CMP	R0, R1
0x419E	0xD0DE    BEQ	L_main_wifiesp_error_check30
0x41A0	0xF06F0102  MVN	R1, #2
0x41A4	0x4288    CMP	R0, R1
0x41A6	0xD0E2    BEQ	L_main_wifiesp_error_check31
0x41A8	0xF06F0103  MVN	R1, #3
0x41AC	0x4288    CMP	R0, R1
0x41AE	0xD0E6    BEQ	L_main_wifiesp_error_check32
0x41B0	0xE7E5    B	L_main_wifiesp_error_check33
L_main_wifiesp_error_check27:
;main.c, 164 :: 		log_printf(&logger, "\r\n-----------------------------------\r\n");
0x41B2	0x4A10    LDR	R2, [PC, #64]
0x41B4	0x490B    LDR	R1, [PC, #44]
0x41B6	0xB404    PUSH	(R2)
0x41B8	0xB402    PUSH	(R1)
0x41BA	0xF7FEFDDB  BL	_log_printf+0
0x41BE	0xB002    ADD	SP, SP, #8
;main.c, 165 :: 		Delay_ms(500);
0x41C0	0xF64367FE  MOVW	R7, #16126
0x41C4	0xF2C017AB  MOVT	R7, #427
L_main_wifiesp_error_check34:
0x41C8	0x1E7F    SUBS	R7, R7, #1
0x41CA	0xD1FD    BNE	L_main_wifiesp_error_check34
0x41CC	0xBF00    NOP
0x41CE	0xBF00    NOP
0x41D0	0xBF00    NOP
0x41D2	0xBF00    NOP
0x41D4	0xBF00    NOP
;main.c, 166 :: 		}
L_end_wifiesp_error_check:
0x41D6	0xF8DDE000  LDR	LR, [SP, #0]
0x41DA	0xB001    ADD	SP, SP, #4
0x41DC	0x4770    BX	LR
0x41DE	0xBF00    NOP
0x41E0	0x653B0000  	?lstr_6_main+0
0x41E4	0x053F2000  	main_logger+0
0x41E8	0x65500000  	?lstr_7_main+0
0x41EC	0x65760000  	?lstr_8_main+0
0x41F0	0x655A0000  	?lstr_9_main+0
0x41F4	0x63C80000  	?lstr_10_main+0
; end of main_wifiesp_error_check
main_wifiesp_log_app_buf:
;main.c, 65 :: 		static void wifiesp_log_app_buf(void)
0x3254	0xB081    SUB	SP, SP, #4
0x3256	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 67 :: 		if (app_buf_len > 0 && app_buf_len < PROCESS_BUFFER_SIZE)
0x325A	0x480E    LDR	R0, [PC, #56]
0x325C	0x6800    LDR	R0, [R0, #0]
0x325E	0x2800    CMP	R0, #0
0x3260	0xDD14    BLE	L_main_wifiesp_log_app_buf64
0x3262	0x480C    LDR	R0, [PC, #48]
0x3264	0x6801    LDR	R1, [R0, #0]
0x3266	0xF2402062  MOVW	R0, #610
0x326A	0x4281    CMP	R1, R0
0x326C	0xDA0E    BGE	L_main_wifiesp_log_app_buf63
L_main_wifiesp_log_app_buf62:
;main.c, 69 :: 		app_buf[app_buf_len] = '\0'; // Terminer la chane proprement
0x326E	0x4809    LDR	R0, [PC, #36]
0x3270	0x6801    LDR	R1, [R0, #0]
0x3272	0x4809    LDR	R0, [PC, #36]
0x3274	0x1841    ADDS	R1, R0, R1
0x3276	0x2000    MOVS	R0, #0
0x3278	0x7008    STRB	R0, [R1, #0]
;main.c, 70 :: 		log_printf(&logger, "%s", app_buf);
0x327A	0x4A07    LDR	R2, [PC, #28]
0x327C	0x4907    LDR	R1, [PC, #28]
0x327E	0x4808    LDR	R0, [PC, #32]
0x3280	0xB404    PUSH	(R2)
0x3282	0xB402    PUSH	(R1)
0x3284	0xB401    PUSH	(R0)
0x3286	0xF7FFFD75  BL	_log_printf+0
0x328A	0xB003    ADD	SP, SP, #12
;main.c, 71 :: 		}
;main.c, 67 :: 		if (app_buf_len > 0 && app_buf_len < PROCESS_BUFFER_SIZE)
L_main_wifiesp_log_app_buf64:
L_main_wifiesp_log_app_buf63:
;main.c, 72 :: 		}
L_end_wifiesp_log_app_buf:
0x328C	0xF8DDE000  LDR	LR, [SP, #0]
0x3290	0xB001    ADD	SP, SP, #4
0x3292	0x4770    BX	LR
0x3294	0x02202000  	main_app_buf_len+0
0x3298	0x02242000  	main_app_buf+0
0x329C	0x65960000  	?lstr_3_main+0
0x32A0	0x053F2000  	main_logger+0
; end of main_wifiesp_log_app_buf
_log_printf:
;log.c, 56 :: 		void log_printf ( log_t *log, const code char * __generic_ptr f,... )
0x2D74	0xB082    SUB	SP, SP, #8
0x2D76	0xF8CDE000  STR	LR, [SP, #0]
0x2D7A	0x9C02    LDR	R4, [SP, #8]
0x2D7C	0x9803    LDR	R0, [SP, #12]
0x2D7E	0x9003    STR	R0, [SP, #12]
;log.c, 60 :: 		va_start( ap, f );
0x2D80	0xA901    ADD	R1, SP, #4
0x2D82	0xA803    ADD	R0, SP, #12
0x2D84	0x1D00    ADDS	R0, R0, #4
0x2D86	0x6008    STR	R0, [R1, #0]
;log.c, 61 :: 		vfprintf_me( &debugStdOut, f, ap );
0x2D88	0x460A    MOV	R2, R1
0x2D8A	0x9903    LDR	R1, [SP, #12]
0x2D8C	0x4805    LDR	R0, [PC, #20]
0x2D8E	0xF7FEFE05  BL	_vfprintf_me+0
;log.c, 62 :: 		printf_me( "\n" );
0x2D92	0x4805    LDR	R0, [PC, #20]
0x2D94	0xB401    PUSH	(R0)
0x2D96	0xF000FA49  BL	_printf_me+0
0x2D9A	0xB001    ADD	SP, SP, #4
;log.c, 63 :: 		}
L_end_log_printf:
0x2D9C	0xF8DDE000  LDR	LR, [SP, #0]
0x2DA0	0xB002    ADD	SP, SP, #8
0x2DA2	0x4770    BX	LR
0x2DA4	0x15890000  	_debugStdOut+0
0x2DA8	0x0E320000  	?lstr_4_log+0
; end of _log_printf
_log_error:
;log.c, 87 :: 		void log_error ( log_t *log, const code char * __generic_ptr f,... )
0x3314	0xB082    SUB	SP, SP, #8
0x3316	0xF8CDE000  STR	LR, [SP, #0]
0x331A	0x9C02    LDR	R4, [SP, #8]
0x331C	0x9803    LDR	R0, [SP, #12]
0x331E	0x9003    STR	R0, [SP, #12]
;log.c, 90 :: 		va_start( ap, f );
0x3320	0xA901    ADD	R1, SP, #4
0x3322	0xA803    ADD	R0, SP, #12
0x3324	0x1D00    ADDS	R0, R0, #4
0x3326	0x6008    STR	R0, [R1, #0]
;log.c, 92 :: 		if ( log->log_level <= LOG_LEVEL_ERROR )
0x3328	0x7820    LDRB	R0, [R4, #0]
0x332A	0x2803    CMP	R0, #3
0x332C	0xD807    BHI	L_log_error4
;log.c, 94 :: 		api_log( log, "[ERROR]: ", f, ap );
0x332E	0xA901    ADD	R1, SP, #4
0x3330	0x4805    LDR	R0, [PC, #20]
0x3332	0x460B    MOV	R3, R1
0x3334	0x9A03    LDR	R2, [SP, #12]
0x3336	0x4601    MOV	R1, R0
0x3338	0x4620    MOV	R0, R4
0x333A	0xF000FB75  BL	log_api_log+0
;log.c, 95 :: 		}
L_log_error4:
;log.c, 96 :: 		}
L_end_log_error:
0x333E	0xF8DDE000  LDR	LR, [SP, #0]
0x3342	0xB002    ADD	SP, SP, #8
0x3344	0x4770    BX	LR
0x3346	0xBF00    NOP
0x3348	0x02152000  	?lstr8_log+0
; end of _log_error
_uart_clear:
;drv_uart.c, 492 :: 		void uart_clear( uart_t *obj )
0x400C	0xB081    SUB	SP, SP, #4
0x400E	0xF8CDE000  STR	LR, [SP, #0]
;drv_uart.c, 494 :: 		hal_uart_clear( (hal_uart_t *)obj );
0x4012	0xF7FFF969  BL	_hal_uart_clear+0
;drv_uart.c, 495 :: 		}
L_end_uart_clear:
0x4016	0xF8DDE000  LDR	LR, [SP, #0]
0x401A	0xB001    ADD	SP, SP, #4
0x401C	0x4770    BX	LR
; end of _uart_clear
_hal_uart_clear:
;hal_uart.c, 598 :: 		void hal_uart_clear( hal_uart_t *hal_obj )
0x32E8	0xB082    SUB	SP, SP, #8
0x32EA	0xF8CDE000  STR	LR, [SP, #0]
;hal_uart.c, 600 :: 		if ( hal_obj )
0x32EE	0xB168    CBZ	R0, L_hal_uart_clear99
;hal_uart.c, 602 :: 		if ( hal_obj->handle )
0x32F0	0x6801    LDR	R1, [R0, #0]
0x32F2	0xB159    CBZ	R1, L_hal_uart_clear100
;hal_uart.c, 604 :: 		ring_buf8_clear( &hal_obj->config.rx_buf );
0x32F4	0x1D01    ADDS	R1, R0, #4
0x32F6	0x3120    ADDS	R1, #32
0x32F8	0x9001    STR	R0, [SP, #4]
0x32FA	0x4608    MOV	R0, R1
0x32FC	0xF7FEFAA4  BL	_ring_buf8_clear+0
0x3300	0x9801    LDR	R0, [SP, #4]
;hal_uart.c, 605 :: 		ring_buf8_clear( &hal_obj->config.tx_buf );
0x3302	0x1D01    ADDS	R1, R0, #4
0x3304	0x310C    ADDS	R1, #12
0x3306	0x4608    MOV	R0, R1
0x3308	0xF7FEFA9E  BL	_ring_buf8_clear+0
;hal_uart.c, 606 :: 		}
L_hal_uart_clear100:
;hal_uart.c, 607 :: 		}
L_hal_uart_clear99:
;hal_uart.c, 608 :: 		}
L_end_hal_uart_clear:
0x330C	0xF8DDE000  LDR	LR, [SP, #0]
0x3310	0xB002    ADD	SP, SP, #8
0x3312	0x4770    BX	LR
; end of _hal_uart_clear
_ring_buf8_clear:
;ring.c, 97 :: 		void ring_buf8_clear( ring_buf8_t *ring )
0x1848	0xB081    SUB	SP, SP, #4
;ring.c, 99 :: 		ring->size = 0;
0x184A	0xF2000208  ADDW	R2, R0, #8
0x184E	0x2100    MOVS	R1, #0
0x1850	0x6011    STR	R1, [R2, #0]
;ring.c, 100 :: 		ring->head = 0;
0x1852	0xF200020C  ADDW	R2, R0, #12
0x1856	0x2100    MOVS	R1, #0
0x1858	0x6011    STR	R1, [R2, #0]
;ring.c, 101 :: 		ring->tail = 0;
0x185A	0xF2000210  ADDW	R2, R0, #16
0x185E	0x2100    MOVS	R1, #0
0x1860	0x6011    STR	R1, [R2, #0]
;ring.c, 102 :: 		}
L_end_ring_buf8_clear:
0x1862	0xB001    ADD	SP, SP, #4
0x1864	0x4770    BX	LR
; end of _ring_buf8_clear
_strcpy:
;cstring.c, 134 :: 		char * strcpy( char * dest_ptr, const char * src_ptr )
0x3984	0xB081    SUB	SP, SP, #4
0x3986	0x9100    STR	R1, [SP, #0]
0x3988	0x4601    MOV	R1, R0
0x398A	0x9800    LDR	R0, [SP, #0]
;cstring.c, 138 :: 		dest_char_ptr = dest_ptr;
0x398C	0x460B    MOV	R3, R1
;cstring.c, 139 :: 		while ( *dest_char_ptr++ = *src_ptr++ )
L_strcpy34:
0x398E	0x461C    MOV	R4, R3
0x3990	0x1C5A    ADDS	R2, R3, #1
0x3992	0x4615    MOV	R5, R2
0x3994	0x4603    MOV	R3, R0
0x3996	0x1C42    ADDS	R2, R0, #1
0x3998	0x4610    MOV	R0, R2
0x399A	0x781A    LDRB	R2, [R3, #0]
0x399C	0x7022    STRB	R2, [R4, #0]
0x399E	0x7822    LDRB	R2, [R4, #0]
0x39A0	0xB10A    CBZ	R2, L_strcpy35
;cstring.c, 140 :: 		;
0x39A2	0x462B    MOV	R3, R5
0x39A4	0xE7F3    B	L_strcpy34
L_strcpy35:
;cstring.c, 142 :: 		return dest_ptr;
0x39A6	0x4608    MOV	R0, R1
;cstring.c, 143 :: 		}
L_end_strcpy:
0x39A8	0xB001    ADD	SP, SP, #4
0x39AA	0x4770    BX	LR
; end of _strcpy
_hallcurrent5_cfg_setup:
;hallcurrent5.c, 34 :: 		void hallcurrent5_cfg_setup ( hallcurrent5_cfg_t *cfg )
0x4468	0xB081    SUB	SP, SP, #4
;hallcurrent5.c, 38 :: 		cfg->an_pin = HAL_PIN_NC;
0x446A	0xF64F71FF  MOVW	R1, #65535
0x446E	0x8001    STRH	R1, [R0, #0]
;hallcurrent5.c, 42 :: 		cfg->int_pin = HAL_PIN_NC;
0x4470	0x1C82    ADDS	R2, R0, #2
0x4472	0xF64F71FF  MOVW	R1, #65535
0x4476	0x8011    STRH	R1, [R2, #0]
;hallcurrent5.c, 44 :: 		cfg->resolution   = ANALOG_IN_RESOLUTION_DEFAULT;
0x4478	0x1D02    ADDS	R2, R0, #4
0x447A	0x2104    MOVS	R1, #4
0x447C	0x7011    STRB	R1, [R2, #0]
;hallcurrent5.c, 45 :: 		cfg->vref         = 3.3;
0x447E	0xF2000208  ADDW	R2, R0, #8
0x4482	0x4906    LDR	R1, [PC, #24]
0x4484	0xEE001A10  VMOV	S0, R1
0x4488	0xED020A00  VSTR.32	S0, [R2, #0]
;hallcurrent5.c, 47 :: 		cfg->init_volt = 316;
0x448C	0xF200020C  ADDW	R2, R0, #12
0x4490	0xF240113C  MOVW	R1, #316
0x4494	0x8011    STRH	R1, [R2, #0]
;hallcurrent5.c, 48 :: 		}
L_end_hallcurrent5_cfg_setup:
0x4496	0xB001    ADD	SP, SP, #4
0x4498	0x4770    BX	LR
0x449A	0xBF00    NOP
0x449C	0x33334053  	#1079194419
; end of _hallcurrent5_cfg_setup
_hallcurrent5_init:
;hallcurrent5.c, 50 :: 		HALLCURRENT5_RETVAL hallcurrent5_init ( hallcurrent5_t *ctx, hallcurrent5_cfg_t *cfg )
0x4300	0xB085    SUB	SP, SP, #20
0x4302	0xF8CDE000  STR	LR, [SP, #0]
0x4306	0x9003    STR	R0, [SP, #12]
0x4308	0x9104    STR	R1, [SP, #16]
;hallcurrent5.c, 54 :: 		analog_in_configure_default( &adc_cfg );
0x430A	0xAA01    ADD	R2, SP, #4
0x430C	0x4610    MOV	R0, R2
0x430E	0xF7FFFC13  BL	_analog_in_configure_default+0
;hallcurrent5.c, 55 :: 		adc_cfg.input_pin  = cfg->an_pin;
0x4312	0x9A04    LDR	R2, [SP, #16]
0x4314	0x8812    LDRH	R2, [R2, #0]
0x4316	0xF8AD2004  STRH	R2, [SP, #4]
;hallcurrent5.c, 57 :: 		if (  analog_in_open( &ctx->adc, &adc_cfg ) == ACQUIRE_FAIL )
0x431A	0xAB01    ADD	R3, SP, #4
0x431C	0x9A03    LDR	R2, [SP, #12]
0x431E	0x3208    ADDS	R2, #8
0x4320	0x4619    MOV	R1, R3
0x4322	0x4610    MOV	R0, R2
0x4324	0xF7FFFBF6  BL	_analog_in_open+0
0x4328	0xF1B03FFF  CMP	R0, #-1
0x432C	0xD101    BNE	L_hallcurrent5_init0
;hallcurrent5.c, 59 :: 		return HALLCURRENT5_INIT_ERROR;
0x432E	0x20FF    MOVS	R0, #255
0x4330	0xE01A    B	L_end_hallcurrent5_init
;hallcurrent5.c, 60 :: 		}
L_hallcurrent5_init0:
;hallcurrent5.c, 62 :: 		analog_in_set_vref_value( &ctx->adc, cfg->vref );
0x4332	0x9A04    LDR	R2, [SP, #16]
0x4334	0x3208    ADDS	R2, #8
0x4336	0xED120A00  VLDR.32	S0, [R2, #0]
0x433A	0x9A03    LDR	R2, [SP, #12]
0x433C	0x3208    ADDS	R2, #8
0x433E	0x4610    MOV	R0, R2
0x4340	0xF7FFFB46  BL	_analog_in_set_vref_value+0
;hallcurrent5.c, 63 :: 		analog_in_set_resolution( &ctx->adc, cfg->resolution );
0x4344	0x9A04    LDR	R2, [SP, #16]
0x4346	0x1D12    ADDS	R2, R2, #4
0x4348	0x7812    LDRB	R2, [R2, #0]
0x434A	0xB2D3    UXTB	R3, R2
0x434C	0x9A03    LDR	R2, [SP, #12]
0x434E	0x3208    ADDS	R2, #8
0x4350	0xB2D9    UXTB	R1, R3
0x4352	0x4610    MOV	R0, R2
0x4354	0xF7FFFB9E  BL	_analog_in_set_resolution+0
;hallcurrent5.c, 67 :: 		digital_in_init( &ctx->int_pin, cfg->int_pin );
0x4358	0x9A04    LDR	R2, [SP, #16]
0x435A	0x1C92    ADDS	R2, R2, #2
0x435C	0x8812    LDRH	R2, [R2, #0]
0x435E	0xB291    UXTH	R1, R2
0x4360	0x9803    LDR	R0, [SP, #12]
0x4362	0xF7FFFB23  BL	_digital_in_init+0
;hallcurrent5.c, 69 :: 		return HALLCURRENT5_OK;
0x4366	0x2000    MOVS	R0, #0
;hallcurrent5.c, 70 :: 		}
L_end_hallcurrent5_init:
0x4368	0xF8DDE000  LDR	LR, [SP, #0]
0x436C	0xB005    ADD	SP, SP, #20
0x436E	0x4770    BX	LR
; end of _hallcurrent5_init
_analog_in_configure_default:
;drv_analog_in.c, 99 :: 		void analog_in_configure_default( analog_in_config_t *config )
0x3B38	0xB081    SUB	SP, SP, #4
;drv_analog_in.c, 101 :: 		if ( config )
0x3B3A	0xB168    CBZ	R0, L_analog_in_configure_default8
;drv_analog_in.c, 103 :: 		config->input_pin = (pin_name_t)0xFFFFFFFF;
0x3B3C	0xF64F71FF  MOVW	R1, #65535
0x3B40	0x8001    STRH	R1, [R0, #0]
;drv_analog_in.c, 104 :: 		config->resolution = ANALOG_IN_RESOLUTION_DEFAULT;
0x3B42	0x1C82    ADDS	R2, R0, #2
0x3B44	0x2104    MOVS	R1, #4
0x3B46	0x7011    STRB	R1, [R2, #0]
;drv_analog_in.c, 105 :: 		config->vref_input = ANALOG_IN_VREF_EXTERNAL;
0x3B48	0x1CC2    ADDS	R2, R0, #3
0x3B4A	0x2100    MOVS	R1, #0
0x3B4C	0x7011    STRB	R1, [R2, #0]
;drv_analog_in.c, 106 :: 		config->vref_value = -1.0;
0x3B4E	0x1D01    ADDS	R1, R0, #4
0x3B50	0xEEBF0A00  VMOV.F32	S0, #-1
0x3B54	0xED010A00  VSTR.32	S0, [R1, #0]
;drv_analog_in.c, 107 :: 		}
L_analog_in_configure_default8:
;drv_analog_in.c, 108 :: 		}
L_end_analog_in_configure_default:
0x3B58	0xB001    ADD	SP, SP, #4
0x3B5A	0x4770    BX	LR
; end of _analog_in_configure_default
_analog_in_open:
;drv_analog_in.c, 110 :: 		err_t analog_in_open( analog_in_t *obj, analog_in_config_t *config )
0x3B14	0xB081    SUB	SP, SP, #4
0x3B16	0xF8CDE000  STR	LR, [SP, #0]
0x3B1A	0x4606    MOV	R6, R0
;drv_analog_in.c, 112 :: 		analog_in_config_t *p_config = &obj->config;
0x3B1C	0x1D32    ADDS	R2, R6, #4
;drv_analog_in.c, 113 :: 		memcpy( p_config, config, sizeof( analog_in_config_t ) );
0x3B1E	0x4610    MOV	R0, R2
0x3B20	0x2208    MOVS	R2, #8
0x3B22	0xB212    SXTH	R2, R2
0x3B24	0xF7FFFF1C  BL	_memcpy+0
;drv_analog_in.c, 115 :: 		return _acquire( obj, true );
0x3B28	0x2101    MOVS	R1, #1
0x3B2A	0x4630    MOV	R0, R6
0x3B2C	0xF7FFFC30  BL	drv_analog_in__acquire+0
;drv_analog_in.c, 116 :: 		}
L_end_analog_in_open:
0x3B30	0xF8DDE000  LDR	LR, [SP, #0]
0x3B34	0xB001    ADD	SP, SP, #4
0x3B36	0x4770    BX	LR
; end of _analog_in_open
drv_analog_in__acquire:
;drv_analog_in.c, 80 :: 		static err_t _acquire( analog_in_t *obj, bool obj_open_state )
0x3390	0xB083    SUB	SP, SP, #12
0x3392	0xF8CDE000  STR	LR, [SP, #0]
0x3396	0xF88D1004  STRB	R1, [SP, #4]
0x339A	0x4601    MOV	R1, R0
0x339C	0xF89D0004  LDRB	R0, [SP, #4]
;drv_analog_in.c, 82 :: 		err_t status = ACQUIRE_SUCCESS;
0x33A0	0xF04F0300  MOV	R3, #0
;drv_analog_in.c, 84 :: 		if ( obj_open_state == true && _owner == obj )
0x33A4	0x2801    CMP	R0, #1
0x33A6	0xD106    BNE	L_drv_analog_in__acquire51
0x33A8	0x4A0F    LDR	R2, [PC, #60]
0x33AA	0x6812    LDR	R2, [R2, #0]
0x33AC	0x428A    CMP	R2, R1
0x33AE	0xD102    BNE	L_drv_analog_in__acquire50
L_drv_analog_in__acquire49:
;drv_analog_in.c, 86 :: 		return ACQUIRE_FAIL;
0x33B0	0xF04F30FF  MOV	R0, #-1
0x33B4	0xE013    B	L_end__acquire
;drv_analog_in.c, 87 :: 		}
;drv_analog_in.c, 84 :: 		if ( obj_open_state == true && _owner == obj )
L_drv_analog_in__acquire51:
L_drv_analog_in__acquire50:
;drv_analog_in.c, 88 :: 		if ( _owner != obj )
0x33B6	0x4A0C    LDR	R2, [PC, #48]
0x33B8	0x6812    LDR	R2, [R2, #0]
0x33BA	0x428A    CMP	R2, R1
0x33BC	0xD00E    BEQ	L_drv_analog_in__acquire52
;drv_analog_in.c, 90 :: 		status = hal_adc_open( &obj->handle, obj_open_state );
0x33BE	0x9101    STR	R1, [SP, #4]
0x33C0	0x9102    STR	R1, [SP, #8]
0x33C2	0xB2C1    UXTB	R1, R0
0x33C4	0x9802    LDR	R0, [SP, #8]
0x33C6	0xF7FFFC77  BL	_hal_adc_open+0
0x33CA	0x9901    LDR	R1, [SP, #4]
0x33CC	0x4603    MOV	R3, R0
;drv_analog_in.c, 92 :: 		if ( status != ACQUIRE_FAIL )
0x33CE	0xF1B03FFF  CMP	R0, #-1
0x33D2	0xD001    BEQ	L_drv_analog_in__acquire7
;drv_analog_in.c, 93 :: 		_owner = obj;
0x33D4	0x4A04    LDR	R2, [PC, #16]
0x33D6	0x6011    STR	R1, [R2, #0]
L_drv_analog_in__acquire7:
;drv_analog_in.c, 94 :: 		}
0x33D8	0x4618    MOV	R0, R3
0x33DA	0xE000    B	L_drv_analog_in__acquire6
L_drv_analog_in__acquire52:
;drv_analog_in.c, 88 :: 		if ( _owner != obj )
0x33DC	0x4618    MOV	R0, R3
;drv_analog_in.c, 94 :: 		}
L_drv_analog_in__acquire6:
;drv_analog_in.c, 96 :: 		return status;
;drv_analog_in.c, 97 :: 		}
L_end__acquire:
0x33DE	0xF8DDE000  LDR	LR, [SP, #0]
0x33E2	0xB003    ADD	SP, SP, #12
0x33E4	0x4770    BX	LR
0x33E6	0xBF00    NOP
0x33E8	0x00342000  	drv_analog_in__owner+0
; end of drv_analog_in__acquire
_hal_adc_open:
;hal_adc.c, 79 :: 		err_t hal_adc_open( handle_t *handle, bool hal_obj_open_state )
0x2CB8	0xB083    SUB	SP, SP, #12
0x2CBA	0xF8CDE000  STR	LR, [SP, #0]
0x2CBE	0x4605    MOV	R5, R0
;hal_adc.c, 82 :: 		hal_adc_t *hal_obj = ( hal_adc_t * ) handle;
0x2CC0	0x462E    MOV	R6, R5
;hal_adc.c, 83 :: 		err_t hal_status = sizeof( hal_adc_config_t );
;hal_adc.c, 84 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(adc, module_state_count);
0x2CC2	0x2703    MOVS	R7, #3
;hal_adc.c, 90 :: 		if ( hal_obj_open_state == true )
0x2CC4	0x2901    CMP	R1, #1
0x2CC6	0xD106    BNE	L_hal_adc_open3
;hal_adc.c, 92 :: 		if( hal_is_handle_null( handle ) != ACQUIRE_SUCCESS )
0x2CC8	0x4628    MOV	R0, R5
0x2CCA	0xF7FEF99B  BL	hal_adc_hal_is_handle_null+0
0x2CCE	0xB110    CBZ	R0, L_hal_adc_open4
;hal_adc.c, 93 :: 		return ACQUIRE_FAIL;
0x2CD0	0xF04F30FF  MOV	R0, #-1
0x2CD4	0xE045    B	L_end_hal_adc_open
L_hal_adc_open4:
;hal_adc.c, 94 :: 		}
L_hal_adc_open3:
;hal_adc.c, 96 :: 		if ( hal_owner != handle )
0x2CD6	0x4A25    LDR	R2, [PC, #148]
0x2CD8	0x6812    LDR	R2, [R2, #0]
0x2CDA	0x42AA    CMP	R2, R5
0x2CDC	0xD040    BEQ	L_hal_adc_open5
0x2CDE	0x4629    MOV	R1, R5
0x2CE0	0x4630    MOV	R0, R6
0x2CE2	0xB2FC    UXTB	R4, R7
;hal_adc.c, 98 :: 		while ( hal_module_state_count-- ) {
L_hal_adc_open6:
0x2CE4	0xB2E3    UXTB	R3, R4
0x2CE6	0x1E62    SUBS	R2, R4, #1
0x2CE8	0xB2D4    UXTB	R4, R2
0x2CEA	0xB16B    CBZ	R3, L_hal_adc_open7
;hal_adc.c, 99 :: 		if ( DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_state_count ].drv_adc_handle == handle ) {
0x2CEC	0x220C    MOVS	R2, #12
0x2CEE	0xFB02F304  MUL	R3, R2, R4
0x2CF2	0x4A1F    LDR	R2, [PC, #124]
0x2CF4	0x18D2    ADDS	R2, R2, R3
0x2CF6	0x1D12    ADDS	R2, R2, #4
0x2CF8	0x6812    LDR	R2, [R2, #0]
0x2CFA	0x428A    CMP	R2, R1
0x2CFC	0xD103    BNE	L_hal_adc_open8
;hal_adc.c, 100 :: 		hal_owner = handle;
0x2CFE	0x4A1B    LDR	R2, [PC, #108]
0x2D00	0x6011    STR	R1, [R2, #0]
;hal_adc.c, 101 :: 		return ACQUIRE_SUCCESS;
0x2D02	0x2000    MOVS	R0, #0
0x2D04	0xE02D    B	L_end_hal_adc_open
;hal_adc.c, 102 :: 		}
L_hal_adc_open8:
;hal_adc.c, 103 :: 		}
0x2D06	0xE7ED    B	L_hal_adc_open6
L_hal_adc_open7:
;hal_adc.c, 106 :: 		hal_obj->config.resolution, &DRV_TO_HAL_PREFIXED(adc, hal_module_state), &hal_module_id );
0x2D08	0xAE02    ADD	R6, SP, #8
0x2D0A	0x1D05    ADDS	R5, R0, #4
0x2D0C	0x1CAA    ADDS	R2, R5, #2
0x2D0E	0x7812    LDRB	R2, [R2, #0]
0x2D10	0xB2D4    UXTB	R4, R2
;hal_adc.c, 105 :: 		hal_status = hal_ll_adc_register_handle( hal_obj->config.pin, hal_obj->config.vref_input,
0x2D12	0x1CEA    ADDS	R2, R5, #3
0x2D14	0x7812    LDRB	R2, [R2, #0]
0x2D16	0xB2D3    UXTB	R3, R2
0x2D18	0x882A    LDRH	R2, [R5, #0]
;hal_adc.c, 106 :: 		hal_obj->config.resolution, &DRV_TO_HAL_PREFIXED(adc, hal_module_state), &hal_module_id );
0x2D1A	0x9101    STR	R1, [SP, #4]
;hal_adc.c, 105 :: 		hal_status = hal_ll_adc_register_handle( hal_obj->config.pin, hal_obj->config.vref_input,
0x2D1C	0xB2D9    UXTB	R1, R3
;hal_adc.c, 106 :: 		hal_obj->config.resolution, &DRV_TO_HAL_PREFIXED(adc, hal_module_state), &hal_module_id );
0x2D1E	0x4B14    LDR	R3, [PC, #80]
;hal_adc.c, 105 :: 		hal_status = hal_ll_adc_register_handle( hal_obj->config.pin, hal_obj->config.vref_input,
0x2D20	0xB290    UXTH	R0, R2
;hal_adc.c, 106 :: 		hal_obj->config.resolution, &DRV_TO_HAL_PREFIXED(adc, hal_module_state), &hal_module_id );
0x2D22	0xB2E2    UXTB	R2, R4
0x2D24	0xB440    PUSH	(R6)
0x2D26	0xF7FEFA47  BL	_hal_ll_adc_register_handle+0
0x2D2A	0xB001    ADD	SP, SP, #4
0x2D2C	0x9901    LDR	R1, [SP, #4]
;hal_adc.c, 108 :: 		if ( hal_status == ACQUIRE_SUCCESS )
0x2D2E	0xB990    CBNZ	R0, L_hal_adc_open9
;hal_adc.c, 110 :: 		DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_id ].drv_adc_handle = handle;
0x2D30	0xF89D3008  LDRB	R3, [SP, #8]
0x2D34	0x220C    MOVS	R2, #12
0x2D36	0x4353    MULS	R3, R2, R3
0x2D38	0x4A0D    LDR	R2, [PC, #52]
0x2D3A	0x18D2    ADDS	R2, R2, R3
0x2D3C	0x1D12    ADDS	R2, R2, #4
0x2D3E	0x6011    STR	R1, [R2, #0]
;hal_adc.c, 116 :: 		handle_t handle_address = ( handle_t )&DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_id ].hal_adc_handle;
0x2D40	0xF89D3008  LDRB	R3, [SP, #8]
0x2D44	0x220C    MOVS	R2, #12
0x2D46	0x4353    MULS	R3, R2, R3
0x2D48	0x4A09    LDR	R2, [PC, #36]
0x2D4A	0x18D2    ADDS	R2, R2, R3
;hal_adc.c, 117 :: 		*handle = handle_address;
0x2D4C	0x600A    STR	R2, [R1, #0]
;hal_adc.c, 120 :: 		hal_owner = handle;
0x2D4E	0x4A07    LDR	R2, [PC, #28]
0x2D50	0x6011    STR	R1, [R2, #0]
;hal_adc.c, 121 :: 		return ACQUIRE_INIT;
0x2D52	0x2001    MOVS	R0, #1
0x2D54	0xE005    B	L_end_hal_adc_open
;hal_adc.c, 122 :: 		} else {
L_hal_adc_open9:
;hal_adc.c, 123 :: 		*handle = 0;
0x2D56	0x2200    MOVS	R2, #0
0x2D58	0x600A    STR	R2, [R1, #0]
;hal_adc.c, 124 :: 		return ACQUIRE_FAIL;
0x2D5A	0xF04F30FF  MOV	R0, #-1
0x2D5E	0xE000    B	L_end_hal_adc_open
;hal_adc.c, 125 :: 		}
;hal_adc.c, 126 :: 		} else {
L_hal_adc_open5:
;hal_adc.c, 127 :: 		return ACQUIRE_SUCCESS;
0x2D60	0x2000    MOVS	R0, #0
;hal_adc.c, 128 :: 		}
;hal_adc.c, 129 :: 		}
L_end_hal_adc_open:
0x2D62	0xF8DDE000  LDR	LR, [SP, #0]
0x2D66	0xB003    ADD	SP, SP, #12
0x2D68	0x4770    BX	LR
0x2D6A	0xBF00    NOP
0x2D6C	0x003C2000  	hal_adc_hal_owner+0
0x2D70	0x05442000  	_adc_hal_module_state+0
; end of _hal_adc_open
hal_adc_hal_is_handle_null:
;hal_adc.c, 53 :: 		static handle_t hal_is_handle_null( handle_t *hal_module_handle )
0x1004	0xB081    SUB	SP, SP, #4
0x1006	0x4601    MOV	R1, R0
;hal_adc.c, 55 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(adc, module_state_count);
0x1008	0x2003    MOVS	R0, #3
0x100A	0xB2C3    UXTB	R3, R0
0x100C	0x4608    MOV	R0, R1
;hal_adc.c, 61 :: 		while ( hal_module_state_count-- )
L_hal_adc_hal_is_handle_null0:
0x100E	0xB2DA    UXTB	R2, R3
0x1010	0x1E59    SUBS	R1, R3, #1
0x1012	0xB2CC    UXTB	R4, R1
0x1014	0xB182    CBZ	R2, L_hal_adc_hal_is_handle_null1
;hal_adc.c, 70 :: 		if ( *hal_module_handle == ( handle_t )&DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_state_count ].hal_adc_handle )
0x1016	0x6803    LDR	R3, [R0, #0]
0x1018	0x210C    MOVS	R1, #12
0x101A	0xFB01F204  MUL	R2, R1, R4
0x101E	0x4908    LDR	R1, [PC, #32]
0x1020	0x1889    ADDS	R1, R1, R2
0x1022	0x428B    CMP	R3, R1
0x1024	0xD106    BNE	L_hal_adc_hal_is_handle_null2
;hal_adc.c, 72 :: 		return ( handle_t )&DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_state_count ].hal_adc_handle;
0x1026	0x210C    MOVS	R1, #12
0x1028	0xFB01F204  MUL	R2, R1, R4
0x102C	0x4904    LDR	R1, [PC, #16]
0x102E	0x1889    ADDS	R1, R1, R2
0x1030	0x4608    MOV	R0, R1
0x1032	0xE002    B	L_end_hal_is_handle_null
;hal_adc.c, 73 :: 		}
L_hal_adc_hal_is_handle_null2:
;hal_adc.c, 75 :: 		}
0x1034	0xB2E3    UXTB	R3, R4
0x1036	0xE7EA    B	L_hal_adc_hal_is_handle_null0
L_hal_adc_hal_is_handle_null1:
;hal_adc.c, 76 :: 		return ACQUIRE_SUCCESS;
0x1038	0x2000    MOVS	R0, #0
;hal_adc.c, 77 :: 		}
L_end_hal_is_handle_null:
0x103A	0xB001    ADD	SP, SP, #4
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x05442000  	_adc_hal_module_state+0
; end of hal_adc_hal_is_handle_null
_hal_ll_adc_register_handle:
;hal_ll_adc.c, 287 :: 		hal_ll_err_t hal_ll_adc_register_handle(hal_ll_pin_name_t pin, hal_ll_adc_voltage_reference_t vref_input, hal_ll_adc_resolution_t resolution, hal_ll_adc_handle_register_t *handle_map, uint8_t *hal_module_id)
0x11B8	0xB083    SUB	SP, SP, #12
0x11BA	0xF8CDE000  STR	LR, [SP, #0]
0x11BE	0xFA1FF980  UXTH	R9, R0
0x11C2	0xFA5FFA81  UXTB	R10, R1
0x11C6	0xFA5FFC82  UXTB	R12, R2
0x11CA	0x4698    MOV	R8, R3
0x11CC	0xF8DDB00C  LDR	R11, [SP, #12]
;hal_ll_adc.c, 290 :: 		hal_ll_adc_pin_id index = {HAL_LL_PIN_NC};
0x11D0	0xF64F74FF  MOVW	R4, #65535
0x11D4	0xF8AD4004  STRH	R4, [SP, #4]
0x11D8	0x2400    MOVS	R4, #0
0x11DA	0xF88D4006  STRB	R4, [SP, #6]
0x11DE	0xF88D4007  STRB	R4, [SP, #7]
0x11E2	0xF88D4008  STRB	R4, [SP, #8]
0x11E6	0xF88D4009  STRB	R4, [SP, #9]
;hal_ll_adc.c, 292 :: 		if ( (pin_check_result = hal_ll_adc_check_pins( pin, &index, handle_map )) == HAL_LL_PIN_NC ) {
0x11EA	0xAC01    ADD	R4, SP, #4
0x11EC	0x4642    MOV	R2, R8
0x11EE	0x4621    MOV	R1, R4
0x11F0	0xFA1FF089  UXTH	R0, R9
0x11F4	0xF7FFFD6E  BL	hal_ll_adc_hal_ll_adc_check_pins+0
0x11F8	0xB287    UXTH	R7, R0
0x11FA	0xF64F74FF  MOVW	R4, #65535
0x11FE	0x42A0    CMP	R0, R4
0x1200	0xD102    BNE	L_hal_ll_adc_register_handle0
;hal_ll_adc.c, 293 :: 		return HAL_LL_ADC_WRONG_PIN;
0x1202	0xF2400001  MOVW	R0, #1
0x1206	0xE072    B	L_end_hal_ll_adc_register_handle
;hal_ll_adc.c, 294 :: 		};
L_hal_ll_adc_register_handle0:
;hal_ll_adc.c, 296 :: 		switch ( resolution )
0x1208	0xE02E    B	L_hal_ll_adc_register_handle1
;hal_ll_adc.c, 298 :: 		case HAL_LL_ADC_RESOLUTION_6_BIT:
L_hal_ll_adc_register_handle3:
;hal_ll_adc.c, 299 :: 		hal_ll_adc_hw_specifics_map[pin_check_result].resolution = HAL_LL_ADC_6BIT_RES;
0x120A	0x2418    MOVS	R4, #24
0x120C	0xFB04F507  MUL	R5, R4, R7
0x1210	0x4C39    LDR	R4, [PC, #228]
0x1212	0x1964    ADDS	R4, R4, R5
0x1214	0xF2040510  ADDW	R5, R4, #16
0x1218	0xF04F7440  MOV	R4, #50331648
0x121C	0x602C    STR	R4, [R5, #0]
;hal_ll_adc.c, 300 :: 		break;
0x121E	0xE030    B	L_hal_ll_adc_register_handle2
;hal_ll_adc.c, 301 :: 		case HAL_LL_ADC_RESOLUTION_8_BIT:
L_hal_ll_adc_register_handle4:
;hal_ll_adc.c, 302 :: 		hal_ll_adc_hw_specifics_map[pin_check_result].resolution = HAL_LL_ADC_8BIT_RES;
0x1220	0x2418    MOVS	R4, #24
0x1222	0xFB04F507  MUL	R5, R4, R7
0x1226	0x4C34    LDR	R4, [PC, #208]
0x1228	0x1964    ADDS	R4, R4, R5
0x122A	0xF2040510  ADDW	R5, R4, #16
0x122E	0xF04F7400  MOV	R4, #33554432
0x1232	0x602C    STR	R4, [R5, #0]
;hal_ll_adc.c, 303 :: 		break;
0x1234	0xE025    B	L_hal_ll_adc_register_handle2
;hal_ll_adc.c, 304 :: 		case HAL_LL_ADC_RESOLUTION_10_BIT:
L_hal_ll_adc_register_handle5:
;hal_ll_adc.c, 305 :: 		hal_ll_adc_hw_specifics_map[pin_check_result].resolution = HAL_LL_ADC_10BIT_RES;
0x1236	0x2418    MOVS	R4, #24
0x1238	0xFB04F507  MUL	R5, R4, R7
0x123C	0x4C2E    LDR	R4, [PC, #184]
0x123E	0x1964    ADDS	R4, R4, R5
0x1240	0xF2040510  ADDW	R5, R4, #16
0x1244	0xF04F7480  MOV	R4, #16777216
0x1248	0x602C    STR	R4, [R5, #0]
;hal_ll_adc.c, 306 :: 		break;
0x124A	0xE01A    B	L_hal_ll_adc_register_handle2
;hal_ll_adc.c, 307 :: 		case HAL_LL_ADC_RESOLUTION_12_BIT:
L_hal_ll_adc_register_handle6:
;hal_ll_adc.c, 308 :: 		hal_ll_adc_hw_specifics_map[pin_check_result].resolution = HAL_LL_ADC_12BIT_RES;
0x124C	0x2418    MOVS	R4, #24
0x124E	0xFB04F507  MUL	R5, R4, R7
0x1252	0x4C29    LDR	R4, [PC, #164]
0x1254	0x1964    ADDS	R4, R4, R5
0x1256	0xF2040510  ADDW	R5, R4, #16
0x125A	0xF04F0400  MOV	R4, #0
0x125E	0x602C    STR	R4, [R5, #0]
;hal_ll_adc.c, 309 :: 		break;
0x1260	0xE00F    B	L_hal_ll_adc_register_handle2
;hal_ll_adc.c, 310 :: 		default:
L_hal_ll_adc_register_handle7:
;hal_ll_adc.c, 311 :: 		return HAL_LL_ADC_UNSUPPORTED_RESOLUTION;
0x1262	0xF240404C  MOVW	R0, #1100
0x1266	0xE042    B	L_end_hal_ll_adc_register_handle
;hal_ll_adc.c, 312 :: 		}
L_hal_ll_adc_register_handle1:
0x1268	0xF1BC0F01  CMP	R12, #1
0x126C	0xD0CD    BEQ	L_hal_ll_adc_register_handle3
0x126E	0xF1BC0F02  CMP	R12, #2
0x1272	0xD0D5    BEQ	L_hal_ll_adc_register_handle4
0x1274	0xF1BC0F03  CMP	R12, #3
0x1278	0xD0DD    BEQ	L_hal_ll_adc_register_handle5
0x127A	0xF1BC0F04  CMP	R12, #4
0x127E	0xD0E5    BEQ	L_hal_ll_adc_register_handle6
0x1280	0xE7EF    B	L_hal_ll_adc_register_handle7
L_hal_ll_adc_register_handle2:
;hal_ll_adc.c, 314 :: 		switch ( vref_input )
0x1282	0xE003    B	L_hal_ll_adc_register_handle8
;hal_ll_adc.c, 316 :: 		case HAL_LL_ADC_VREF_EXTERNAL:
L_hal_ll_adc_register_handle10:
;hal_ll_adc.c, 317 :: 		break;
0x1284	0xE006    B	L_hal_ll_adc_register_handle9
;hal_ll_adc.c, 319 :: 		default:
L_hal_ll_adc_register_handle11:
;hal_ll_adc.c, 320 :: 		return HAL_LL_ADC_UNSUPPORTED_VREF;
0x1286	0xF240404D  MOVW	R0, #1101
0x128A	0xE030    B	L_end_hal_ll_adc_register_handle
;hal_ll_adc.c, 321 :: 		}
L_hal_ll_adc_register_handle8:
0x128C	0xF1BA0F00  CMP	R10, #0
0x1290	0xD0F8    BEQ	L_hal_ll_adc_register_handle10
0x1292	0xE7F8    B	L_hal_ll_adc_register_handle11
L_hal_ll_adc_register_handle9:
;hal_ll_adc.c, 323 :: 		if ( hal_ll_adc_hw_specifics_map[pin_check_result].pin != pin )
0x1294	0x2418    MOVS	R4, #24
0x1296	0xFB04F507  MUL	R5, R4, R7
0x129A	0x4C17    LDR	R4, [PC, #92]
0x129C	0x1964    ADDS	R4, R4, R5
0x129E	0x1DA4    ADDS	R4, R4, #6
0x12A0	0x8824    LDRH	R4, [R4, #0]
0x12A2	0x454C    CMP	R4, R9
0x12A4	0xD00C    BEQ	L_hal_ll_adc_register_handle12
;hal_ll_adc.c, 325 :: 		hal_ll_adc_map_pin( pin_check_result, &index );
0x12A6	0xAC01    ADD	R4, SP, #4
0x12A8	0x4621    MOV	R1, R4
0x12AA	0xB2F8    UXTB	R0, R7
0x12AC	0xF7FFFCEA  BL	hal_ll_adc_hal_ll_adc_map_pin+0
;hal_ll_adc.c, 327 :: 		handle_map[pin_check_result].init_ll_state = false;
0x12B0	0x240C    MOVS	R4, #12
0x12B2	0x437C    MULS	R4, R7, R4
0x12B4	0xEB080404  ADD	R4, R8, R4, LSL #0
0x12B8	0xF2040508  ADDW	R5, R4, #8
0x12BC	0x2400    MOVS	R4, #0
0x12BE	0x702C    STRB	R4, [R5, #0]
;hal_ll_adc.c, 328 :: 		}
L_hal_ll_adc_register_handle12:
;hal_ll_adc.c, 330 :: 		*hal_module_id = pin_check_result;
0x12C0	0xF88B7000  STRB	R7, [R11, #0]
;hal_ll_adc.c, 332 :: 		hal_ll_module_state[pin_check_result].hal_ll_adc_handle = (handle_t *)&hal_ll_adc_hw_specifics_map[pin_check_result].base;
0x12C4	0x240C    MOVS	R4, #12
0x12C6	0xFB04F507  MUL	R5, R4, R7
0x12CA	0x4C0C    LDR	R4, [PC, #48]
0x12CC	0x1966    ADDS	R6, R4, R5
0x12CE	0x2418    MOVS	R4, #24
0x12D0	0xFB04F507  MUL	R5, R4, R7
0x12D4	0x4C08    LDR	R4, [PC, #32]
0x12D6	0x1964    ADDS	R4, R4, R5
0x12D8	0x6034    STR	R4, [R6, #0]
;hal_ll_adc.c, 334 :: 		handle_map[pin_check_result].hal_ll_adc_handle = (handle_t *)&hal_ll_module_state[pin_check_result].hal_ll_adc_handle;
0x12DA	0x240C    MOVS	R4, #12
0x12DC	0xFB04F607  MUL	R6, R4, R7
0x12E0	0xEB080506  ADD	R5, R8, R6, LSL #0
0x12E4	0x4C05    LDR	R4, [PC, #20]
0x12E6	0x19A4    ADDS	R4, R4, R6
0x12E8	0x602C    STR	R4, [R5, #0]
;hal_ll_adc.c, 336 :: 		return HAL_LL_ADC_SUCCESS;
0x12EA	0xF2400000  MOVW	R0, #0
;hal_ll_adc.c, 337 :: 		}
L_end_hal_ll_adc_register_handle:
0x12EE	0xF8DDE000  LDR	LR, [SP, #0]
0x12F2	0xB003    ADD	SP, SP, #12
0x12F4	0x4770    BX	LR
0x12F6	0xBF00    NOP
0x12F8	0x00642000  	hal_ll_adc_hal_ll_adc_hw_specifics_map+0
0x12FC	0x00402000  	hal_ll_adc_hal_ll_module_state+0
; end of _hal_ll_adc_register_handle
hal_ll_adc_hal_ll_adc_check_pins:
;hal_ll_adc.c, 459 :: 		static hal_ll_pin_name_t hal_ll_adc_check_pins( hal_ll_pin_name_t pin, hal_ll_adc_pin_id *index, hal_ll_adc_handle_register_t *handle_map )
0x0CD4	0xB081    SUB	SP, SP, #4
;hal_ll_adc.c, 462 :: 		uint16_t     pin_index = 0;
;hal_ll_adc.c, 463 :: 		uint8_t      index_counter = 0;
0x0CD6	0x2600    MOVS	R6, #0
;hal_ll_adc.c, 464 :: 		uint8_t      hal_ll_module_id = 0;
0x0CD8	0x2700    MOVS	R7, #0
;hal_ll_adc.c, 466 :: 		if ( HAL_LL_PIN_NC == pin ) {
0x0CDA	0xF64F73FF  MOVW	R3, #65535
0x0CDE	0x4298    CMP	R0, R3
0x0CE0	0xD102    BNE	L_hal_ll_adc_hal_ll_adc_check_pins27
;hal_ll_adc.c, 467 :: 		return HAL_LL_PIN_NC;
0x0CE2	0xF64F70FF  MOVW	R0, #65535
0x0CE6	0xE034    B	L_end_hal_ll_adc_check_pins
;hal_ll_adc.c, 468 :: 		}
L_hal_ll_adc_hal_ll_adc_check_pins27:
;hal_ll_adc.c, 470 :: 		for ( pin_index = 0; pin_index < adc_map_size; pin_index++ )
0x0CE8	0x2500    MOVS	R5, #0
0x0CEA	0x9200    STR	R2, [SP, #0]
0x0CEC	0xB282    UXTH	R2, R0
0x0CEE	0x9800    LDR	R0, [SP, #0]
L_hal_ll_adc_hal_ll_adc_check_pins28:
0x0CF0	0x2D31    CMP	R5, #49
0x0CF2	0xD229    BCS	L_hal_ll_adc_hal_ll_adc_check_pins29
;hal_ll_adc.c, 472 :: 		if ( pin == _adc_map[pin_index].pin )
0x0CF4	0x230C    MOVS	R3, #12
0x0CF6	0xFB03F405  MUL	R4, R3, R5
0x0CFA	0x4B17    LDR	R3, [PC, #92]
0x0CFC	0x191B    ADDS	R3, R3, R4
0x0CFE	0x881B    LDRH	R3, [R3, #0]
0x0D00	0x429A    CMP	R2, R3
0x0D02	0xD11E    BNE	L_hal_ll_adc_hal_ll_adc_check_pins51
;hal_ll_adc.c, 475 :: 		hal_ll_module_id = _adc_map[pin_index].module_index;
0x0D04	0x230C    MOVS	R3, #12
0x0D06	0xFB03F405  MUL	R4, R3, R5
0x0D0A	0x4B13    LDR	R3, [PC, #76]
0x0D0C	0x191B    ADDS	R3, R3, R4
0x0D0E	0x3308    ADDS	R3, #8
0x0D10	0x881B    LDRH	R3, [R3, #0]
0x0D12	0xB2DC    UXTB	R4, R3
;hal_ll_adc.c, 477 :: 		index->pin_an[hal_ll_module_id] = pin_index;
0x0D14	0xB2DB    UXTB	R3, R3
0x0D16	0x005B    LSLS	R3, R3, #1
0x0D18	0x18CB    ADDS	R3, R1, R3
0x0D1A	0x801D    STRH	R5, [R3, #0]
;hal_ll_adc.c, 480 :: 		if ( NULL == handle_map[ hal_ll_module_id ].hal_drv_adc_handle ) {
0x0D1C	0x230C    MOVS	R3, #12
0x0D1E	0x4363    MULS	R3, R4, R3
0x0D20	0x18C3    ADDS	R3, R0, R3
0x0D22	0x1D1B    ADDS	R3, R3, #4
0x0D24	0x681B    LDR	R3, [R3, #0]
0x0D26	0xB90B    CBNZ	R3, L_hal_ll_adc_hal_ll_adc_check_pins32
;hal_ll_adc.c, 481 :: 		return hal_ll_module_id;
0x0D28	0xB2E0    UXTB	R0, R4
0x0D2A	0xE012    B	L_end_hal_ll_adc_check_pins
;hal_ll_adc.c, 482 :: 		} else if ( ADC_MODULE_COUNT == ++index_counter ) {
L_hal_ll_adc_hal_ll_adc_check_pins32:
0x0D2C	0x1C73    ADDS	R3, R6, #1
0x0D2E	0xB2DB    UXTB	R3, R3
0x0D30	0xB2DE    UXTB	R6, R3
0x0D32	0x2B03    CMP	R3, #3
0x0D34	0xD103    BNE	L_hal_ll_adc_hal_ll_adc_check_pins34
;hal_ll_adc.c, 483 :: 		return --index_counter;
0x0D36	0x1E73    SUBS	R3, R6, #1
0x0D38	0xB2DB    UXTB	R3, R3
0x0D3A	0xB2D8    UXTB	R0, R3
0x0D3C	0xE009    B	L_end_hal_ll_adc_check_pins
;hal_ll_adc.c, 484 :: 		}
L_hal_ll_adc_hal_ll_adc_check_pins34:
0x0D3E	0xB2E7    UXTB	R7, R4
;hal_ll_adc.c, 485 :: 		}
0x0D40	0xE7FF    B	L_hal_ll_adc_hal_ll_adc_check_pins31
L_hal_ll_adc_hal_ll_adc_check_pins51:
;hal_ll_adc.c, 472 :: 		if ( pin == _adc_map[pin_index].pin )
;hal_ll_adc.c, 485 :: 		}
L_hal_ll_adc_hal_ll_adc_check_pins31:
;hal_ll_adc.c, 486 :: 		}
;hal_ll_adc.c, 470 :: 		for ( pin_index = 0; pin_index < adc_map_size; pin_index++ )
0x0D42	0x1C6D    ADDS	R5, R5, #1
0x0D44	0xB2AD    UXTH	R5, R5
;hal_ll_adc.c, 486 :: 		}
0x0D46	0xE7D3    B	L_hal_ll_adc_hal_ll_adc_check_pins28
L_hal_ll_adc_hal_ll_adc_check_pins29:
;hal_ll_adc.c, 488 :: 		if ( index_counter ) {
0x0D48	0xB10E    CBZ	R6, L_hal_ll_adc_hal_ll_adc_check_pins35
;hal_ll_adc.c, 489 :: 		return hal_ll_module_id;
0x0D4A	0xB2F8    UXTB	R0, R7
0x0D4C	0xE001    B	L_end_hal_ll_adc_check_pins
;hal_ll_adc.c, 490 :: 		} else {
L_hal_ll_adc_hal_ll_adc_check_pins35:
;hal_ll_adc.c, 491 :: 		return HAL_LL_PIN_NC;
0x0D4E	0xF64F70FF  MOVW	R0, #65535
;hal_ll_adc.c, 492 :: 		}
;hal_ll_adc.c, 493 :: 		}
L_end_hal_ll_adc_check_pins:
0x0D52	0xB001    ADD	SP, SP, #4
0x0D54	0x4770    BX	LR
0x0D56	0xBF00    NOP
0x0D58	0x5E980000  	hal_ll_adc__adc_map+0
; end of hal_ll_adc_hal_ll_adc_check_pins
hal_ll_adc_hal_ll_adc_map_pin:
;hal_ll_adc.c, 495 :: 		static void hal_ll_adc_map_pin( uint8_t module_index, hal_ll_adc_pin_id *index ) {
0x0C84	0xB081    SUB	SP, SP, #4
;hal_ll_adc.c, 497 :: 		hal_ll_adc_hw_specifics_map[module_index].pin = _adc_map[ index->pin_an[module_index] ].pin;
0x0C86	0x2218    MOVS	R2, #24
0x0C88	0xFB02F300  MUL	R3, R2, R0
0x0C8C	0x4A0F    LDR	R2, [PC, #60]
0x0C8E	0x18D2    ADDS	R2, R2, R3
0x0C90	0x1D94    ADDS	R4, R2, #6
0x0C92	0x0042    LSLS	R2, R0, #1
0x0C94	0x188A    ADDS	R2, R1, R2
0x0C96	0x8813    LDRH	R3, [R2, #0]
0x0C98	0x220C    MOVS	R2, #12
0x0C9A	0x4353    MULS	R3, R2, R3
0x0C9C	0x4A0C    LDR	R2, [PC, #48]
0x0C9E	0x18D2    ADDS	R2, R2, R3
0x0CA0	0x8812    LDRH	R2, [R2, #0]
0x0CA2	0x8022    STRH	R2, [R4, #0]
;hal_ll_adc.c, 498 :: 		hal_ll_adc_hw_specifics_map[module_index].channel = _adc_map[ index->pin_an[module_index] ].channel;
0x0CA4	0x2218    MOVS	R2, #24
0x0CA6	0xFB02F300  MUL	R3, R2, R0
0x0CAA	0x4A08    LDR	R2, [PC, #32]
0x0CAC	0x18D2    ADDS	R2, R2, R3
0x0CAE	0xF2020414  ADDW	R4, R2, #20
0x0CB2	0x0042    LSLS	R2, R0, #1
0x0CB4	0x188A    ADDS	R2, R1, R2
0x0CB6	0x8813    LDRH	R3, [R2, #0]
0x0CB8	0x220C    MOVS	R2, #12
0x0CBA	0x4353    MULS	R3, R2, R3
0x0CBC	0x4A04    LDR	R2, [PC, #16]
0x0CBE	0x18D2    ADDS	R2, R2, R3
0x0CC0	0x320A    ADDS	R2, #10
0x0CC2	0x8812    LDRH	R2, [R2, #0]
0x0CC4	0x7022    STRB	R2, [R4, #0]
;hal_ll_adc.c, 499 :: 		}
L_end_hal_ll_adc_map_pin:
0x0CC6	0xB001    ADD	SP, SP, #4
0x0CC8	0x4770    BX	LR
0x0CCA	0xBF00    NOP
0x0CCC	0x00642000  	hal_ll_adc_hal_ll_adc_hw_specifics_map+0
0x0CD0	0x5E980000  	hal_ll_adc__adc_map+0
; end of hal_ll_adc_hal_ll_adc_map_pin
_analog_in_set_vref_value:
;drv_analog_in.c, 184 :: 		err_t analog_in_set_vref_value( analog_in_t *obj, float vref_value )
0x39D0	0xB084    SUB	SP, SP, #16
0x39D2	0xF8CDE000  STR	LR, [SP, #0]
0x39D6	0x4602    MOV	R2, R0
;drv_analog_in.c, 186 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x39D8	0xED8D0A01  VSTR.32	S0, [SP, #4]
0x39DC	0x9202    STR	R2, [SP, #8]
0x39DE	0x2100    MOVS	R1, #0
0x39E0	0x4610    MOV	R0, R2
0x39E2	0xF7FFFCD5  BL	drv_analog_in__acquire+0
0x39E6	0x9A02    LDR	R2, [SP, #8]
0x39E8	0xED9D0A01  VLDR.32	S0, [SP, #4]
0x39EC	0xF1B03FFF  CMP	R0, #-1
0x39F0	0xD014    BEQ	L_analog_in_set_vref_value19
;drv_analog_in.c, 188 :: 		obj->config.vref_value = vref_value;
0x39F2	0x1D11    ADDS	R1, R2, #4
0x39F4	0x1D09    ADDS	R1, R1, #4
0x39F6	0xED010A00  VSTR.32	S0, [R1, #0]
;drv_analog_in.c, 192 :: 		hal_adc_handle_register_t *hal_handle = ( hal_adc_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x39FA	0x9201    STR	R2, [SP, #4]
0x39FC	0x4610    MOV	R0, R2
0x39FE	0xF7FFFF7F  BL	drv_analog_in_hal_is_handle_null+0
0x3A02	0x9A01    LDR	R2, [SP, #4]
0x3A04	0x9003    STR	R0, [SP, #12]
;drv_analog_in.c, 194 :: 		if ( hal_handle )
0x3A06	0xB138    CBZ	R0, L_analog_in_set_vref_value20
;drv_analog_in.c, 196 :: 		hal_ll_adc_set_vref_value( (handle_t *)&hal_handle, obj->config.vref_value );
0x3A08	0x1D11    ADDS	R1, R2, #4
0x3A0A	0x1D09    ADDS	R1, R1, #4
0x3A0C	0xED110A00  VLDR.32	S0, [R1, #0]
0x3A10	0xA903    ADD	R1, SP, #12
0x3A12	0x4608    MOV	R0, R1
0x3A14	0xF7FFFEFA  BL	_hal_ll_adc_set_vref_value+0
;drv_analog_in.c, 197 :: 		}
L_analog_in_set_vref_value20:
;drv_analog_in.c, 199 :: 		return ADC_SUCCESS;
0x3A18	0x2000    MOVS	R0, #0
0x3A1A	0xE001    B	L_end_analog_in_set_vref_value
;drv_analog_in.c, 200 :: 		} else {
L_analog_in_set_vref_value19:
;drv_analog_in.c, 201 :: 		return ADC_ERROR;
0x3A1C	0xF04F30FF  MOV	R0, #-1
;drv_analog_in.c, 202 :: 		}
;drv_analog_in.c, 203 :: 		}
L_end_analog_in_set_vref_value:
0x3A20	0xF8DDE000  LDR	LR, [SP, #0]
0x3A24	0xB004    ADD	SP, SP, #16
0x3A26	0x4770    BX	LR
; end of _analog_in_set_vref_value
drv_analog_in_hal_is_handle_null:
;drv_analog_in.c, 53 :: 		static handle_t hal_is_handle_null( handle_t *hal_module_handle )
0x3900	0xB081    SUB	SP, SP, #4
0x3902	0x4601    MOV	R1, R0
;drv_analog_in.c, 55 :: 		uint8_t hal_module_state_count = DRV_TO_HAL_PREFIXED(adc, module_state_count);
0x3904	0x2003    MOVS	R0, _adc_module_state_count
0x3906	0xB2C3    UXTB	R3, R0
0x3908	0x4608    MOV	R0, R1
;drv_analog_in.c, 61 :: 		while ( hal_module_state_count-- )
L_drv_analog_in_hal_is_handle_null0:
0x390A	0xB2DA    UXTB	R2, R3
0x390C	0x1E59    SUBS	R1, R3, #1
0x390E	0xB2CC    UXTB	R4, R1
0x3910	0xB182    CBZ	R2, L_drv_analog_in_hal_is_handle_null1
;drv_analog_in.c, 70 :: 		if ( *hal_module_handle == ( handle_t )&DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_state_count ].hal_adc_handle )
0x3912	0x6803    LDR	R3, [R0, #0]
0x3914	0x210C    MOVS	R1, #12
0x3916	0xFB01F204  MUL	R2, R1, R4
0x391A	0x4908    LDR	R1, [PC, #32]
0x391C	0x1889    ADDS	R1, R1, R2
0x391E	0x428B    CMP	R3, R1
0x3920	0xD106    BNE	L_drv_analog_in_hal_is_handle_null2
;drv_analog_in.c, 72 :: 		return ( handle_t )&DRV_TO_HAL_PREFIXED(adc, hal_module_state)[ hal_module_state_count ].hal_adc_handle;
0x3922	0x210C    MOVS	R1, #12
0x3924	0xFB01F204  MUL	R2, R1, R4
0x3928	0x4904    LDR	R1, [PC, #16]
0x392A	0x1889    ADDS	R1, R1, R2
0x392C	0x4608    MOV	R0, R1
0x392E	0xE002    B	L_end_hal_is_handle_null
;drv_analog_in.c, 73 :: 		}
L_drv_analog_in_hal_is_handle_null2:
;drv_analog_in.c, 75 :: 		}
0x3930	0xB2E3    UXTB	R3, R4
0x3932	0xE7EA    B	L_drv_analog_in_hal_is_handle_null0
L_drv_analog_in_hal_is_handle_null1:
;drv_analog_in.c, 76 :: 		return ACQUIRE_SUCCESS;
0x3934	0x2000    MOVS	R0, #0
;drv_analog_in.c, 77 :: 		}
L_end_hal_is_handle_null:
0x3936	0xB001    ADD	SP, SP, #4
0x3938	0x4770    BX	LR
0x393A	0xBF00    NOP
0x393C	0x05442000  	_adc_hal_module_state+0
; end of drv_analog_in_hal_is_handle_null
_hal_ll_adc_set_vref_value:
;hal_ll_adc.c, 408 :: 		void hal_ll_adc_set_vref_value(handle_t *handle, float vref_value)
0x380C	0xB081    SUB	SP, SP, #4
0x380E	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_adc.c, 410 :: 		low_level_handle = hal_ll_adc_get_handle;
0x3812	0x6801    LDR	R1, [R0, #0]
0x3814	0x680A    LDR	R2, [R1, #0]
0x3816	0x4907    LDR	R1, [PC, #28]
0x3818	0x600A    STR	R2, [R1, #0]
;hal_ll_adc.c, 411 :: 		hal_ll_adc_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_adc_get_module_state_address);
0x381A	0x6800    LDR	R0, [R0, #0]
0x381C	0xF7FEF824  BL	hal_ll_adc_hal_ll_get_specifics+0
0x3820	0x4905    LDR	R1, [PC, #20]
0x3822	0x6008    STR	R0, [R1, #0]
;hal_ll_adc.c, 413 :: 		hal_ll_adc_hw_specifics_map_local->vref_value = vref_value;
0x3824	0xF200010C  ADDW	R1, R0, #12
0x3828	0xED010A00  VSTR.32	S0, [R1, #0]
;hal_ll_adc.c, 414 :: 		}
L_end_hal_ll_adc_set_vref_value:
0x382C	0xF8DDE000  LDR	LR, [SP, #0]
0x3830	0xB001    ADD	SP, SP, #4
0x3832	0x4770    BX	LR
0x3834	0x05B42000  	hal_ll_adc_low_level_handle+0
0x3838	0x05B02000  	hal_ll_adc_hal_ll_adc_hw_specifics_map_local+0
; end of _hal_ll_adc_set_vref_value
hal_ll_adc_hal_ll_get_specifics:
;hal_ll_adc.c, 501 :: 		static hal_ll_adc_hw_specifics_map_t *hal_ll_get_specifics( handle_t handle ) {
0x1868	0xB081    SUB	SP, SP, #4
0x186A	0x4601    MOV	R1, R0
;hal_ll_adc.c, 502 :: 		uint8_t hal_ll_module_count = sizeof(hal_ll_module_state) / (sizeof(hal_ll_adc_handle_register_t));
0x186C	0x2003    MOVS	R0, #3
0x186E	0xB2C3    UXTB	R3, R0
0x1870	0x4608    MOV	R0, R1
;hal_ll_adc.c, 505 :: 		while( hal_ll_module_count-- ) {
L_hal_ll_adc_hal_ll_get_specifics37:
0x1872	0xB2DA    UXTB	R2, R3
0x1874	0x1E59    SUBS	R1, R3, #1
0x1876	0xB2CC    UXTB	R4, R1
0x1878	0xB19A    CBZ	R2, L_hal_ll_adc_hal_ll_get_specifics38
;hal_ll_adc.c, 506 :: 		if (hal_ll_adc_get_base_from_hal_handle == hal_ll_adc_hw_specifics_map[hal_ll_module_count].base) {
0x187A	0x6801    LDR	R1, [R0, #0]
0x187C	0x6809    LDR	R1, [R1, #0]
0x187E	0x680B    LDR	R3, [R1, #0]
0x1880	0x2118    MOVS	R1, #24
0x1882	0xFB01F204  MUL	R2, R1, R4
0x1886	0x490B    LDR	R1, [PC, #44]
0x1888	0x1889    ADDS	R1, R1, R2
0x188A	0x6809    LDR	R1, [R1, #0]
0x188C	0x428B    CMP	R3, R1
0x188E	0xD106    BNE	L_hal_ll_adc_hal_ll_get_specifics39
;hal_ll_adc.c, 507 :: 		return &hal_ll_adc_hw_specifics_map[hal_ll_module_count];
0x1890	0x2118    MOVS	R1, #24
0x1892	0xFB01F204  MUL	R2, R1, R4
0x1896	0x4907    LDR	R1, [PC, #28]
0x1898	0x1889    ADDS	R1, R1, R2
0x189A	0x4608    MOV	R0, R1
0x189C	0xE008    B	L_end_hal_ll_get_specifics
;hal_ll_adc.c, 508 :: 		}
L_hal_ll_adc_hal_ll_get_specifics39:
;hal_ll_adc.c, 509 :: 		}
0x189E	0xB2E3    UXTB	R3, R4
0x18A0	0xE7E7    B	L_hal_ll_adc_hal_ll_get_specifics37
L_hal_ll_adc_hal_ll_get_specifics38:
;hal_ll_adc.c, 511 :: 		return &hal_ll_adc_hw_specifics_map[hal_ll_module_error];
0x18A2	0x4905    LDR	R1, [PC, #20]
0x18A4	0x780A    LDRB	R2, [R1, #0]
0x18A6	0x2118    MOVS	R1, #24
0x18A8	0x434A    MULS	R2, R1, R2
0x18AA	0x4902    LDR	R1, [PC, #8]
0x18AC	0x1889    ADDS	R1, R1, R2
0x18AE	0x4608    MOV	R0, R1
;hal_ll_adc.c, 512 :: 		}
L_end_hal_ll_get_specifics:
0x18B0	0xB001    ADD	SP, SP, #4
0x18B2	0x4770    BX	LR
0x18B4	0x00642000  	hal_ll_adc_hal_ll_adc_hw_specifics_map+0
0x18B8	0x053E2000  	hal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0+0
; end of hal_ll_adc_hal_ll_get_specifics
_analog_in_set_resolution:
;drv_analog_in.c, 118 :: 		err_t analog_in_set_resolution( analog_in_t *obj, analog_in_resolution_t resolution )
0x3A94	0xB084    SUB	SP, SP, #16
0x3A96	0xF8CDE000  STR	LR, [SP, #0]
0x3A9A	0xB2CB    UXTB	R3, R1
0x3A9C	0x4601    MOV	R1, R0
;drv_analog_in.c, 120 :: 		if ( _acquire(obj, false) != ACQUIRE_FAIL )
0x3A9E	0xF88D3004  STRB	R3, [SP, #4]
0x3AA2	0x9102    STR	R1, [SP, #8]
0x3AA4	0x4608    MOV	R0, R1
0x3AA6	0x2100    MOVS	R1, #0
0x3AA8	0xF7FFFC72  BL	drv_analog_in__acquire+0
0x3AAC	0x9902    LDR	R1, [SP, #8]
0x3AAE	0xF89D3004  LDRB	R3, [SP, #4]
0x3AB2	0xF1B03FFF  CMP	R0, #-1
0x3AB6	0xD026    BEQ	L_analog_in_set_resolution9
;drv_analog_in.c, 122 :: 		obj->config.resolution = resolution;
0x3AB8	0x1D0A    ADDS	R2, R1, #4
0x3ABA	0x1C92    ADDS	R2, R2, #2
0x3ABC	0x7013    STRB	R3, [R2, #0]
;drv_analog_in.c, 126 :: 		hal_adc_handle_register_t *hal_handle = ( hal_adc_handle_register_t * )hal_is_handle_null((handle_t *)&obj->handle);
0x3ABE	0x9101    STR	R1, [SP, #4]
0x3AC0	0x4608    MOV	R0, R1
0x3AC2	0xF7FFFF1D  BL	drv_analog_in_hal_is_handle_null+0
0x3AC6	0x9901    LDR	R1, [SP, #4]
0x3AC8	0x9003    STR	R0, [SP, #12]
;drv_analog_in.c, 127 :: 		err_t hal_status = HAL_ADC_SUCCESS;
;drv_analog_in.c, 129 :: 		if ( !hal_handle )
0x3ACA	0x9A03    LDR	R2, [SP, #12]
0x3ACC	0xB912    CBNZ	R2, L_analog_in_set_resolution10
;drv_analog_in.c, 131 :: 		return HAL_ADC_ERROR;
0x3ACE	0xF04F30FF  MOV	R0, #-1
0x3AD2	0xE01A    B	L_end_analog_in_set_resolution
;drv_analog_in.c, 132 :: 		}
L_analog_in_set_resolution10:
;drv_analog_in.c, 134 :: 		hal_handle->init_state = false;
0x3AD4	0x9A03    LDR	R2, [SP, #12]
0x3AD6	0xF2020308  ADDW	R3, R2, #8
0x3ADA	0x2200    MOVS	R2, #0
0x3ADC	0x701A    STRB	R2, [R3, #0]
;drv_analog_in.c, 136 :: 		hal_status = hal_ll_adc_set_resolution( (handle_t *)&hal_handle, (hal_ll_adc_resolution_t)obj->config.resolution );
0x3ADE	0x1D0A    ADDS	R2, R1, #4
0x3AE0	0x1C92    ADDS	R2, R2, #2
0x3AE2	0x7813    LDRB	R3, [R2, #0]
0x3AE4	0xAA03    ADD	R2, SP, #12
0x3AE6	0xB2D9    UXTB	R1, R3
0x3AE8	0x4610    MOV	R0, R2
0x3AEA	0xF7FFFEA7  BL	_hal_ll_adc_set_resolution+0
0x3AEE	0x4601    MOV	R1, R0
;drv_analog_in.c, 138 :: 		if ( hal_status != HAL_ADC_SUCCESS )
0x3AF0	0xB110    CBZ	R0, L_analog_in_set_resolution11
;drv_analog_in.c, 140 :: 		return HAL_ADC_ERROR;
0x3AF2	0xF04F30FF  MOV	R0, #-1
0x3AF6	0xE008    B	L_end_analog_in_set_resolution
;drv_analog_in.c, 141 :: 		} else {
L_analog_in_set_resolution11:
;drv_analog_in.c, 142 :: 		hal_handle->init_state = true;
0x3AF8	0x9A03    LDR	R2, [SP, #12]
0x3AFA	0xF2020308  ADDW	R3, R2, #8
0x3AFE	0x2201    MOVS	R2, #1
0x3B00	0x701A    STRB	R2, [R3, #0]
;drv_analog_in.c, 143 :: 		return hal_status;
0x3B02	0x4608    MOV	R0, R1
0x3B04	0xE001    B	L_end_analog_in_set_resolution
;drv_analog_in.c, 144 :: 		}
;drv_analog_in.c, 146 :: 		} else {
L_analog_in_set_resolution9:
;drv_analog_in.c, 147 :: 		return ADC_ERROR;
0x3B06	0xF04F30FF  MOV	R0, #-1
;drv_analog_in.c, 148 :: 		}
;drv_analog_in.c, 149 :: 		}
L_end_analog_in_set_resolution:
0x3B0A	0xF8DDE000  LDR	LR, [SP, #0]
0x3B0E	0xB004    ADD	SP, SP, #16
0x3B10	0x4770    BX	LR
; end of _analog_in_set_resolution
_hal_ll_adc_set_resolution:
;hal_ll_adc.c, 354 :: 		hal_ll_err_t hal_ll_adc_set_resolution(handle_t *handle, hal_ll_adc_resolution_t resolution)
0x383C	0xB081    SUB	SP, SP, #4
0x383E	0xF8CDE000  STR	LR, [SP, #0]
0x3842	0xB2CD    UXTB	R5, R1
;hal_ll_adc.c, 356 :: 		low_level_handle = hal_ll_adc_get_handle;
0x3844	0x6802    LDR	R2, [R0, #0]
0x3846	0x6813    LDR	R3, [R2, #0]
0x3848	0x4A25    LDR	R2, [PC, #148]
0x384A	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 357 :: 		hal_ll_adc_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_adc_get_module_state_address);
0x384C	0x6800    LDR	R0, [R0, #0]
0x384E	0xF7FEF80B  BL	hal_ll_adc_hal_ll_get_specifics+0
0x3852	0x4A24    LDR	R2, [PC, #144]
0x3854	0x6010    STR	R0, [R2, #0]
;hal_ll_adc.c, 359 :: 		low_level_handle->init_ll_state = false;
0x3856	0x4A22    LDR	R2, [PC, #136]
0x3858	0x6812    LDR	R2, [R2, #0]
0x385A	0xF2020308  ADDW	R3, R2, #8
0x385E	0x2200    MOVS	R2, #0
0x3860	0x701A    STRB	R2, [R3, #0]
;hal_ll_adc.c, 361 :: 		switch( resolution ) {
0x3862	0xE022    B	L_hal_ll_adc_set_resolution13
;hal_ll_adc.c, 362 :: 		case HAL_LL_ADC_RESOLUTION_6_BIT:
L_hal_ll_adc_set_resolution15:
;hal_ll_adc.c, 363 :: 		hal_ll_adc_hw_specifics_map_local->resolution = HAL_LL_ADC_6BIT_RES;
0x3864	0x4A1F    LDR	R2, [PC, #124]
0x3866	0x6812    LDR	R2, [R2, #0]
0x3868	0xF2020310  ADDW	R3, R2, #16
0x386C	0xF04F7240  MOV	R2, #50331648
0x3870	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 364 :: 		break;
0x3872	0xE023    B	L_hal_ll_adc_set_resolution14
;hal_ll_adc.c, 365 :: 		case HAL_LL_ADC_RESOLUTION_8_BIT:
L_hal_ll_adc_set_resolution16:
;hal_ll_adc.c, 366 :: 		hal_ll_adc_hw_specifics_map_local->resolution = HAL_LL_ADC_8BIT_RES;
0x3874	0x4A1B    LDR	R2, [PC, #108]
0x3876	0x6812    LDR	R2, [R2, #0]
0x3878	0xF2020310  ADDW	R3, R2, #16
0x387C	0xF04F7200  MOV	R2, #33554432
0x3880	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 367 :: 		break;
0x3882	0xE01B    B	L_hal_ll_adc_set_resolution14
;hal_ll_adc.c, 368 :: 		case HAL_LL_ADC_RESOLUTION_10_BIT:
L_hal_ll_adc_set_resolution17:
;hal_ll_adc.c, 369 :: 		hal_ll_adc_hw_specifics_map_local->resolution = HAL_LL_ADC_10BIT_RES;
0x3884	0x4A17    LDR	R2, [PC, #92]
0x3886	0x6812    LDR	R2, [R2, #0]
0x3888	0xF2020310  ADDW	R3, R2, #16
0x388C	0xF04F7280  MOV	R2, #16777216
0x3890	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 370 :: 		break;
0x3892	0xE013    B	L_hal_ll_adc_set_resolution14
;hal_ll_adc.c, 371 :: 		case HAL_LL_ADC_RESOLUTION_12_BIT:
L_hal_ll_adc_set_resolution18:
;hal_ll_adc.c, 372 :: 		hal_ll_adc_hw_specifics_map_local->resolution = HAL_LL_ADC_12BIT_RES;
0x3894	0x4A13    LDR	R2, [PC, #76]
0x3896	0x6812    LDR	R2, [R2, #0]
0x3898	0xF2020310  ADDW	R3, R2, #16
0x389C	0xF04F0200  MOV	R2, #0
0x38A0	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 373 :: 		break;
0x38A2	0xE00B    B	L_hal_ll_adc_set_resolution14
;hal_ll_adc.c, 375 :: 		default:
L_hal_ll_adc_set_resolution19:
;hal_ll_adc.c, 376 :: 		return HAL_LL_ADC_UNSUPPORTED_RESOLUTION;
0x38A4	0xF240404C  MOVW	R0, #1100
0x38A8	0xE015    B	L_end_hal_ll_adc_set_resolution
;hal_ll_adc.c, 377 :: 		}
L_hal_ll_adc_set_resolution13:
0x38AA	0x2D01    CMP	R5, #1
0x38AC	0xD0DA    BEQ	L_hal_ll_adc_set_resolution15
0x38AE	0x2D02    CMP	R5, #2
0x38B0	0xD0E0    BEQ	L_hal_ll_adc_set_resolution16
0x38B2	0x2D03    CMP	R5, #3
0x38B4	0xD0E6    BEQ	L_hal_ll_adc_set_resolution17
0x38B6	0x2D04    CMP	R5, #4
0x38B8	0xD0EC    BEQ	L_hal_ll_adc_set_resolution18
0x38BA	0xE7F3    B	L_hal_ll_adc_set_resolution19
L_hal_ll_adc_set_resolution14:
;hal_ll_adc.c, 379 :: 		hal_ll_adc_init( hal_ll_adc_hw_specifics_map_local );
0x38BC	0x4A09    LDR	R2, [PC, #36]
0x38BE	0x6812    LDR	R2, [R2, #0]
0x38C0	0x4610    MOV	R0, R2
0x38C2	0xF7FFF983  BL	hal_ll_adc_hal_ll_adc_init+0
;hal_ll_adc.c, 381 :: 		low_level_handle->init_ll_state = true;
0x38C6	0x4A06    LDR	R2, [PC, #24]
0x38C8	0x6812    LDR	R2, [R2, #0]
0x38CA	0xF2020308  ADDW	R3, R2, #8
0x38CE	0x2201    MOVS	R2, #1
0x38D0	0x701A    STRB	R2, [R3, #0]
;hal_ll_adc.c, 383 :: 		return HAL_LL_ADC_SUCCESS;
0x38D2	0xF2400000  MOVW	R0, #0
;hal_ll_adc.c, 384 :: 		}
L_end_hal_ll_adc_set_resolution:
0x38D6	0xF8DDE000  LDR	LR, [SP, #0]
0x38DA	0xB001    ADD	SP, SP, #4
0x38DC	0x4770    BX	LR
0x38DE	0xBF00    NOP
0x38E0	0x05B42000  	hal_ll_adc_low_level_handle+0
0x38E4	0x05B02000  	hal_ll_adc_hal_ll_adc_hw_specifics_map_local+0
; end of _hal_ll_adc_set_resolution
hal_ll_adc_hal_ll_adc_init:
;hal_ll_adc.c, 629 :: 		static void hal_ll_adc_init( hal_ll_adc_hw_specifics_map_t *map ) {
0x2BCC	0xB084    SUB	SP, SP, #16
0x2BCE	0xF8CDE000  STR	LR, [SP, #0]
0x2BD2	0x9001    STR	R0, [SP, #4]
;hal_ll_adc.c, 632 :: 		hal_ll_gpio_pin_mask( map->pin ) );
0x2BD4	0x9901    LDR	R1, [SP, #4]
0x2BD6	0x1D89    ADDS	R1, R1, #6
0x2BD8	0x8809    LDRH	R1, [R1, #0]
0x2BDA	0xB288    UXTH	R0, R1
0x2BDC	0xF7FDFAD4  BL	_hal_ll_gpio_pin_mask+0
0x2BE0	0x9003    STR	R0, [SP, #12]
;hal_ll_adc.c, 631 :: 		hal_ll_gpio_analog_input( hal_ll_gpio_port_base( hal_ll_gpio_port_index( map->pin ) ),
0x2BE2	0x9901    LDR	R1, [SP, #4]
0x2BE4	0x1D89    ADDS	R1, R1, #6
0x2BE6	0x8809    LDRH	R1, [R1, #0]
0x2BE8	0xB288    UXTH	R0, R1
0x2BEA	0xF7FDFC09  BL	_hal_ll_gpio_port_index+0
0x2BEE	0xF7FDFC0D  BL	_hal_ll_gpio_port_base+0
;hal_ll_adc.c, 632 :: 		hal_ll_gpio_pin_mask( map->pin ) );
0x2BF2	0x9903    LDR	R1, [SP, #12]
0x2BF4	0xB289    UXTH	R1, R1
;hal_ll_adc.c, 631 :: 		hal_ll_gpio_analog_input( hal_ll_gpio_port_base( hal_ll_gpio_port_index( map->pin ) ),
;hal_ll_adc.c, 632 :: 		hal_ll_gpio_pin_mask( map->pin ) );
0x2BF6	0xF7FEF9F9  BL	_hal_ll_gpio_analog_input+0
;hal_ll_adc.c, 634 :: 		_hal_ll_adc_enable_clock( map->module_index );
0x2BFA	0x9901    LDR	R1, [SP, #4]
0x2BFC	0x1D09    ADDS	R1, R1, #4
0x2BFE	0x7809    LDRB	R1, [R1, #0]
0x2C00	0xB2C8    UXTB	R0, R1
0x2C02	0xF7FEF917  BL	hal_ll_adc__hal_ll_adc_enable_clock+0
;hal_ll_adc.c, 636 :: 		_hal_ll_adc_hw_init((hal_ll_adc_base_handle_t *)map->base, map->resolution);
0x2C06	0x9901    LDR	R1, [SP, #4]
0x2C08	0x3110    ADDS	R1, #16
0x2C0A	0x6809    LDR	R1, [R1, #0]
0x2C0C	0x460A    MOV	R2, R1
0x2C0E	0x9901    LDR	R1, [SP, #4]
0x2C10	0x6809    LDR	R1, [R1, #0]
0x2C12	0x4608    MOV	R0, R1
0x2C14	0x4611    MOV	R1, R2
0x2C16	0xF7FEF951  BL	hal_ll_adc__hal_ll_adc_hw_init+0
;hal_ll_adc.c, 638 :: 		}
L_end_hal_ll_adc_init:
0x2C1A	0xF8DDE000  LDR	LR, [SP, #0]
0x2C1E	0xB004    ADD	SP, SP, #16
0x2C20	0x4770    BX	LR
; end of hal_ll_adc_hal_ll_adc_init
_hal_ll_gpio_analog_input:
;hal_ll_gpio_port.c, 280 :: 		void hal_ll_gpio_analog_input( uint32_t *port, uint16_t pin_mask )
0x0FEC	0xB081    SUB	SP, SP, #4
0x0FEE	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_gpio_port.c, 282 :: 		hal_ll_gpio_config( port, pin_mask, GPIO_CFG_ANALOG_INPUT );
0x0FF2	0xF04F0241  MOV	R2, #65
0x0FF6	0xF7FFF8D5  BL	hal_ll_gpio_port_hal_ll_gpio_config+0
;hal_ll_gpio_port.c, 283 :: 		}
L_end_hal_ll_gpio_analog_input:
0x0FFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0FFE	0xB001    ADD	SP, SP, #4
0x1000	0x4770    BX	LR
; end of _hal_ll_gpio_analog_input
hal_ll_adc__hal_ll_adc_enable_clock:
;hal_ll_adc.c, 529 :: 		static void _hal_ll_adc_enable_clock( uint8_t base )
0x0E34	0xB081    SUB	SP, SP, #4
0x0E36	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_adc.c, 531 :: 		switch ( base )  // 32-bit base address.
0x0E3A	0xE008    B	L_hal_ll_adc__hal_ll_adc_enable_clock40
;hal_ll_adc.c, 534 :: 		case ( hal_ll_adc_module_num(ADC_MODULE_1) ):
L_hal_ll_adc__hal_ll_adc_enable_clock42:
;hal_ll_adc.c, 535 :: 		adc1_enable_clock();
0x0E3C	0xF7FFFFA6  BL	hal_ll_adc_adc1_enable_clock+0
;hal_ll_adc.c, 536 :: 		break;
0x0E40	0xE00B    B	L_hal_ll_adc__hal_ll_adc_enable_clock41
;hal_ll_adc.c, 539 :: 		case ( hal_ll_adc_module_num(ADC_MODULE_2) ):
L_hal_ll_adc__hal_ll_adc_enable_clock43:
;hal_ll_adc.c, 540 :: 		adc2_enable_clock();
0x0E42	0xF7FFFF99  BL	hal_ll_adc_adc2_enable_clock+0
;hal_ll_adc.c, 541 :: 		break;
0x0E46	0xE008    B	L_hal_ll_adc__hal_ll_adc_enable_clock41
;hal_ll_adc.c, 544 :: 		case ( hal_ll_adc_module_num(ADC_MODULE_3) ):
L_hal_ll_adc__hal_ll_adc_enable_clock44:
;hal_ll_adc.c, 545 :: 		adc3_enable_clock();
0x0E48	0xF7FFFF8C  BL	hal_ll_adc_adc3_enable_clock+0
;hal_ll_adc.c, 546 :: 		break;
0x0E4C	0xE005    B	L_hal_ll_adc__hal_ll_adc_enable_clock41
;hal_ll_adc.c, 548 :: 		}
L_hal_ll_adc__hal_ll_adc_enable_clock40:
0x0E4E	0x2800    CMP	R0, #0
0x0E50	0xD0F4    BEQ	L_hal_ll_adc__hal_ll_adc_enable_clock42
0x0E52	0x2801    CMP	R0, #1
0x0E54	0xD0F5    BEQ	L_hal_ll_adc__hal_ll_adc_enable_clock43
0x0E56	0x2802    CMP	R0, #2
0x0E58	0xD0F6    BEQ	L_hal_ll_adc__hal_ll_adc_enable_clock44
L_hal_ll_adc__hal_ll_adc_enable_clock41:
;hal_ll_adc.c, 549 :: 		}
L_end__hal_ll_adc_enable_clock:
0x0E5A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E5E	0xB001    ADD	SP, SP, #4
0x0E60	0x4770    BX	LR
; end of hal_ll_adc__hal_ll_adc_enable_clock
hal_ll_adc_adc1_enable_clock:
;hal_ll_adc.c, 514 :: 		static inline void adc1_enable_clock()
0x0D8C	0xB081    SUB	SP, SP, #4
;hal_ll_adc.c, 516 :: 		set_reg_bit( _RCC_APB2ENR, HAL_LL_ADC1_ENABLE_CLOCK );
0x0D8E	0x4903    LDR	R1, [PC, #12]
0x0D90	0x6808    LDR	R0, [R1, #0]
0x0D92	0xF4407080  ORR	R0, R0, #256
0x0D96	0x6008    STR	R0, [R1, #0]
;hal_ll_adc.c, 517 :: 		}
L_end_adc1_enable_clock:
0x0D98	0xB001    ADD	SP, SP, #4
0x0D9A	0x4770    BX	LR
0x0D9C	0x38444002  	1073887300
; end of hal_ll_adc_adc1_enable_clock
hal_ll_adc_adc2_enable_clock:
;hal_ll_adc.c, 519 :: 		static inline void adc2_enable_clock()
0x0D78	0xB081    SUB	SP, SP, #4
;hal_ll_adc.c, 521 :: 		set_reg_bit( _RCC_APB2ENR, HAL_LL_ADC2_ENABLE_CLOCK );
0x0D7A	0x4903    LDR	R1, [PC, #12]
0x0D7C	0x6808    LDR	R0, [R1, #0]
0x0D7E	0xF4407000  ORR	R0, R0, #512
0x0D82	0x6008    STR	R0, [R1, #0]
;hal_ll_adc.c, 522 :: 		}
L_end_adc2_enable_clock:
0x0D84	0xB001    ADD	SP, SP, #4
0x0D86	0x4770    BX	LR
0x0D88	0x38444002  	1073887300
; end of hal_ll_adc_adc2_enable_clock
hal_ll_adc_adc3_enable_clock:
;hal_ll_adc.c, 524 :: 		static inline void adc3_enable_clock()
0x0D64	0xB081    SUB	SP, SP, #4
;hal_ll_adc.c, 526 :: 		set_reg_bit( _RCC_APB2ENR, HAL_LL_ADC3_ENABLE_CLOCK );
0x0D66	0x4903    LDR	R1, [PC, #12]
0x0D68	0x6808    LDR	R0, [R1, #0]
0x0D6A	0xF4406080  ORR	R0, R0, #1024
0x0D6E	0x6008    STR	R0, [R1, #0]
;hal_ll_adc.c, 527 :: 		}
L_end_adc3_enable_clock:
0x0D70	0xB001    ADD	SP, SP, #4
0x0D72	0x4770    BX	LR
0x0D74	0x38444002  	1073887300
; end of hal_ll_adc_adc3_enable_clock
hal_ll_adc__hal_ll_adc_hw_init:
;hal_ll_adc.c, 551 :: 		static void _hal_ll_adc_hw_init( hal_ll_adc_base_handle_t *base, uint32_t resolution )
0x0EBC	0xB086    SUB	SP, SP, #24
0x0EBE	0xF8CDE000  STR	LR, [SP, #0]
0x0EC2	0x4605    MOV	R5, R0
0x0EC4	0x460E    MOV	R6, R1
;hal_ll_adc.c, 563 :: 		RCC_GetClocksFrequency( &rcc_clocks );
0x0EC6	0xAA01    ADD	R2, SP, #4
0x0EC8	0x4610    MOV	R0, R2
0x0ECA	0xF7FFFB5D  BL	_RCC_GetClocksFrequency+0
;hal_ll_adc.c, 565 :: 		*reg &= ~HAL_LL_ADC_PRESCALER_MASK;
0x0ECE	0x4C3A    LDR	R4, [PC, #232]
0x0ED0	0x6822    LDR	R2, [R4, #0]
0x0ED2	0x6813    LDR	R3, [R2, #0]
0x0ED4	0xF46F0270  MVN	R2, #15728640
0x0ED8	0x4013    ANDS	R3, R2
0x0EDA	0x4622    MOV	R2, R4
0x0EDC	0x6812    LDR	R2, [R2, #0]
0x0EDE	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 568 :: 		if ( rcc_clocks.pclk2 > HAL_LL_ADC_180MHZ )
0x0EE0	0x9B04    LDR	R3, [SP, #16]
0x0EE2	0x4A36    LDR	R2, [PC, #216]
0x0EE4	0x4293    CMP	R3, R2
0x0EE6	0xD908    BLS	L_hal_ll_adc__hal_ll_adc_hw_init45
;hal_ll_adc.c, 570 :: 		*reg |= HAL_LL_ADC_PRESCALER_8;
0x0EE8	0x4C33    LDR	R4, [PC, #204]
0x0EEA	0x6822    LDR	R2, [R4, #0]
0x0EEC	0x6812    LDR	R2, [R2, #0]
0x0EEE	0xF4423340  ORR	R3, R2, #196608
0x0EF2	0x4622    MOV	R2, R4
0x0EF4	0x6812    LDR	R2, [R2, #0]
0x0EF6	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 571 :: 		}
0x0EF8	0xE01F    B	L_hal_ll_adc__hal_ll_adc_hw_init46
L_hal_ll_adc__hal_ll_adc_hw_init45:
;hal_ll_adc.c, 572 :: 		else if ( rcc_clocks.pclk2 > HAL_LL_ADC_120MHZ )
0x0EFA	0x9B04    LDR	R3, [SP, #16]
0x0EFC	0x4A30    LDR	R2, [PC, #192]
0x0EFE	0x4293    CMP	R3, R2
0x0F00	0xD908    BLS	L_hal_ll_adc__hal_ll_adc_hw_init47
;hal_ll_adc.c, 574 :: 		*reg |= HAL_LL_ADC_PRESCALER_6;
0x0F02	0x4C2D    LDR	R4, [PC, #180]
0x0F04	0x6822    LDR	R2, [R4, #0]
0x0F06	0x6812    LDR	R2, [R2, #0]
0x0F08	0xF4423300  ORR	R3, R2, #131072
0x0F0C	0x4622    MOV	R2, R4
0x0F0E	0x6812    LDR	R2, [R2, #0]
0x0F10	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 575 :: 		}
0x0F12	0xE012    B	L_hal_ll_adc__hal_ll_adc_hw_init48
L_hal_ll_adc__hal_ll_adc_hw_init47:
;hal_ll_adc.c, 576 :: 		else if ( rcc_clocks.pclk2 > HAL_LL_ADC_60MHZ )
0x0F14	0x9B04    LDR	R3, [SP, #16]
0x0F16	0x4A2B    LDR	R2, [PC, #172]
0x0F18	0x4293    CMP	R3, R2
0x0F1A	0xD908    BLS	L_hal_ll_adc__hal_ll_adc_hw_init49
;hal_ll_adc.c, 578 :: 		*reg |= HAL_LL_ADC_PRESCALER_4;
0x0F1C	0x4C26    LDR	R4, [PC, #152]
0x0F1E	0x6822    LDR	R2, [R4, #0]
0x0F20	0x6812    LDR	R2, [R2, #0]
0x0F22	0xF4423380  ORR	R3, R2, #65536
0x0F26	0x4622    MOV	R2, R4
0x0F28	0x6812    LDR	R2, [R2, #0]
0x0F2A	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 579 :: 		}
0x0F2C	0xE005    B	L_hal_ll_adc__hal_ll_adc_hw_init50
L_hal_ll_adc__hal_ll_adc_hw_init49:
;hal_ll_adc.c, 582 :: 		*reg |= HAL_LL_ADC_PRESCALER_2;
0x0F2E	0x4C22    LDR	R4, [PC, #136]
0x0F30	0x6822    LDR	R2, [R4, #0]
0x0F32	0x6813    LDR	R3, [R2, #0]
0x0F34	0x4622    MOV	R2, R4
0x0F36	0x6812    LDR	R2, [R2, #0]
0x0F38	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 583 :: 		}
L_hal_ll_adc__hal_ll_adc_hw_init50:
L_hal_ll_adc__hal_ll_adc_hw_init48:
L_hal_ll_adc__hal_ll_adc_hw_init46:
;hal_ll_adc.c, 600 :: 		base->cr1 &= 0xFFF0FEFF;//HAL_ADC_SCAN;
0x0F3A	0x1D2C    ADDS	R4, R5, #4
0x0F3C	0x6823    LDR	R3, [R4, #0]
0x0F3E	0x4A22    LDR	R2, [PC, #136]
0x0F40	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F44	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 603 :: 		base->cr2 &= ~( HAL_LL_ADC_CONT |
0x0F46	0xF2050408  ADDW	R4, R5, #8
;hal_ll_adc.c, 605 :: 		HAL_LL_ADC_JEXTSEL );
0x0F4A	0x6823    LDR	R3, [R4, #0]
0x0F4C	0x4A1F    LDR	R2, [PC, #124]
0x0F4E	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F52	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 608 :: 		base->cr1 &= HAL_LL_RESOLUTION_MASK;
0x0F54	0x1D2C    ADDS	R4, R5, #4
0x0F56	0x6823    LDR	R3, [R4, #0]
0x0F58	0xF06F7240  MVN	R2, #50331648
0x0F5C	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F60	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 610 :: 		base->cr1 |= resolution;
0x0F62	0x1D2B    ADDS	R3, R5, #4
0x0F64	0x681A    LDR	R2, [R3, #0]
0x0F66	0x4332    ORRS	R2, R6
0x0F68	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 613 :: 		clear_reg_bit( &( base->cr1 ), HAL_LL_ADC_SCAN_BIT );
0x0F6A	0x1D2C    ADDS	R4, R5, #4
0x0F6C	0x6823    LDR	R3, [R4, #0]
0x0F6E	0xF46F7280  MVN	R2, #256
0x0F72	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F76	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 616 :: 		clear_reg_bit( &( base->cr2 ), HAL_LL_ADC_CONT_BIT );
0x0F78	0xF2050408  ADDW	R4, R5, #8
0x0F7C	0x6823    LDR	R3, [R4, #0]
0x0F7E	0xF06F0202  MVN	R2, #2
0x0F82	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F86	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 619 :: 		clear_reg_bit( &( base->cr2 ), HAL_LL_ADC_ALIGN_BIT );
0x0F88	0xF2050408  ADDW	R4, R5, #8
0x0F8C	0x6823    LDR	R3, [R4, #0]
0x0F8E	0xF46F6200  MVN	R2, #2048
0x0F92	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F96	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 622 :: 		base->sqr1 &= HAL_LL_ADC_SEQUENCE_LENGTH_MASK;
0x0F98	0xF205032C  ADDW	R3, R5, #44
0x0F9C	0x681A    LDR	R2, [R3, #0]
0x0F9E	0xF4020270  AND	R2, R2, #15728640
0x0FA2	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 625 :: 		set_reg_bit( &( base->cr2 ), HAL_LL_ADC_ADON_BIT );
0x0FA4	0xF2050308  ADDW	R3, R5, #8
0x0FA8	0x681A    LDR	R2, [R3, #0]
0x0FAA	0xF0420201  ORR	R2, R2, #1
0x0FAE	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 627 :: 		}
L_end__hal_ll_adc_hw_init:
0x0FB0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FB4	0xB006    ADD	SP, SP, #24
0x0FB6	0x4770    BX	LR
0x0FB8	0x05402000  	hal_ll_adc__hal_ll_adc_hw_init_reg_L0+0
0x0FBC	0x95000ABA  	#180000000
0x0FC0	0x0E000727  	#120000000
0x0FC4	0x87000393  	#60000000
0x0FC8	0xFEFFFFF0  	#-983297
0x0FCC	0xF7FDFFF1  	#-919555
; end of hal_ll_adc__hal_ll_adc_hw_init
_digital_in_init:
;drv_digital_in.c, 46 :: 		err_t digital_in_init( digital_in_t *in, pin_name_t name )
0x39AC	0xB081    SUB	SP, SP, #4
0x39AE	0xF8CDE000  STR	LR, [SP, #0]
;drv_digital_in.c, 48 :: 		if ( HAL_PIN_NC == name )
0x39B2	0xF64F72FF  MOVW	R2, #65535
0x39B6	0x4291    CMP	R1, R2
0x39B8	0xD102    BNE	L_digital_in_init0
;drv_digital_in.c, 50 :: 		return DIGITAL_IN_UNSUPPORTED_PIN;
0x39BA	0xF04F30FF  MOV	R0, #-1
0x39BE	0xE003    B	L_end_digital_in_init
;drv_digital_in.c, 51 :: 		}
L_digital_in_init0:
;drv_digital_in.c, 53 :: 		hal_gpio_configure_pin( &in->pin, name, (hal_gpio_direction_t)GPIO_DIGITAL_INPUT );
0x39C0	0x2200    MOVS	R2, #0
0x39C2	0xF7FFFF19  BL	_hal_gpio_configure_pin+0
;drv_digital_in.c, 54 :: 		return DIGITAL_IN_SUCCESS;
0x39C6	0x2000    MOVS	R0, #0
;drv_digital_in.c, 55 :: 		}
L_end_digital_in_init:
0x39C8	0xF8DDE000  LDR	LR, [SP, #0]
0x39CC	0xB001    ADD	SP, SP, #4
0x39CE	0x4770    BX	LR
; end of _digital_in_init
_hallcurrent5_set_init_voltage:
;hallcurrent5.c, 107 :: 		void hallcurrent5_set_init_voltage ( hallcurrent5_t *ctx, uint16_t voltage )
0x42F4	0xB081    SUB	SP, SP, #4
;hallcurrent5.c, 109 :: 		ctx->dev_init_volt = voltage;
0x42F6	0xF2000214  ADDW	R2, R0, #20
0x42FA	0x8011    STRH	R1, [R2, #0]
;hallcurrent5.c, 110 :: 		}
L_end_hallcurrent5_set_init_voltage:
0x42FC	0xB001    ADD	SP, SP, #4
0x42FE	0x4770    BX	LR
; end of _hallcurrent5_set_init_voltage
_application_task:
;main.c, 276 :: 		void application_task(void)
0x4C50	0xB087    SUB	SP, SP, #28
0x4C52	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 278 :: 		if (WIFIESP_OK == wifiesp_rsp_check(WIFIESP_RECEIVE))
0x4C56	0x4893    LDR	R0, [PC, #588]
0x4C58	0xF7FFFA2A  BL	main_wifiesp_rsp_check+0
0x4C5C	0x2800    CMP	R0, #0
0x4C5E	0xF040811C  BNE	L_application_task45
;main.c, 281 :: 		float current = hallcurrent5_get_current(&hallcurrent5);
0x4C62	0x4891    LDR	R0, [PC, #580]
0x4C64	0xF7FFFAF0  BL	_hallcurrent5_get_current+0
0x4C68	0xEEF00A40  VMOV.F32	S1, S0
;main.c, 282 :: 		log_printf(&logger, " Current : %f \r\n", current);
0x4C6C	0x498F    LDR	R1, [PC, #572]
0x4C6E	0x4890    LDR	R0, [PC, #576]
0x4C70	0xEDCD0A01  VSTR.32	S1, [SP, #4]
0x4C74	0xED2D0A01  VPUSH	(S0)
0x4C78	0xB402    PUSH	(R1)
0x4C7A	0xB401    PUSH	(R0)
0x4C7C	0xF7FEF87A  BL	_log_printf+0
0x4C80	0xB003    ADD	SP, SP, #12
0x4C82	0xEDDD0A01  VLDR.32	S1, [SP, #4]
;main.c, 283 :: 		if (current > 2000.0f) {
0x4C86	0x488B    LDR	R0, [PC, #556]
0x4C88	0xEE000A10  VMOV	S0, R0
0x4C8C	0xEEF40AC0  VCMPE.F32	S1, S0
0x4C90	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x4C94	0xDD0E    BLE	L_application_task46
;main.c, 284 :: 		log_printf(&logger, "ALERT: Current exceeds threshold! Value: %f\r\n", current);
0x4C96	0xEEB00A60  VMOV.F32	S0, S1
0x4C9A	0x4987    LDR	R1, [PC, #540]
0x4C9C	0x4884    LDR	R0, [PC, #528]
0x4C9E	0xEDCD0A01  VSTR.32	S1, [SP, #4]
0x4CA2	0xED2D0A01  VPUSH	(S0)
0x4CA6	0xB402    PUSH	(R1)
0x4CA8	0xB401    PUSH	(R0)
0x4CAA	0xF7FEF863  BL	_log_printf+0
0x4CAE	0xB003    ADD	SP, SP, #12
0x4CB0	0xEDDD0A01  VLDR.32	S1, [SP, #4]
;main.c, 285 :: 		}
L_application_task46:
;main.c, 289 :: 		float_to_str(current, current_str);
0x4CB4	0xA802    ADD	R0, SP, #8
0x4CB6	0xEEB00A60  VMOV.F32	S0, S1
0x4CBA	0xF7FFFBF1  BL	_float_to_str+0
;main.c, 292 :: 		strcpy(json_data, "{\"current\": ");
0x4CBE	0x487F    LDR	R0, [PC, #508]
0x4CC0	0x4601    MOV	R1, R0
0x4CC2	0x487F    LDR	R0, [PC, #508]
0x4CC4	0xF7FEFE5E  BL	_strcpy+0
;main.c, 293 :: 		strcat(json_data, current_str);
0x4CC8	0xA802    ADD	R0, SP, #8
0x4CCA	0x4601    MOV	R1, R0
0x4CCC	0x487C    LDR	R0, [PC, #496]
0x4CCE	0xF7FEFB3D  BL	_strcat+0
;main.c, 294 :: 		strcat(json_data, "}");
0x4CD2	0x487C    LDR	R0, [PC, #496]
0x4CD4	0x4601    MOV	R1, R0
0x4CD6	0x487A    LDR	R0, [PC, #488]
0x4CD8	0xF7FEFB38  BL	_strcat+0
;main.c, 297 :: 		if (strstr(app_buf, "GET /json") != NULL)
0x4CDC	0x487A    LDR	R0, [PC, #488]
0x4CDE	0x4601    MOV	R1, R0
0x4CE0	0x487A    LDR	R0, [PC, #488]
0x4CE2	0xF7FEFADF  BL	_strstr+0
0x4CE6	0x2800    CMP	R0, #0
0x4CE8	0xD01D    BEQ	L_application_task47
;main.c, 300 :: 		strcpy(page, "HTTP/1.1 200 OK\r\n");
0x4CEA	0x4879    LDR	R0, [PC, #484]
0x4CEC	0x4601    MOV	R1, R0
0x4CEE	0x4879    LDR	R0, [PC, #484]
0x4CF0	0xF7FEFE48  BL	_strcpy+0
;main.c, 301 :: 		strcat(page, "Content-Type: application/json\r\n");
0x4CF4	0x4878    LDR	R0, [PC, #480]
0x4CF6	0x4601    MOV	R1, R0
0x4CF8	0x4876    LDR	R0, [PC, #472]
0x4CFA	0xF7FEFB27  BL	_strcat+0
;main.c, 302 :: 		strcat(page, "Access-Control-Allow-Origin: *\r\n"); // Autoriser toutes les origines
0x4CFE	0x4877    LDR	R0, [PC, #476]
0x4D00	0x4601    MOV	R1, R0
0x4D02	0x4874    LDR	R0, [PC, #464]
0x4D04	0xF7FEFB22  BL	_strcat+0
;main.c, 303 :: 		strcat(page, "Connection: close\r\n");
0x4D08	0x4875    LDR	R0, [PC, #468]
0x4D0A	0x4601    MOV	R1, R0
0x4D0C	0x4871    LDR	R0, [PC, #452]
0x4D0E	0xF7FEFB1D  BL	_strcat+0
;main.c, 304 :: 		strcat(page, "\r\n"); // Fin des en-ttes
0x4D12	0x4874    LDR	R0, [PC, #464]
0x4D14	0x4601    MOV	R1, R0
0x4D16	0x486F    LDR	R0, [PC, #444]
0x4D18	0xF7FEFB18  BL	_strcat+0
;main.c, 305 :: 		strcat(page, json_data);
0x4D1C	0x4968    LDR	R1, [PC, #416]
0x4D1E	0x486D    LDR	R0, [PC, #436]
0x4D20	0xF7FEFB14  BL	_strcat+0
;main.c, 306 :: 		}
0x4D24	0xE021    B	L_application_task48
L_application_task47:
;main.c, 310 :: 		strcpy(page, "HTTP/1.1 200 OK\r\nContent-Type: text/html\r\n\r\n");
0x4D26	0x4870    LDR	R0, [PC, #448]
0x4D28	0x4601    MOV	R1, R0
0x4D2A	0x486A    LDR	R0, [PC, #424]
0x4D2C	0xF7FEFE2A  BL	_strcpy+0
;main.c, 313 :: 		strcat(page, "<h1>Current= ");
0x4D30	0x486E    LDR	R0, [PC, #440]
0x4D32	0x4601    MOV	R1, R0
0x4D34	0x4867    LDR	R0, [PC, #412]
0x4D36	0xF7FEFB09  BL	_strcat+0
;main.c, 314 :: 		strcat(page, current_str);
0x4D3A	0xA802    ADD	R0, SP, #8
0x4D3C	0x4601    MOV	R1, R0
0x4D3E	0x4865    LDR	R0, [PC, #404]
0x4D40	0xF7FEFB04  BL	_strcat+0
;main.c, 315 :: 		strcat(page, "</h1>");
0x4D44	0x486A    LDR	R0, [PC, #424]
0x4D46	0x4601    MOV	R1, R0
0x4D48	0x4862    LDR	R0, [PC, #392]
0x4D4A	0xF7FEFAFF  BL	_strcat+0
;main.c, 316 :: 		strcat(page, "<script>const currentData = ");
0x4D4E	0x4869    LDR	R0, [PC, #420]
0x4D50	0x4601    MOV	R1, R0
0x4D52	0x4860    LDR	R0, [PC, #384]
0x4D54	0xF7FEFAFA  BL	_strcat+0
;main.c, 317 :: 		strcat(page, json_data);
0x4D58	0x4959    LDR	R1, [PC, #356]
0x4D5A	0x485E    LDR	R0, [PC, #376]
0x4D5C	0xF7FEFAF6  BL	_strcat+0
;main.c, 318 :: 		strcat(page, ";</script>");
0x4D60	0x4865    LDR	R0, [PC, #404]
0x4D62	0x4601    MOV	R1, R0
0x4D64	0x485B    LDR	R0, [PC, #364]
0x4D66	0xF7FEFAF1  BL	_strcat+0
;main.c, 319 :: 		}
L_application_task48:
;main.c, 322 :: 		uint16_to_str(strlen(page), page_len);
0x4D6A	0x485A    LDR	R0, [PC, #360]
0x4D6C	0xF7FEFB02  BL	_strlen+0
0x4D70	0x4962    LDR	R1, [PC, #392]
0x4D72	0xB280    UXTH	R0, R0
0x4D74	0xF7FFFA40  BL	_uint16_to_str+0
;main.c, 323 :: 		wifiesp_str_cut_chr(page_len, ' ');
0x4D78	0x2120    MOVS	R1, #32
0x4D7A	0x4860    LDR	R0, [PC, #384]
0x4D7C	0xF7FFFA92  BL	main_wifiesp_str_cut_chr+0
;main.c, 325 :: 		link_id[0] = *(strstr(app_buf, WIFIESP_RECEIVE) + 5);
0x4D80	0x485F    LDR	R0, [PC, #380]
0x4D82	0x4601    MOV	R1, R0
0x4D84	0x4851    LDR	R0, [PC, #324]
0x4D86	0xF7FEFA8D  BL	_strstr+0
0x4D8A	0x1D40    ADDS	R0, R0, #5
0x4D8C	0x7801    LDRB	R1, [R0, #0]
0x4D8E	0x485D    LDR	R0, [PC, #372]
0x4D90	0x7001    STRB	R1, [R0, #0]
;main.c, 326 :: 		strcpy(send_buf, link_id);
0x4D92	0x495C    LDR	R1, [PC, #368]
0x4D94	0x485C    LDR	R0, [PC, #368]
0x4D96	0xF7FEFDF5  BL	_strcpy+0
;main.c, 327 :: 		strcat(send_buf, ",");
0x4D9A	0x485C    LDR	R0, [PC, #368]
0x4D9C	0x4601    MOV	R1, R0
0x4D9E	0x485A    LDR	R0, [PC, #360]
0x4DA0	0xF7FEFAD4  BL	_strcat+0
;main.c, 328 :: 		strcat(send_buf, page_len);
0x4DA4	0x4955    LDR	R1, [PC, #340]
0x4DA6	0x4858    LDR	R0, [PC, #352]
0x4DA8	0xF7FEFAD0  BL	_strcat+0
;main.c, 329 :: 		wifiesp_str_cut_chr(send_buf, ' ');
0x4DAC	0x2120    MOVS	R1, #32
0x4DAE	0x4856    LDR	R0, [PC, #344]
0x4DB0	0xF7FFFA78  BL	main_wifiesp_str_cut_chr+0
;main.c, 330 :: 		wifiesp_log_app_buf();
0x4DB4	0xF7FEFA4E  BL	main_wifiesp_log_app_buf+0
;main.c, 331 :: 		wifiesp_clear_app_buf();
0x4DB8	0xF7FFF912  BL	main_wifiesp_clear_app_buf+0
;main.c, 332 :: 		Delay_ms(100);
0x4DBC	0xF24727FE  MOVW	R7, #29438
0x4DC0	0xF2C00755  MOVT	R7, #85
0x4DC4	0xBF00    NOP
0x4DC6	0xBF00    NOP
L_application_task49:
0x4DC8	0x1E7F    SUBS	R7, R7, #1
0x4DCA	0xD1FD    BNE	L_application_task49
0x4DCC	0xBF00    NOP
0x4DCE	0xBF00    NOP
0x4DD0	0xBF00    NOP
;main.c, 333 :: 		wifiesp_process();
0x4DD2	0xF7FEFF2F  BL	main_wifiesp_process+0
;main.c, 334 :: 		wifiesp_log_app_buf();
0x4DD6	0xF7FEFA3D  BL	main_wifiesp_log_app_buf+0
;main.c, 335 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_SEND, send_buf);
0x4DDA	0x484D    LDR	R0, [PC, #308]
0x4DDC	0x4A4A    LDR	R2, [PC, #296]
0x4DDE	0x4601    MOV	R1, R0
0x4DE0	0x484C    LDR	R0, [PC, #304]
0x4DE2	0xF7FFF91D  BL	_wifiesp_send_cmd+0
;main.c, 336 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_READY_FOR_SEND);
0x4DE6	0x484C    LDR	R0, [PC, #304]
0x4DE8	0xF7FFF962  BL	main_wifiesp_rsp_check+0
0x4DEC	0x494B    LDR	R1, [PC, #300]
0x4DEE	0x6008    STR	R0, [R1, #0]
;main.c, 337 :: 		wifiesp_log_app_buf();
0x4DF0	0xF7FEFA30  BL	main_wifiesp_log_app_buf+0
;main.c, 338 :: 		Delay_ms(100);
0x4DF4	0xF24727FE  MOVW	R7, #29438
0x4DF8	0xF2C00755  MOVT	R7, #85
0x4DFC	0xBF00    NOP
0x4DFE	0xBF00    NOP
L_application_task51:
0x4E00	0x1E7F    SUBS	R7, R7, #1
0x4E02	0xD1FD    BNE	L_application_task51
0x4E04	0xBF00    NOP
0x4E06	0xBF00    NOP
0x4E08	0xBF00    NOP
;main.c, 339 :: 		wifiesp_generic_write(&wifiesp, page, strlen(page));
0x4E0A	0x4832    LDR	R0, [PC, #200]
0x4E0C	0xF7FEFAB2  BL	_strlen+0
0x4E10	0xB282    UXTH	R2, R0
0x4E12	0x4930    LDR	R1, [PC, #192]
0x4E14	0x483F    LDR	R0, [PC, #252]
0x4E16	0xF7FEFAE9  BL	_wifiesp_generic_write+0
;main.c, 340 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_SEND_OK);
0x4E1A	0x4841    LDR	R0, [PC, #260]
0x4E1C	0xF7FFF948  BL	main_wifiesp_rsp_check+0
0x4E20	0x493E    LDR	R1, [PC, #248]
0x4E22	0x6008    STR	R0, [R1, #0]
;main.c, 341 :: 		wifiesp_error_check(app_error_flag);
0x4E24	0xF7FFF98C  BL	main_wifiesp_error_check+0
;main.c, 342 :: 		wifiesp_send_cmd(&wifiesp, WIFIESP_CLOSE, link_id);
0x4E28	0x483E    LDR	R0, [PC, #248]
0x4E2A	0x4A36    LDR	R2, [PC, #216]
0x4E2C	0x4601    MOV	R1, R0
0x4E2E	0x4839    LDR	R0, [PC, #228]
0x4E30	0xF7FFF8F6  BL	_wifiesp_send_cmd+0
;main.c, 343 :: 		app_error_flag = wifiesp_rsp_check(WIFIESP_RSP_OK);
0x4E34	0x483C    LDR	R0, [PC, #240]
0x4E36	0xF7FFF93B  BL	main_wifiesp_rsp_check+0
0x4E3A	0x4938    LDR	R1, [PC, #224]
0x4E3C	0x6008    STR	R0, [R1, #0]
;main.c, 344 :: 		wifiesp_error_check(app_error_flag);
0x4E3E	0xF7FFF97F  BL	main_wifiesp_error_check+0
;main.c, 345 :: 		wifiesp_clear_app_buf();
0x4E42	0xF7FFF8CD  BL	main_wifiesp_clear_app_buf+0
;main.c, 347 :: 		wifiesp_process();
0x4E46	0xF7FEFEF5  BL	main_wifiesp_process+0
;main.c, 348 :: 		wifiesp_log_app_buf();
0x4E4A	0xF7FEFA03  BL	main_wifiesp_log_app_buf+0
;main.c, 349 :: 		wifiesp_clear_app_buf();
0x4E4E	0xF7FFF8C7  BL	main_wifiesp_clear_app_buf+0
;main.c, 350 :: 		uart_clear(&wifiesp.uart);
0x4E52	0x4836    LDR	R0, [PC, #216]
0x4E54	0xF7FFF8DA  BL	_uart_clear+0
;main.c, 351 :: 		Delay_ms(100);
0x4E58	0xF24727FE  MOVW	R7, #29438
0x4E5C	0xF2C00755  MOVT	R7, #85
L_application_task53:
0x4E60	0x1E7F    SUBS	R7, R7, #1
0x4E62	0xD1FD    BNE	L_application_task53
0x4E64	0xBF00    NOP
0x4E66	0xBF00    NOP
0x4E68	0xBF00    NOP
0x4E6A	0xBF00    NOP
0x4E6C	0xBF00    NOP
;main.c, 353 :: 		Delay_ms(1000);
0x4E6E	0xF64757FE  MOVW	R7, #32254
0x4E72	0xF2C03756  MOVT	R7, #854
0x4E76	0xBF00    NOP
0x4E78	0xBF00    NOP
L_application_task55:
0x4E7A	0x1E7F    SUBS	R7, R7, #1
0x4E7C	0xD1FD    BNE	L_application_task55
0x4E7E	0xBF00    NOP
0x4E80	0xBF00    NOP
0x4E82	0xBF00    NOP
;main.c, 354 :: 		Delay_ms(500);
0x4E84	0xF64367FE  MOVW	R7, #16126
0x4E88	0xF2C017AB  MOVT	R7, #427
0x4E8C	0xBF00    NOP
0x4E8E	0xBF00    NOP
L_application_task57:
0x4E90	0x1E7F    SUBS	R7, R7, #1
0x4E92	0xD1FD    BNE	L_application_task57
0x4E94	0xBF00    NOP
0x4E96	0xBF00    NOP
0x4E98	0xBF00    NOP
;main.c, 355 :: 		}
L_application_task45:
;main.c, 356 :: 		}
L_end_application_task:
0x4E9A	0xF8DDE000  LDR	LR, [SP, #0]
0x4E9E	0xB007    ADD	SP, SP, #28
0x4EA0	0x4770    BX	LR
0x4EA2	0xBF00    NOP
0x4EA4	0x04EF2000  	?lstr37_main+0
0x4EA8	0x09302000  	main_hallcurrent5+0
0x4EAC	0x64CA0000  	?lstr_38_main+0
0x4EB0	0x053F2000  	main_logger+0
0x4EB4	0x000044FA  	#1157234688
0x4EB8	0x63180000  	?lstr_39_main+0
0x4EBC	0x650B0000  	?lstr_40_main+0
0x4EC0	0x094C2000  	_json_data+0
0x4EC4	0x05860000  	?lstr_41_main+0
0x4EC8	0x65460000  	?lstr_42_main+0
0x4ECC	0x02242000  	main_app_buf+0
0x4ED0	0x64B80000  	?lstr_43_main+0
0x4ED4	0x097E2000  	_page+0
0x4ED8	0x63F00000  	?lstr_44_main+0
0x4EDC	0x64110000  	?lstr_45_main+0
0x4EE0	0x64A40000  	?lstr_46_main+0
0x4EE4	0x65900000  	?lstr_47_main+0
0x4EE8	0x63460000  	?lstr_48_main+0
0x4EEC	0x64FD0000  	?lstr_49_main+0
0x4EF0	0x65640000  	?lstr_50_main+0
0x4EF4	0x64540000  	?lstr_51_main+0
0x4EF8	0x65300000  	?lstr_52_main+0
0x4EFC	0x04F42000  	_page_len+0
0x4F00	0x657C0000  	?lstr_53_main+0
0x4F04	0x04FE2000  	main_link_id+0
0x4F08	0x05002000  	_send_buf+0
0x4F0C	0x0DB20000  	?lstr_54_main+0
0x4F10	0x050A2000  	?lstr55_main+0
0x4F14	0x05DC2000  	main_wifiesp+0
0x4F18	0x05152000  	?lstr56_main+0
0x4F1C	0x09482000  	main_app_error_flag+0
0x4F20	0x05172000  	?lstr57_main+0
0x4F24	0x051F2000  	?lstr58_main+0
0x4F28	0x052B2000  	?lstr59_main+0
0x4F2C	0x05EC2000  	main_wifiesp+16
; end of _application_task
_hallcurrent5_get_current:
;hallcurrent5.c, 90 :: 		float hallcurrent5_get_current ( hallcurrent5_t *ctx )
0x4248	0xB082    SUB	SP, SP, #8
0x424A	0xF8CDE000  STR	LR, [SP, #0]
;hallcurrent5.c, 95 :: 		voltage = hallcurrent5_generic_read_voltage( ctx );
0x424E	0x9001    STR	R0, [SP, #4]
0x4250	0xF7FFFC10  BL	_hallcurrent5_generic_read_voltage+0
0x4254	0x9801    LDR	R0, [SP, #4]
;hallcurrent5.c, 96 :: 		voltage *= 1000;
0x4256	0x4911    LDR	R1, [PC, #68]
0x4258	0xEE001A90  VMOV	S1, R1
0x425C	0xEE600A20  VMUL.F32	S1, S0, S1
;hallcurrent5.c, 97 :: 		current = ( ( voltage - ctx->dev_init_volt - 12 ) / 66.0 ) * 1000.0;
0x4260	0xF2000114  ADDW	R1, R0, #20
0x4264	0x8809    LDRH	R1, [R1, #0]
0x4266	0xEE001A10  VMOV	S0, R1
0x426A	0xEEB80A40  VCVT.F32.U32	S0, S0
0x426E	0xEE700AC0  VSUB.F32	S1, S1, S0
0x4272	0xEEB20A08  VMOV.F32	S0, #12
0x4276	0xEE700AC0  VSUB.F32	S1, S1, S0
0x427A	0x4909    LDR	R1, [PC, #36]
0x427C	0xEE001A10  VMOV	S0, R1
0x4280	0xEEC00A80  VDIV.F32	S1, S1, S0
0x4284	0x4905    LDR	R1, [PC, #20]
0x4286	0xEE001A10  VMOV	S0, R1
0x428A	0xEE200A80  VMUL.F32	S0, S1, S0
;hallcurrent5.c, 99 :: 		return current;
0x428E	0xEEB00A40  VMOV.F32	S0, S0
;hallcurrent5.c, 100 :: 		}
L_end_hallcurrent5_get_current:
0x4292	0xF8DDE000  LDR	LR, [SP, #0]
0x4296	0xB002    ADD	SP, SP, #8
0x4298	0x4770    BX	LR
0x429A	0xBF00    NOP
0x429C	0x0000447A  	#1148846080
0x42A0	0x00004284  	#1115947008
; end of _hallcurrent5_get_current
_hallcurrent5_generic_read_voltage:
;hallcurrent5.c, 81 :: 		float hallcurrent5_generic_read_voltage ( hallcurrent5_t *ctx )
0x3A74	0xB082    SUB	SP, SP, #8
0x3A76	0xF8CDE000  STR	LR, [SP, #0]
;hallcurrent5.c, 85 :: 		analog_in_read_voltage( &ctx->adc, &voltage );
0x3A7A	0xAA01    ADD	R2, SP, #4
0x3A7C	0xF2000108  ADDW	R1, R0, #8
0x3A80	0x4608    MOV	R0, R1
0x3A82	0x4611    MOV	R1, R2
0x3A84	0xF7FFFCBE  BL	_analog_in_read_voltage+0
;hallcurrent5.c, 87 :: 		return voltage;
0x3A88	0xED9D0A01  VLDR.32	S0, [SP, #4]
;hallcurrent5.c, 88 :: 		}
L_end_hallcurrent5_generic_read_voltage:
0x3A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x3A90	0xB002    ADD	SP, SP, #8
0x3A92	0x4770    BX	LR
; end of _hallcurrent5_generic_read_voltage
_analog_in_read_voltage:
;drv_analog_in.c, 244 :: 		err_t analog_in_read_voltage( analog_in_t *obj, float *readDatabuf )
0x3404	0xB086    SUB	SP, SP, #24
0x3406	0xF8CDE000  STR	LR, [SP, #0]
0x340A	0x9105    STR	R1, [SP, #20]
0x340C	0x4601    MOV	R1, R0
;drv_analog_in.c, 246 :: 		if ( _acquire( obj, false ) != ACQUIRE_FAIL )
0x340E	0x9101    STR	R1, [SP, #4]
0x3410	0x4608    MOV	R0, R1
0x3412	0x2100    MOVS	R1, #0
0x3414	0xF7FFFFBC  BL	drv_analog_in__acquire+0
0x3418	0x9901    LDR	R1, [SP, #4]
0x341A	0xF1B03FFF  CMP	R0, #-1
0x341E	0xF0008073  BEQ	L_analog_in_read_voltage29
;drv_analog_in.c, 254 :: 		hal_adc_t *hal_obj = ( hal_adc_t * ) obj;
0x3422	0x9103    STR	R1, [SP, #12]
;drv_analog_in.c, 256 :: 		hal_adc_handle_register_t *hal_handle = ( hal_adc_handle_register_t * )hal_is_handle_null( (handle_t *)&obj->handle );
0x3424	0x4608    MOV	R0, R1
0x3426	0xF000FA6B  BL	drv_analog_in_hal_is_handle_null+0
0x342A	0x9004    STR	R0, [SP, #16]
;drv_analog_in.c, 257 :: 		err_t hal_status = HAL_ADC_SUCCESS;
0x342C	0xF04F0000  MOV	R0, #0
;drv_analog_in.c, 259 :: 		if ( !hal_handle )
0x3430	0x9A04    LDR	R2, [SP, #16]
0x3432	0xB912    CBNZ	R2, L_analog_in_read_voltage30
;drv_analog_in.c, 261 :: 		return HAL_ADC_ERROR;
0x3434	0xF04F30FF  MOV	R0, #-1
0x3438	0xE068    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 262 :: 		}
L_analog_in_read_voltage30:
;drv_analog_in.c, 264 :: 		if ( !readDatabuf )
0x343A	0x9A05    LDR	R2, [SP, #20]
0x343C	0xB912    CBNZ	R2, L_analog_in_read_voltage31
;drv_analog_in.c, 266 :: 		return HAL_ADC_ERROR;
0x343E	0xF04F30FF  MOV	R0, #-1
0x3442	0xE063    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 267 :: 		}
L_analog_in_read_voltage31:
;drv_analog_in.c, 269 :: 		if ( hal_handle->init_state == false )
0x3444	0x9A04    LDR	R2, [SP, #16]
0x3446	0x3208    ADDS	R2, #8
0x3448	0x7812    LDRB	R2, [R2, #0]
0x344A	0xB932    CBNZ	R2, L__analog_in_read_voltage54
;drv_analog_in.c, 271 :: 		hal_status = hal_ll_module_configure_adc( (handle_t *)&hal_handle );
0x344C	0xAA04    ADD	R2, SP, #16
0x344E	0x4610    MOV	R0, R2
0x3450	0xF7FFFDC4  BL	_hal_ll_module_configure_adc+0
0x3454	0x4601    MOV	R1, R0
0x3456	0x4608    MOV	R0, R1
;drv_analog_in.c, 272 :: 		}
0x3458	0xE7FF    B	L_analog_in_read_voltage32
L__analog_in_read_voltage54:
;drv_analog_in.c, 269 :: 		if ( hal_handle->init_state == false )
;drv_analog_in.c, 272 :: 		}
L_analog_in_read_voltage32:
;drv_analog_in.c, 274 :: 		if ( hal_status != HAL_ADC_SUCCESS )
0x345A	0xB110    CBZ	R0, L_analog_in_read_voltage33
;drv_analog_in.c, 276 :: 		return HAL_ADC_ERROR;
0x345C	0xF04F30FF  MOV	R0, #-1
0x3460	0xE054    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 277 :: 		} else {
L_analog_in_read_voltage33:
;drv_analog_in.c, 278 :: 		hal_handle->init_state = true;
0x3462	0x9A04    LDR	R2, [SP, #16]
0x3464	0xF2020308  ADDW	R3, R2, #8
0x3468	0x2201    MOVS	R2, #1
0x346A	0x701A    STRB	R2, [R3, #0]
;drv_analog_in.c, 279 :: 		}
;drv_analog_in.c, 281 :: 		if ( hal_ll_adc_read( (handle_t *)&hal_handle, &adc_value ) == HAL_ADC_SUCCESS )
0x346C	0xAB02    ADD	R3, SP, #8
0x346E	0xAA04    ADD	R2, SP, #16
0x3470	0x4619    MOV	R1, R3
0x3472	0x4610    MOV	R0, R2
0x3474	0xF7FFFC9A  BL	_hal_ll_adc_read+0
0x3478	0x2800    CMP	R0, #0
0x347A	0xD142    BNE	L_analog_in_read_voltage35
;drv_analog_in.c, 283 :: 		switch( hal_obj->config.resolution ) {
0x347C	0x9A03    LDR	R2, [SP, #12]
0x347E	0x1D12    ADDS	R2, R2, #4
0x3480	0x1C93    ADDS	R3, R2, #2
0x3482	0xE012    B	L_analog_in_read_voltage36
;drv_analog_in.c, 284 :: 		case HAL_ADC_RESOLUTION_6_BIT:
L_analog_in_read_voltage38:
;drv_analog_in.c, 285 :: 		local_resolution = HAL_ADC_6BIT_RES_VAL;
0x3484	0x203F    MOVS	R0, #63
;drv_analog_in.c, 286 :: 		break;
0x3486	0xE023    B	L_analog_in_read_voltage37
;drv_analog_in.c, 287 :: 		case HAL_ADC_RESOLUTION_8_BIT:
L_analog_in_read_voltage39:
;drv_analog_in.c, 288 :: 		local_resolution = HAL_ADC_8BIT_RES_VAL;
0x3488	0x20FF    MOVS	R0, #255
;drv_analog_in.c, 289 :: 		break;
0x348A	0xE021    B	L_analog_in_read_voltage37
;drv_analog_in.c, 290 :: 		case HAL_ADC_RESOLUTION_10_BIT:
L_analog_in_read_voltage40:
;drv_analog_in.c, 291 :: 		local_resolution = HAL_ADC_10BIT_RES_VAL;
0x348C	0xF24030FF  MOVW	R0, #1023
;drv_analog_in.c, 292 :: 		break;
0x3490	0xE01E    B	L_analog_in_read_voltage37
;drv_analog_in.c, 293 :: 		case HAL_ADC_RESOLUTION_12_BIT:
L_analog_in_read_voltage41:
;drv_analog_in.c, 294 :: 		local_resolution = HAL_ADC_12BIT_RES_VAL;
0x3492	0xF64070FF  MOVW	R0, #4095
;drv_analog_in.c, 295 :: 		break;
0x3496	0xE01B    B	L_analog_in_read_voltage37
;drv_analog_in.c, 296 :: 		case HAL_ADC_RESOLUTION_14_BIT:
L_analog_in_read_voltage42:
;drv_analog_in.c, 297 :: 		local_resolution = HAL_ADC_14BIT_RES_VAL;
0x3498	0xF64370FF  MOVW	R0, #16383
;drv_analog_in.c, 298 :: 		break;
0x349C	0xE018    B	L_analog_in_read_voltage37
;drv_analog_in.c, 299 :: 		case HAL_ADC_RESOLUTION_16_BIT:
L_analog_in_read_voltage43:
;drv_analog_in.c, 300 :: 		local_resolution = HAL_ADC_16BIT_RES_VAL;
0x349E	0xF64F70FF  MOVW	R0, #65535
;drv_analog_in.c, 301 :: 		break;
0x34A2	0xE015    B	L_analog_in_read_voltage37
;drv_analog_in.c, 303 :: 		default:
L_analog_in_read_voltage44:
;drv_analog_in.c, 304 :: 		return HAL_ADC_ERROR;
0x34A4	0xF04F30FF  MOV	R0, #-1
0x34A8	0xE030    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 305 :: 		}
L_analog_in_read_voltage36:
0x34AA	0x781A    LDRB	R2, [R3, #0]
0x34AC	0x2A01    CMP	R2, #1
0x34AE	0xD0E9    BEQ	L_analog_in_read_voltage38
0x34B0	0x781A    LDRB	R2, [R3, #0]
0x34B2	0x2A02    CMP	R2, #2
0x34B4	0xD0E8    BEQ	L_analog_in_read_voltage39
0x34B6	0x781A    LDRB	R2, [R3, #0]
0x34B8	0x2A03    CMP	R2, #3
0x34BA	0xD0E7    BEQ	L_analog_in_read_voltage40
0x34BC	0x781A    LDRB	R2, [R3, #0]
0x34BE	0x2A04    CMP	R2, #4
0x34C0	0xD0E7    BEQ	L_analog_in_read_voltage41
0x34C2	0x781A    LDRB	R2, [R3, #0]
0x34C4	0x2A05    CMP	R2, #5
0x34C6	0xD0E7    BEQ	L_analog_in_read_voltage42
0x34C8	0x781A    LDRB	R2, [R3, #0]
0x34CA	0x2A06    CMP	R2, #6
0x34CC	0xD0E7    BEQ	L_analog_in_read_voltage43
0x34CE	0xE7E9    B	L_analog_in_read_voltage44
L_analog_in_read_voltage37:
;drv_analog_in.c, 306 :: 		*readDatabuf = ( adc_value * ( hal_obj->config.vref_value ) ) / ( local_resolution );
0x34D0	0x9A03    LDR	R2, [SP, #12]
0x34D2	0x1D12    ADDS	R2, R2, #4
0x34D4	0x1D13    ADDS	R3, R2, #4
0x34D6	0xF8BD2008  LDRH	R2, [SP, #8]
0x34DA	0xEE002A90  VMOV	S1, R2
0x34DE	0xEEF80A60  VCVT.F32.U32	S1, S1
0x34E2	0xED130A00  VLDR.32	S0, [R3, #0]
0x34E6	0xEE600A80  VMUL.F32	S1, S1, S0
0x34EA	0xEE000A10  VMOV	S0, R0
0x34EE	0xEEB80A40  VCVT.F32.U32	S0, S0
0x34F2	0xEE800A80  VDIV.F32	S0, S1, S0
0x34F6	0x9A05    LDR	R2, [SP, #20]
0x34F8	0xED020A00  VSTR.32	S0, [R2, #0]
;drv_analog_in.c, 307 :: 		return HAL_ADC_SUCCESS;
0x34FC	0xF2400000  MOVW	R0, #0
0x3500	0xE004    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 308 :: 		} else {
L_analog_in_read_voltage35:
;drv_analog_in.c, 309 :: 		return HAL_ADC_ERROR;
0x3502	0xF04F30FF  MOV	R0, #-1
0x3506	0xE001    B	L_end_analog_in_read_voltage
;drv_analog_in.c, 310 :: 		}
;drv_analog_in.c, 312 :: 		} else {
L_analog_in_read_voltage29:
;drv_analog_in.c, 313 :: 		return ADC_ERROR;
0x3508	0xF04F30FF  MOV	R0, #-1
;drv_analog_in.c, 314 :: 		}
;drv_analog_in.c, 315 :: 		}
L_end_analog_in_read_voltage:
0x350C	0xF8DDE000  LDR	LR, [SP, #0]
0x3510	0xB006    ADD	SP, SP, #24
0x3512	0x4770    BX	LR
; end of _analog_in_read_voltage
_hal_ll_module_configure_adc:
;hal_ll_adc.c, 339 :: 		hal_ll_err_t hal_ll_module_configure_adc( handle_t *handle )
0x2FDC	0xB083    SUB	SP, SP, #12
0x2FDE	0xF8CDE000  STR	LR, [SP, #0]
0x2FE2	0x4605    MOV	R5, R0
;hal_ll_adc.c, 341 :: 		hal_ll_adc_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_adc_get_module_state_address);
0x2FE4	0x6828    LDR	R0, [R5, #0]
0x2FE6	0xF7FEFC3F  BL	hal_ll_adc_hal_ll_get_specifics+0
0x2FEA	0x4917    LDR	R1, [PC, #92]
0x2FEC	0x6008    STR	R0, [R1, #0]
;hal_ll_adc.c, 342 :: 		hal_ll_adc_handle_register_t *hal_handle = (hal_ll_adc_handle_register_t *)*handle;
0x2FEE	0x6829    LDR	R1, [R5, #0]
0x2FF0	0x460C    MOV	R4, R1
;hal_ll_adc.c, 343 :: 		uint8_t pin_check_result = hal_ll_adc_hw_specifics_map_local->module_index;
0x2FF2	0x1D01    ADDS	R1, R0, #4
0x2FF4	0x7809    LDRB	R1, [R1, #0]
0x2FF6	0xB2CD    UXTB	R5, R1
;hal_ll_adc.c, 345 :: 		hal_ll_adc_init( hal_ll_adc_hw_specifics_map_local );
0x2FF8	0x4601    MOV	R1, R0
0x2FFA	0xF88D5004  STRB	R5, [SP, #4]
0x2FFE	0x9402    STR	R4, [SP, #8]
0x3000	0x4608    MOV	R0, R1
0x3002	0xF7FFFDE3  BL	hal_ll_adc_hal_ll_adc_init+0
0x3006	0x9C02    LDR	R4, [SP, #8]
0x3008	0xF89D5004  LDRB	R5, [SP, #4]
;hal_ll_adc.c, 347 :: 		hal_ll_module_state[pin_check_result].hal_ll_adc_handle = (handle_t *)&hal_ll_adc_hw_specifics_map[pin_check_result].base;
0x300C	0x210C    MOVS	R1, #12
0x300E	0xFB01F205  MUL	R2, R1, R5
0x3012	0x490E    LDR	R1, [PC, #56]
0x3014	0x188B    ADDS	R3, R1, R2
0x3016	0x2118    MOVS	R1, #24
0x3018	0xFB01F205  MUL	R2, R1, R5
0x301C	0x490C    LDR	R1, [PC, #48]
0x301E	0x1889    ADDS	R1, R1, R2
0x3020	0x6019    STR	R1, [R3, #0]
;hal_ll_adc.c, 348 :: 		hal_ll_module_state[pin_check_result].init_ll_state = true;
0x3022	0x210C    MOVS	R1, #12
0x3024	0xFB01F205  MUL	R2, R1, R5
0x3028	0x4908    LDR	R1, [PC, #32]
0x302A	0x1889    ADDS	R1, R1, R2
0x302C	0xF2010208  ADDW	R2, R1, #8
0x3030	0x2101    MOVS	R1, #1
0x3032	0x7011    STRB	R1, [R2, #0]
;hal_ll_adc.c, 349 :: 		hal_handle->init_ll_state = true;
0x3034	0xF2040208  ADDW	R2, R4, #8
0x3038	0x2101    MOVS	R1, #1
0x303A	0x7011    STRB	R1, [R2, #0]
;hal_ll_adc.c, 351 :: 		return HAL_LL_ADC_SUCCESS;
0x303C	0xF2400000  MOVW	R0, #0
;hal_ll_adc.c, 352 :: 		}
L_end_hal_ll_module_configure_adc:
0x3040	0xF8DDE000  LDR	LR, [SP, #0]
0x3044	0xB003    ADD	SP, SP, #12
0x3046	0x4770    BX	LR
0x3048	0x05B02000  	hal_ll_adc_hal_ll_adc_hw_specifics_map_local+0
0x304C	0x00402000  	hal_ll_adc_hal_ll_module_state+0
0x3050	0x00642000  	hal_ll_adc_hal_ll_adc_hw_specifics_map+0
; end of _hal_ll_module_configure_adc
_hal_ll_adc_read:
;hal_ll_adc.c, 416 :: 		hal_ll_err_t hal_ll_adc_read( handle_t *handle, uint16_t *readDatabuf )
0x2DAC	0xB081    SUB	SP, SP, #4
0x2DAE	0xF8CDE000  STR	LR, [SP, #0]
0x2DB2	0x4607    MOV	R7, R0
0x2DB4	0x460E    MOV	R6, R1
;hal_ll_adc.c, 418 :: 		hal_ll_adc_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_adc_get_module_state_address);
0x2DB6	0x6838    LDR	R0, [R7, #0]
0x2DB8	0xF7FEFD56  BL	hal_ll_adc_hal_ll_get_specifics+0
0x2DBC	0x4D19    LDR	R5, [PC, #100]
0x2DBE	0x6028    STR	R0, [R5, #0]
;hal_ll_adc.c, 419 :: 		low_level_handle = hal_ll_adc_get_handle;
0x2DC0	0x683A    LDR	R2, [R7, #0]
0x2DC2	0x6813    LDR	R3, [R2, #0]
0x2DC4	0x4A18    LDR	R2, [PC, #96]
0x2DC6	0x6013    STR	R3, [R2, #0]
;hal_ll_adc.c, 420 :: 		hal_ll_adc_base_handle_t *base = ( hal_ll_adc_base_handle_t * )hal_ll_adc_hw_specifics_map_local->base ;
0x2DC8	0x6802    LDR	R2, [R0, #0]
0x2DCA	0x4610    MOV	R0, R2
;hal_ll_adc.c, 422 :: 		base->sqr3 &= ~HAL_LL_ADC_CONVERSION_ONE;
0x2DCC	0xF2020434  ADDW	R4, R2, #52
0x2DD0	0x6823    LDR	R3, [R4, #0]
0x2DD2	0xF06F021F  MVN	R2, #31
0x2DD6	0xEA030202  AND	R2, R3, R2, LSL #0
0x2DDA	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 423 :: 		base->sqr3 |= ( ( hal_ll_adc_hw_specifics_map_local->channel ) & ( HAL_LL_ADC_CONVERSION_ONE ) );
0x2DDC	0xF2000434  ADDW	R4, R0, #52
0x2DE0	0x462A    MOV	R2, R5
0x2DE2	0x6812    LDR	R2, [R2, #0]
0x2DE4	0x3214    ADDS	R2, #20
0x2DE6	0x7812    LDRB	R2, [R2, #0]
0x2DE8	0xF002031F  AND	R3, R2, #31
0x2DEC	0x6822    LDR	R2, [R4, #0]
0x2DEE	0x431A    ORRS	R2, R3
0x2DF0	0x6022    STR	R2, [R4, #0]
;hal_ll_adc.c, 426 :: 		set_reg_bit( &( base->cr2 ), HAL_LL_ADC_SWSTART_BIT );
0x2DF2	0xF2000308  ADDW	R3, R0, #8
0x2DF6	0x681A    LDR	R2, [R3, #0]
0x2DF8	0xF0424280  ORR	R2, R2, #1073741824
0x2DFC	0x601A    STR	R2, [R3, #0]
;hal_ll_adc.c, 429 :: 		Delay_1us();
0x2DFE	0xF7FEF8E7  BL	_Delay_1us+0
0x2E02	0x4631    MOV	R1, R6
;hal_ll_adc.c, 431 :: 		while ( !( check_reg_bit( &( base->sr ), HAL_LL_ADC_SR_EOC_BIT ) ) );
L_hal_ll_adc_read24:
0x2E04	0x6802    LDR	R2, [R0, #0]
0x2E06	0xF0020202  AND	R2, R2, #2
0x2E0A	0xB902    CBNZ	R2, L_hal_ll_adc_read25
0x2E0C	0xE7FA    B	L_hal_ll_adc_read24
L_hal_ll_adc_read25:
;hal_ll_adc.c, 433 :: 		*readDatabuf = base->dr;
0x2E0E	0xF200024C  ADDW	R2, R0, #76
0x2E12	0x6812    LDR	R2, [R2, #0]
0x2E14	0x800A    STRH	R2, [R1, #0]
;hal_ll_adc.c, 435 :: 		return HAL_LL_ADC_SUCCESS;
0x2E16	0xF2400000  MOVW	R0, #0
;hal_ll_adc.c, 436 :: 		}
L_end_hal_ll_adc_read:
0x2E1A	0xF8DDE000  LDR	LR, [SP, #0]
0x2E1E	0xB001    ADD	SP, SP, #4
0x2E20	0x4770    BX	LR
0x2E22	0xBF00    NOP
0x2E24	0x05B02000  	hal_ll_adc_hal_ll_adc_hw_specifics_map_local+0
0x2E28	0x05B42000  	hal_ll_adc_low_level_handle+0
; end of _hal_ll_adc_read
_Delay_1us:
;__lib_delays.c, 28 :: 		void Delay_1us()
0x0FD0	0xB081    SUB	SP, SP, #4
;__lib_delays.c, 30 :: 		Delay_us( 1 );
0x0FD2	0xF2400736  MOVW	R7, #54
0x0FD6	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0FDA	0x1E7F    SUBS	R7, R7, #1
0x0FDC	0xD1FD    BNE	L_Delay_1us0
0x0FDE	0xBF00    NOP
0x0FE0	0xBF00    NOP
0x0FE2	0xBF00    NOP
0x0FE4	0xBF00    NOP
0x0FE6	0xBF00    NOP
;__lib_delays.c, 31 :: 		}
L_end_Delay_1us:
0x0FE8	0xB001    ADD	SP, SP, #4
0x0FEA	0x4770    BX	LR
; end of _Delay_1us
_float_to_str:
;conversions.c, 835 :: 		uint8_t float_to_str( float f_num, char * string )
0x44A0	0xB083    SUB	SP, SP, #12
0x44A2	0xF8CDE000  STR	LR, [SP, #0]
0x44A6	0x4604    MOV	R4, R0
;conversions.c, 843 :: 		dexpon = 0;
0x44A8	0x2000    MOVS	R0, #0
0x44AA	0xB240    SXTB	R0, R0
;conversions.c, 844 :: 		bpoint = 0;
0x44AC	0x2300    MOVS	R3, #0
0x44AE	0xB25B    SXTB	R3, R3
;conversions.c, 845 :: 		un.fl = f_num;
0x44B0	0xED8D0A02  VSTR.32	S0, [SP, #8]
;conversions.c, 847 :: 		if ( un.ul == F32_NAN )
0x44B4	0x9902    LDR	R1, [SP, #8]
0x44B6	0xF1B13FFF  CMP	R1, #-1
0x44BA	0xD105    BNE	L_float_to_str117
;conversions.c, 849 :: 		strcpy( string, "NaN" );
0x44BC	0x498A    LDR	R1, [PC, #552]
0x44BE	0x4620    MOV	R0, R4
0x44C0	0xF7FFFA60  BL	_strcpy+0
;conversions.c, 850 :: 		return 3;                   // return 3 if not a number (NaN)
0x44C4	0x2003    MOVS	R0, #3
0x44C6	0xE10B    B	L_end_float_to_str
;conversions.c, 851 :: 		}
L_float_to_str117:
;conversions.c, 853 :: 		i = 1;                          // The function returns 1 if +INF or 2 if -INF
0x44C8	0x2501    MOVS	R5, #1
;conversions.c, 856 :: 		if ( un.uc[F32_BO] & 0x80 )
0x44CA	0xA902    ADD	R1, SP, #8
0x44CC	0x1CC9    ADDS	R1, R1, #3
0x44CE	0x7809    LDRB	R1, [R1, #0]
0x44D0	0xF0010180  AND	R1, R1, #128
0x44D4	0xB2C9    UXTB	R1, R1
0x44D6	0xB169    CBZ	R1, L__float_to_str354
;conversions.c, 858 :: 		un.uc[F32_BO] ^= 0x80;      // If fnum < 0 then fnum = -fnum
0x44D8	0xA902    ADD	R1, SP, #8
0x44DA	0x1CCA    ADDS	R2, R1, #3
0x44DC	0x7811    LDRB	R1, [R2, #0]
0x44DE	0xF0810180  EOR	R1, R1, #128
0x44E2	0x7011    STRB	R1, [R2, #0]
;conversions.c, 859 :: 		i++;
0x44E4	0x1C69    ADDS	R1, R5, #1
0x44E6	0xB2CA    UXTB	R2, R1
;conversions.c, 860 :: 		*string++ = '-';
0x44E8	0x212D    MOVS	R1, #45
0x44EA	0x7021    STRB	R1, [R4, #0]
0x44EC	0x1C64    ADDS	R4, R4, #1
0x44EE	0xB2D7    UXTB	R7, R2
0x44F0	0x4626    MOV	R6, R4
;conversions.c, 861 :: 		}
0x44F2	0xE001    B	L_float_to_str118
L__float_to_str354:
;conversions.c, 856 :: 		if ( un.uc[F32_BO] & 0x80 )
0x44F4	0x4626    MOV	R6, R4
0x44F6	0xB2EF    UXTB	R7, R5
;conversions.c, 861 :: 		}
L_float_to_str118:
;conversions.c, 871 :: 		if ( un.ul == F32_ZERO )
0x44F8	0x9902    LDR	R1, [SP, #8]
0x44FA	0xB929    CBNZ	R1, L_float_to_str119
;conversions.c, 873 :: 		strcpy( string, "0" );
0x44FC	0x497B    LDR	R1, [PC, #492]
0x44FE	0x4630    MOV	R0, R6
0x4500	0xF7FFFA40  BL	_strcpy+0
;conversions.c, 874 :: 		return 0;
0x4504	0x2000    MOVS	R0, #0
0x4506	0xE0EB    B	L_end_float_to_str
;conversions.c, 875 :: 		}
L_float_to_str119:
;conversions.c, 877 :: 		if ( un.ul == F32_PLUS_INF )
0x4508	0x9902    LDR	R1, [SP, #8]
0x450A	0xF1B14FFF  CMP	R1, #2139095040
0x450E	0xD105    BNE	L_float_to_str120
;conversions.c, 879 :: 		strcpy( string, "INF" );
0x4510	0x4977    LDR	R1, [PC, #476]
0x4512	0x4630    MOV	R0, R6
0x4514	0xF7FFFA36  BL	_strcpy+0
;conversions.c, 880 :: 		return i;                   // i = 1 if +INF, 2 if -INF
0x4518	0xB2F8    UXTB	R0, R7
0x451A	0xE0E1    B	L_end_float_to_str
;conversions.c, 881 :: 		}
L_float_to_str120:
;conversions.c, 883 :: 		while (un.fl < 1e-6)
0x451C	0xB25A    SXTB	R2, R3
0x451E	0xB243    SXTB	R3, R0
0x4520	0x4630    MOV	R0, R6
L_float_to_str121:
0x4522	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x4526	0x4973    LDR	R1, [PC, #460]
0x4528	0xEE001A10  VMOV	S0, R1
0x452C	0xEEF40AC0  VCMPE.F32	S1, S0
0x4530	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x4534	0xDA0B    BGE	L_float_to_str122
;conversions.c, 885 :: 		un.fl *= 1e6;
0x4536	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x453A	0x496F    LDR	R1, [PC, #444]
0x453C	0xEE001A10  VMOV	S0, R1
0x4540	0xEE200A80  VMUL.F32	S0, S1, S0
0x4544	0xED8D0A02  VSTR.32	S0, [SP, #8]
;conversions.c, 886 :: 		dexpon -= 6;
0x4548	0x1F99    SUBS	R1, R3, #6
0x454A	0xB24B    SXTB	R3, R1
;conversions.c, 887 :: 		}
0x454C	0xE7E9    B	L_float_to_str121
L_float_to_str122:
;conversions.c, 889 :: 		while ( un.fl < 1.0 )           // Convert float to a value in the range
0x454E	0xF88D2004  STRB	R2, [SP, #4]
0x4552	0x4602    MOV	R2, R0
0x4554	0xF99D0004  LDRSB	R0, [SP, #4]
L_float_to_str123:
0x4558	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x455C	0xEEB70A00  VMOV.F32	S0, #1
0x4560	0xEEF40AC0  VCMPE.F32	S1, S0
0x4564	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x4568	0xDA0A    BGE	L_float_to_str124
;conversions.c, 891 :: 		un.fl *= 10.0;              // 1.0 to 9.999999 and adjust decimal exponent
0x456A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x456E	0xEEB20A04  VMOV.F32	S0, #10
0x4572	0xEE200A80  VMUL.F32	S0, S1, S0
0x4576	0xED8D0A02  VSTR.32	S0, [SP, #8]
;conversions.c, 892 :: 		dexpon--;
0x457A	0x1E5B    SUBS	R3, R3, #1
0x457C	0xB25B    SXTB	R3, R3
;conversions.c, 893 :: 		}
0x457E	0xE7EB    B	L_float_to_str123
L_float_to_str124:
;conversions.c, 895 :: 		while (un.fl >= 1e6)
0x4580	0xF88D0004  STRB	R0, [SP, #4]
0x4584	0xB258    SXTB	R0, R3
0x4586	0x4614    MOV	R4, R2
0x4588	0xF99D3004  LDRSB	R3, [SP, #4]
L_float_to_str125:
0x458C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x4590	0x4959    LDR	R1, [PC, #356]
0x4592	0xEE001A10  VMOV	S0, R1
0x4596	0xEEF40AC0  VCMPE.F32	S1, S0
0x459A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x459E	0xDB0B    BLT	L_float_to_str126
;conversions.c, 897 :: 		un.fl *= 1e-6;
0x45A0	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x45A4	0x4953    LDR	R1, [PC, #332]
0x45A6	0xEE001A10  VMOV	S0, R1
0x45AA	0xEE200A80  VMUL.F32	S0, S1, S0
0x45AE	0xED8D0A02  VSTR.32	S0, [SP, #8]
;conversions.c, 898 :: 		dexpon += 6;
0x45B2	0x1D81    ADDS	R1, R0, #6
0x45B4	0xB248    SXTB	R0, R1
;conversions.c, 899 :: 		}
0x45B6	0xE7E9    B	L_float_to_str125
L_float_to_str126:
;conversions.c, 901 :: 		while ( un.fl >= 10.0 )
L_float_to_str127:
0x45B8	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x45BC	0xEEB20A04  VMOV.F32	S0, #10
0x45C0	0xEEF40AC0  VCMPE.F32	S1, S0
0x45C4	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x45C8	0xDB0B    BLT	L_float_to_str128
;conversions.c, 903 :: 		un.fl *= 0.1;
0x45CA	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x45CE	0x494B    LDR	R1, [PC, #300]
0x45D0	0xEE001A10  VMOV	S0, R1
0x45D4	0xEE200A80  VMUL.F32	S0, S1, S0
0x45D8	0xED8D0A02  VSTR.32	S0, [SP, #8]
;conversions.c, 904 :: 		dexpon++;
0x45DC	0x1C40    ADDS	R0, R0, #1
0x45DE	0xB240    SXTB	R0, R0
;conversions.c, 905 :: 		}
0x45E0	0xE7EA    B	L_float_to_str127
L_float_to_str128:
;conversions.c, 910 :: 		un.ul <<= 1;                              // move exponent into most significant byte
0x45E2	0x9902    LDR	R1, [SP, #8]
0x45E4	0x0049    LSLS	R1, R1, #1
0x45E6	0x9102    STR	R1, [SP, #8]
;conversions.c, 921 :: 		d = un.uc[F32_BO] - 127;                  // d = exponent unbiased. As (1.0 < un.fl < 10.0)
0x45E8	0xA902    ADD	R1, SP, #8
0x45EA	0x1CC9    ADDS	R1, R1, #3
0x45EC	0x7809    LDRB	R1, [R1, #0]
0x45EE	0x397F    SUBS	R1, #127
0x45F0	0xB2CD    UXTB	R5, R1
;conversions.c, 924 :: 		un.uc[F32_BO] = 1;                        // clear exponent, re-insert the hidden bit
0x45F2	0xA902    ADD	R1, SP, #8
0x45F4	0x1CCA    ADDS	R2, R1, #3
0x45F6	0x2101    MOVS	R1, #1
0x45F8	0x7011    STRB	R1, [R2, #0]
;conversions.c, 925 :: 		un.ul <<= d;                              // (integer part) and adjust the binary exponent to zero
0x45FA	0x9902    LDR	R1, [SP, #8]
0x45FC	0x40A9    LSLS	R1, R5
0x45FE	0x9102    STR	R1, [SP, #8]
;conversions.c, 926 :: 		*string++ = '0' + un.uc[F32_BO];          // write first decimal digit and
0x4600	0xA902    ADD	R1, SP, #8
0x4602	0x1CC9    ADDS	R1, R1, #3
0x4604	0x7809    LDRB	R1, [R1, #0]
0x4606	0x3130    ADDS	R1, #48
0x4608	0x7021    STRB	R1, [R4, #0]
0x460A	0x1C62    ADDS	R2, R4, #1
;conversions.c, 928 :: 		if ( ( dexpon < 1 ) || ( dexpon > 6 ) )   // if dexp < 1 or dexp > 6
0x460C	0x2801    CMP	R0, #1
0x460E	0xDB03    BLT	L__float_to_str353
0x4610	0x2806    CMP	R0, #6
0x4612	0xDC01    BGT	L__float_to_str352
0x4614	0x4615    MOV	R5, R2
0x4616	0xE004    B	L_float_to_str131
L__float_to_str353:
L__float_to_str352:
;conversions.c, 930 :: 		*string++ = '.';                      // write decimal point after first digit
0x4618	0x212E    MOVS	R1, #46
0x461A	0x7011    STRB	R1, [R2, #0]
0x461C	0x1C55    ADDS	R5, R2, #1
;conversions.c, 931 :: 		bpoint = 1;
0x461E	0x2301    MOVS	R3, #1
0x4620	0xB25B    SXTB	R3, R3
;conversions.c, 932 :: 		}
L_float_to_str131:
;conversions.c, 934 :: 		for ( d = F32_NDIG - 1; d != 0; d-- )
0x4622	0x2106    MOVS	R1, #6
0x4624	0xB244    SXTB	R4, R0
0x4626	0xB2C8    UXTB	R0, R1
L_float_to_str132:
0x4628	0xB318    CBZ	R0, L_float_to_str133
;conversions.c, 936 :: 		un.uc[F32_BO] = 0;                    // Integer part = 0
0x462A	0xA902    ADD	R1, SP, #8
0x462C	0x1CCA    ADDS	R2, R1, #3
0x462E	0x2100    MOVS	R1, #0
0x4630	0x7011    STRB	R1, [R2, #0]
;conversions.c, 937 :: 		un.ul += ( un.ul << 2 );              // un.ul = 5*(un.ul). Multiply by 10 (5*2)
0x4632	0x9902    LDR	R1, [SP, #8]
0x4634	0x008A    LSLS	R2, R1, #2
0x4636	0x9902    LDR	R1, [SP, #8]
0x4638	0x1889    ADDS	R1, R1, R2
0x463A	0x9102    STR	R1, [SP, #8]
;conversions.c, 938 :: 		un.ul <<= 1;                          // un.ul = 2*(un.ul)
0x463C	0x9902    LDR	R1, [SP, #8]
0x463E	0x0049    LSLS	R1, R1, #1
0x4640	0x9102    STR	R1, [SP, #8]
;conversions.c, 939 :: 		*string++ = '0' + un.uc[F32_BO];      // Write next decimal digit
0x4642	0xA902    ADD	R1, SP, #8
0x4644	0x1CC9    ADDS	R1, R1, #3
0x4646	0x7809    LDRB	R1, [R1, #0]
0x4648	0x3130    ADDS	R1, #48
0x464A	0x7029    STRB	R1, [R5, #0]
0x464C	0x1C6D    ADDS	R5, R5, #1
;conversions.c, 941 :: 		if ( bpoint == 0 )                    // If decimal point yet no written
0x464E	0xB96B    CBNZ	R3, L__float_to_str356
;conversions.c, 943 :: 		if ( --dexpon == 0 )
0x4650	0x1E61    SUBS	R1, R4, #1
0x4652	0xB249    SXTB	R1, R1
0x4654	0xB24A    SXTB	R2, R1
0x4656	0xB929    CBNZ	R1, L__float_to_str355
;conversions.c, 945 :: 		*string++ = '.';              // Write decimal point when dexpon == 0
0x4658	0x212E    MOVS	R1, #46
0x465A	0x7029    STRB	R1, [R5, #0]
0x465C	0x1C6D    ADDS	R5, R5, #1
;conversions.c, 946 :: 		bpoint = 1;
0x465E	0x2101    MOVS	R1, #1
0x4660	0xB249    SXTB	R1, R1
;conversions.c, 947 :: 		}
0x4662	0xE000    B	L_float_to_str136
L__float_to_str355:
;conversions.c, 943 :: 		if ( --dexpon == 0 )
0x4664	0xB259    SXTB	R1, R3
;conversions.c, 947 :: 		}
L_float_to_str136:
;conversions.c, 948 :: 		}
0x4666	0xB254    SXTB	R4, R2
0x4668	0xB24B    SXTB	R3, R1
0x466A	0xE7FF    B	L_float_to_str135
L__float_to_str356:
;conversions.c, 941 :: 		if ( bpoint == 0 )                    // If decimal point yet no written
;conversions.c, 948 :: 		}
L_float_to_str135:
;conversions.c, 949 :: 		}
;conversions.c, 934 :: 		for ( d = F32_NDIG - 1; d != 0; d-- )
0x466C	0x1E40    SUBS	R0, R0, #1
0x466E	0xB2C0    UXTB	R0, R0
;conversions.c, 949 :: 		}
0x4670	0xE7DA    B	L_float_to_str132
L_float_to_str133:
;conversions.c, 951 :: 		while ( string[-1] == '0' )               // Delete final zeros after the decimal point
0x4672	0x462A    MOV	R2, R5
0x4674	0xB260    SXTB	R0, R4
L_float_to_str137:
0x4676	0x1E51    SUBS	R1, R2, #1
0x4678	0x7809    LDRB	R1, [R1, #0]
0x467A	0x2930    CMP	R1, #48
0x467C	0xD101    BNE	L_float_to_str138
;conversions.c, 953 :: 		string--;
0x467E	0x1E52    SUBS	R2, R2, #1
;conversions.c, 954 :: 		}
0x4680	0xE7F9    B	L_float_to_str137
L_float_to_str138:
;conversions.c, 956 :: 		if ( string[-1] == '.' )                  // Delete decimal point if it is the last character
0x4682	0x1E51    SUBS	R1, R2, #1
0x4684	0x7809    LDRB	R1, [R1, #0]
0x4686	0x292E    CMP	R1, #46
0x4688	0xD101    BNE	L__float_to_str357
;conversions.c, 958 :: 		string--;
0x468A	0x1E52    SUBS	R2, R2, #1
;conversions.c, 959 :: 		}
0x468C	0xE7FF    B	L_float_to_str139
L__float_to_str357:
;conversions.c, 956 :: 		if ( string[-1] == '.' )                  // Delete decimal point if it is the last character
;conversions.c, 959 :: 		}
L_float_to_str139:
;conversions.c, 961 :: 		if ( dexpon != 0 )
0x468E	0xB318    CBZ	R0, L__float_to_str360
;conversions.c, 963 :: 		*string++ = 'e';                      // Write the exponent with maximum 2 digits
0x4690	0x2165    MOVS	R1, #101
0x4692	0x7011    STRB	R1, [R2, #0]
0x4694	0x1C52    ADDS	R2, R2, #1
;conversions.c, 964 :: 		if ( dexpon < 0 )
0x4696	0x2800    CMP	R0, #0
0x4698	0xDA06    BGE	L__float_to_str358
;conversions.c, 966 :: 		*string++ = '-';
0x469A	0x212D    MOVS	R1, #45
0x469C	0x7011    STRB	R1, [R2, #0]
0x469E	0x1C52    ADDS	R2, R2, #1
;conversions.c, 967 :: 		dexpon = -dexpon;
0x46A0	0x4241    RSBS	R1, R0, #0
0x46A2	0xB248    SXTB	R0, R1
0x46A4	0xB243    SXTB	R3, R0
;conversions.c, 968 :: 		}
0x46A6	0xE000    B	L_float_to_str141
L__float_to_str358:
;conversions.c, 964 :: 		if ( dexpon < 0 )
0x46A8	0xB243    SXTB	R3, R0
;conversions.c, 968 :: 		}
L_float_to_str141:
;conversions.c, 970 :: 		d = ( uint8_t )dexpon;
0x46AA	0xB2D8    UXTB	R0, R3
;conversions.c, 972 :: 		if ( d > 9 )
0x46AC	0xB2D9    UXTB	R1, R3
0x46AE	0x2909    CMP	R1, #9
0x46B0	0xD907    BLS	L__float_to_str359
;conversions.c, 974 :: 		*string++ = '0' + d / 10;
0x46B2	0x210A    MOVS	R1, #10
0x46B4	0xFBB0F1F1  UDIV	R1, R0, R1
0x46B8	0xB2C9    UXTB	R1, R1
0x46BA	0x3130    ADDS	R1, #48
0x46BC	0x7011    STRB	R1, [R2, #0]
0x46BE	0x1C53    ADDS	R3, R2, #1
;conversions.c, 975 :: 		}
0x46C0	0xE000    B	L_float_to_str142
L__float_to_str359:
;conversions.c, 972 :: 		if ( d > 9 )
0x46C2	0x4613    MOV	R3, R2
;conversions.c, 975 :: 		}
L_float_to_str142:
;conversions.c, 977 :: 		*string++ = '0' + d % 10;
0x46C4	0x220A    MOVS	R2, #10
0x46C6	0xFBB0F1F2  UDIV	R1, R0, R2
0x46CA	0xFB020111  MLS	R1, R2, R1, R0
0x46CE	0xB2C9    UXTB	R1, R1
0x46D0	0x3130    ADDS	R1, #48
0x46D2	0x7019    STRB	R1, [R3, #0]
0x46D4	0x1C58    ADDS	R0, R3, #1
;conversions.c, 978 :: 		}
0x46D6	0xE000    B	L_float_to_str140
L__float_to_str360:
;conversions.c, 961 :: 		if ( dexpon != 0 )
0x46D8	0x4610    MOV	R0, R2
;conversions.c, 978 :: 		}
L_float_to_str140:
;conversions.c, 979 :: 		*string = 0;
0x46DA	0x2100    MOVS	R1, #0
0x46DC	0x7001    STRB	R1, [R0, #0]
;conversions.c, 981 :: 		return 0;
0x46DE	0x2000    MOVS	R0, #0
;conversions.c, 982 :: 		}
L_end_float_to_str:
0x46E0	0xF8DDE000  LDR	LR, [SP, #0]
0x46E4	0xB003    ADD	SP, SP, #12
0x46E6	0x4770    BX	LR
0x46E8	0x104C0000  	?lstr_1_conversions+0
0x46EC	0x01A20000  	?lstr_2_conversions+0
0x46F0	0x658C0000  	?lstr_3_conversions+0
0x46F4	0x37BD3586  	#897988541
0x46F8	0x24004974  	#1232348160
0x46FC	0xCCCD3DCC  	#1036831949
; end of _float_to_str
_uint16_to_str:
;conversions.c, 268 :: 		void uint16_to_str( uint16_t input, char * output )
0x41F8	0xB081    SUB	SP, SP, #4
0x41FA	0x460A    MOV	R2, R1
0x41FC	0xB281    UXTH	R1, R0
;conversions.c, 273 :: 		for ( len = 0 ; len < 5 ; len++ )
0x41FE	0x2000    MOVS	R0, #0
0x4200	0xB28D    UXTH	R5, R1
0x4202	0x4611    MOV	R1, R2
L_uint16_to_str11:
0x4204	0x2805    CMP	R0, #5
0x4206	0xD205    BCS	L_uint16_to_str12
;conversions.c, 275 :: 		output[len] = ' ';
0x4208	0x180B    ADDS	R3, R1, R0
0x420A	0x2220    MOVS	R2, #32
0x420C	0x701A    STRB	R2, [R3, #0]
;conversions.c, 276 :: 		}
;conversions.c, 273 :: 		for ( len = 0 ; len < 5 ; len++ )
0x420E	0x1C40    ADDS	R0, R0, #1
0x4210	0xB2C0    UXTB	R0, R0
;conversions.c, 276 :: 		}
0x4212	0xE7F7    B	L_uint16_to_str11
L_uint16_to_str12:
;conversions.c, 278 :: 		output[len--] = 0;
0x4214	0x180B    ADDS	R3, R1, R0
0x4216	0x2200    MOVS	R2, #0
0x4218	0x701A    STRB	R2, [R3, #0]
0x421A	0x1E40    SUBS	R0, R0, #1
0x421C	0xB2C0    UXTB	R0, R0
;conversions.c, 280 :: 		while ( 1 )
L_uint16_to_str14:
;conversions.c, 282 :: 		output[len] = input % 10u + 48;
0x421E	0x180C    ADDS	R4, R1, R0
0x4220	0x230A    MOVS	R3, #10
0x4222	0xFBB5F2F3  UDIV	R2, R5, R3
0x4226	0xFB035212  MLS	R2, R3, R2, R5
0x422A	0xB292    UXTH	R2, R2
0x422C	0x3230    ADDS	R2, #48
0x422E	0x7022    STRB	R2, [R4, #0]
;conversions.c, 283 :: 		input = input / 10u;
0x4230	0x220A    MOVS	R2, #10
0x4232	0xFBB5F2F2  UDIV	R2, R5, R2
0x4236	0xB292    UXTH	R2, R2
0x4238	0xB295    UXTH	R5, R2
;conversions.c, 285 :: 		if ( input == 0 )
0x423A	0xB902    CBNZ	R2, L_uint16_to_str16
;conversions.c, 287 :: 		break;
0x423C	0xE002    B	L_uint16_to_str15
;conversions.c, 288 :: 		}
L_uint16_to_str16:
;conversions.c, 290 :: 		len--;
0x423E	0x1E40    SUBS	R0, R0, #1
0x4240	0xB2C0    UXTB	R0, R0
;conversions.c, 291 :: 		}
0x4242	0xE7EC    B	L_uint16_to_str14
L_uint16_to_str15:
;conversions.c, 292 :: 		}
L_end_uint16_to_str:
0x4244	0xB001    ADD	SP, SP, #4
0x4246	0x4770    BX	LR
; end of _uint16_to_str
main_wifiesp_str_cut_chr:
;main.c, 215 :: 		static void wifiesp_str_cut_chr(uint8_t *str, uint8_t chr)
0x42A4	0xB081    SUB	SP, SP, #4
0x42A6	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 217 :: 		uint16_t cnt_0 = 0;
;main.c, 218 :: 		uint16_t cnt_1 = 0;
;main.c, 219 :: 		for (cnt_0 = 0; cnt_0 < strlen(str); cnt_0++)
0x42AA	0x2400    MOVS	R4, #0
0x42AC	0x4607    MOV	R7, R0
0x42AE	0xB2CE    UXTB	R6, R1
L_main_wifiesp_str_cut_chr36:
0x42B0	0x4638    MOV	R0, R7
0x42B2	0xF7FFF85F  BL	_strlen+0
0x42B6	0x4284    CMP	R4, R0
0x42B8	0xD218    BCS	L_main_wifiesp_str_cut_chr37
;main.c, 221 :: 		if (str[cnt_0] == chr)
0x42BA	0x193A    ADDS	R2, R7, R4
0x42BC	0x7812    LDRB	R2, [R2, #0]
0x42BE	0x42B2    CMP	R2, R6
0x42C0	0xD110    BNE	L_main_wifiesp_str_cut_chr74
;main.c, 223 :: 		for (cnt_1 = cnt_0; cnt_1 < strlen(str); cnt_1++)
0x42C2	0xB2A5    UXTH	R5, R4
L_main_wifiesp_str_cut_chr40:
0x42C4	0x4638    MOV	R0, R7
0x42C6	0xF7FFF855  BL	_strlen+0
0x42CA	0x4285    CMP	R5, R0
0x42CC	0xD208    BCS	L_main_wifiesp_str_cut_chr41
;main.c, 225 :: 		str[cnt_1] = str[cnt_1 + 1];
0x42CE	0x197B    ADDS	R3, R7, R5
0x42D0	0x1C6A    ADDS	R2, R5, #1
0x42D2	0xB292    UXTH	R2, R2
0x42D4	0x18BA    ADDS	R2, R7, R2
0x42D6	0x7812    LDRB	R2, [R2, #0]
0x42D8	0x701A    STRB	R2, [R3, #0]
;main.c, 226 :: 		}
;main.c, 223 :: 		for (cnt_1 = cnt_0; cnt_1 < strlen(str); cnt_1++)
0x42DA	0x1C6D    ADDS	R5, R5, #1
0x42DC	0xB2AD    UXTH	R5, R5
;main.c, 226 :: 		}
0x42DE	0xE7F1    B	L_main_wifiesp_str_cut_chr40
L_main_wifiesp_str_cut_chr41:
;main.c, 227 :: 		}
0x42E0	0xB2A0    UXTH	R0, R4
0x42E2	0xE000    B	L_main_wifiesp_str_cut_chr39
L_main_wifiesp_str_cut_chr74:
;main.c, 221 :: 		if (str[cnt_0] == chr)
0x42E4	0xB2A0    UXTH	R0, R4
;main.c, 227 :: 		}
L_main_wifiesp_str_cut_chr39:
;main.c, 228 :: 		}
;main.c, 219 :: 		for (cnt_0 = 0; cnt_0 < strlen(str); cnt_0++)
0x42E6	0x1C42    ADDS	R2, R0, #1
0x42E8	0xB294    UXTH	R4, R2
;main.c, 228 :: 		}
0x42EA	0xE7E1    B	L_main_wifiesp_str_cut_chr36
L_main_wifiesp_str_cut_chr37:
;main.c, 229 :: 		}
L_end_wifiesp_str_cut_chr:
0x42EC	0xF8DDE000  LDR	LR, [SP, #0]
0x42F0	0xB001    ADD	SP, SP, #4
0x42F2	0x4770    BX	LR
; end of main_wifiesp_str_cut_chr
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 220 :: 		static void InitialSetUpRCCRCC2()
0x52E0	0xB082    SUB	SP, SP, #8
0x52E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 224 :: 		ulRCC_CR = 12345678;
0x52E6	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 225 :: 		ulRCC_PLLCFGR = 12345679;
0x52E8	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 226 :: 		ulRCC_CFGR = 12345680;
0x52EA	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 227 :: 		ulVOLTAGE_RANGE = 12345681;
0x52EC	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 228 :: 		Fosc_kHz = 12345677;
0x52EE	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 230 :: 		if ( ulVOLTAGE_RANGE == VR_2700_3600 ) {
0x52F0	0x2803    CMP	R0, #3
0x52F2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC28
;__Lib_System_4XX.c, 231 :: 		if ( Fosc_kHz > 150000 )
0x52F6	0x4893    LDR	R0, [PC, #588]
0x52F8	0x4281    CMP	R1, R0
0x52FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC29
;__Lib_System_4XX.c, 232 :: 		FLASH_ACR |= 5;
0x52FC	0x4892    LDR	R0, [PC, #584]
0x52FE	0x6800    LDR	R0, [R0, #0]
0x5300	0xF0400105  ORR	R1, R0, #5
0x5304	0x4890    LDR	R0, [PC, #576]
0x5306	0x6001    STR	R1, [R0, #0]
0x5308	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC210
L___Lib_System_4XX_InitialSetUpRCCRCC29:
;__Lib_System_4XX.c, 233 :: 		else if ( Fosc_kHz > 120000 )
0x530A	0x4890    LDR	R0, [PC, #576]
0x530C	0x4281    CMP	R1, R0
0x530E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC211
;__Lib_System_4XX.c, 234 :: 		FLASH_ACR |= 4;
0x5310	0x488D    LDR	R0, [PC, #564]
0x5312	0x6800    LDR	R0, [R0, #0]
0x5314	0xF0400104  ORR	R1, R0, #4
0x5318	0x488B    LDR	R0, [PC, #556]
0x531A	0x6001    STR	R1, [R0, #0]
0x531C	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC212
L___Lib_System_4XX_InitialSetUpRCCRCC211:
;__Lib_System_4XX.c, 235 :: 		else if ( Fosc_kHz > 90000 )
0x531E	0x488C    LDR	R0, [PC, #560]
0x5320	0x4281    CMP	R1, R0
0x5322	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC213
;__Lib_System_4XX.c, 236 :: 		FLASH_ACR |= 3;
0x5324	0x4888    LDR	R0, [PC, #544]
0x5326	0x6800    LDR	R0, [R0, #0]
0x5328	0xF0400103  ORR	R1, R0, #3
0x532C	0x4886    LDR	R0, [PC, #536]
0x532E	0x6001    STR	R1, [R0, #0]
0x5330	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC214
L___Lib_System_4XX_InitialSetUpRCCRCC213:
;__Lib_System_4XX.c, 237 :: 		else if ( Fosc_kHz > 60000 )
0x5332	0xF64E2060  MOVW	R0, #60000
0x5336	0x4281    CMP	R1, R0
0x5338	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC215
;__Lib_System_4XX.c, 238 :: 		FLASH_ACR |= 2;
0x533A	0x4883    LDR	R0, [PC, #524]
0x533C	0x6800    LDR	R0, [R0, #0]
0x533E	0xF0400102  ORR	R1, R0, #2
0x5342	0x4881    LDR	R0, [PC, #516]
0x5344	0x6001    STR	R1, [R0, #0]
0x5346	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC216
L___Lib_System_4XX_InitialSetUpRCCRCC215:
;__Lib_System_4XX.c, 239 :: 		else if ( Fosc_kHz > 30000 )
0x5348	0xF2475030  MOVW	R0, #30000
0x534C	0x4281    CMP	R1, R0
0x534E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC217
;__Lib_System_4XX.c, 240 :: 		FLASH_ACR |= 1;
0x5350	0x487D    LDR	R0, [PC, #500]
0x5352	0x6800    LDR	R0, [R0, #0]
0x5354	0xF0400101  ORR	R1, R0, #1
0x5358	0x487B    LDR	R0, [PC, #492]
0x535A	0x6001    STR	R1, [R0, #0]
0x535C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC218
L___Lib_System_4XX_InitialSetUpRCCRCC217:
;__Lib_System_4XX.c, 242 :: 		FLASH_ACR &= ~7ul;
0x535E	0x487A    LDR	R0, [PC, #488]
0x5360	0x6801    LDR	R1, [R0, #0]
0x5362	0xF06F0007  MVN	R0, #7
0x5366	0x4001    ANDS	R1, R0
0x5368	0x4877    LDR	R0, [PC, #476]
0x536A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC218:
L___Lib_System_4XX_InitialSetUpRCCRCC216:
L___Lib_System_4XX_InitialSetUpRCCRCC214:
L___Lib_System_4XX_InitialSetUpRCCRCC212:
L___Lib_System_4XX_InitialSetUpRCCRCC210:
;__Lib_System_4XX.c, 243 :: 		} else if ( ulVOLTAGE_RANGE == VR_2400_2700 ) {
0x536C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC219
L___Lib_System_4XX_InitialSetUpRCCRCC28:
0x536E	0x2802    CMP	R0, #2
0x5370	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC220
;__Lib_System_4XX.c, 244 :: 		if ( Fosc_kHz > 144000 )
0x5374	0x4877    LDR	R0, [PC, #476]
0x5376	0x4281    CMP	R1, R0
0x5378	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC221
;__Lib_System_4XX.c, 245 :: 		FLASH_ACR |= 6;
0x537A	0x4873    LDR	R0, [PC, #460]
0x537C	0x6800    LDR	R0, [R0, #0]
0x537E	0xF0400106  ORR	R1, R0, #6
0x5382	0x4871    LDR	R0, [PC, #452]
0x5384	0x6001    STR	R1, [R0, #0]
0x5386	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC222
L___Lib_System_4XX_InitialSetUpRCCRCC221:
;__Lib_System_4XX.c, 246 :: 		else if ( Fosc_kHz > 120000 )
0x5388	0x4870    LDR	R0, [PC, #448]
0x538A	0x4281    CMP	R1, R0
0x538C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC223
;__Lib_System_4XX.c, 247 :: 		FLASH_ACR |= 5;
0x538E	0x486E    LDR	R0, [PC, #440]
0x5390	0x6800    LDR	R0, [R0, #0]
0x5392	0xF0400105  ORR	R1, R0, #5
0x5396	0x486C    LDR	R0, [PC, #432]
0x5398	0x6001    STR	R1, [R0, #0]
0x539A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC224
L___Lib_System_4XX_InitialSetUpRCCRCC223:
;__Lib_System_4XX.c, 248 :: 		else if ( Fosc_kHz > 96000 )
0x539C	0x486E    LDR	R0, [PC, #440]
0x539E	0x4281    CMP	R1, R0
0x53A0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC225
;__Lib_System_4XX.c, 249 :: 		FLASH_ACR |= 4;
0x53A2	0x4869    LDR	R0, [PC, #420]
0x53A4	0x6800    LDR	R0, [R0, #0]
0x53A6	0xF0400104  ORR	R1, R0, #4
0x53AA	0x4867    LDR	R0, [PC, #412]
0x53AC	0x6001    STR	R1, [R0, #0]
0x53AE	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC226
L___Lib_System_4XX_InitialSetUpRCCRCC225:
;__Lib_System_4XX.c, 250 :: 		else if ( Fosc_kHz > 72000 )
0x53B0	0x486A    LDR	R0, [PC, #424]
0x53B2	0x4281    CMP	R1, R0
0x53B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC227
;__Lib_System_4XX.c, 251 :: 		FLASH_ACR |= 3;
0x53B6	0x4864    LDR	R0, [PC, #400]
0x53B8	0x6800    LDR	R0, [R0, #0]
0x53BA	0xF0400103  ORR	R1, R0, #3
0x53BE	0x4862    LDR	R0, [PC, #392]
0x53C0	0x6001    STR	R1, [R0, #0]
0x53C2	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC228
L___Lib_System_4XX_InitialSetUpRCCRCC227:
;__Lib_System_4XX.c, 252 :: 		else if ( Fosc_kHz > 48000 )
0x53C4	0xF64B3080  MOVW	R0, #48000
0x53C8	0x4281    CMP	R1, R0
0x53CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC229
;__Lib_System_4XX.c, 253 :: 		FLASH_ACR |= 2;
0x53CC	0x485E    LDR	R0, [PC, #376]
0x53CE	0x6800    LDR	R0, [R0, #0]
0x53D0	0xF0400102  ORR	R1, R0, #2
0x53D4	0x485C    LDR	R0, [PC, #368]
0x53D6	0x6001    STR	R1, [R0, #0]
0x53D8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC230
L___Lib_System_4XX_InitialSetUpRCCRCC229:
;__Lib_System_4XX.c, 254 :: 		else if ( Fosc_kHz > 24000 )
0x53DA	0xF64550C0  MOVW	R0, #24000
0x53DE	0x4281    CMP	R1, R0
0x53E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC231
;__Lib_System_4XX.c, 255 :: 		FLASH_ACR |= 1;
0x53E2	0x4859    LDR	R0, [PC, #356]
0x53E4	0x6800    LDR	R0, [R0, #0]
0x53E6	0xF0400101  ORR	R1, R0, #1
0x53EA	0x4857    LDR	R0, [PC, #348]
0x53EC	0x6001    STR	R1, [R0, #0]
0x53EE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC232
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 257 :: 		FLASH_ACR &= ~7ul;
0x53F0	0x4855    LDR	R0, [PC, #340]
0x53F2	0x6801    LDR	R1, [R0, #0]
0x53F4	0xF06F0007  MVN	R0, #7
0x53F8	0x4001    ANDS	R1, R0
0x53FA	0x4853    LDR	R0, [PC, #332]
0x53FC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC232:
L___Lib_System_4XX_InitialSetUpRCCRCC230:
L___Lib_System_4XX_InitialSetUpRCCRCC228:
L___Lib_System_4XX_InitialSetUpRCCRCC226:
L___Lib_System_4XX_InitialSetUpRCCRCC224:
L___Lib_System_4XX_InitialSetUpRCCRCC222:
;__Lib_System_4XX.c, 258 :: 		} else if ( ulVOLTAGE_RANGE == VR_2100_2400 ) {
0x53FE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC220:
0x5400	0x2801    CMP	R0, #1
0x5402	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
;__Lib_System_4XX.c, 259 :: 		if ( Fosc_kHz > 120000 )
0x5406	0x4851    LDR	R0, [PC, #324]
0x5408	0x4281    CMP	R1, R0
0x540A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
;__Lib_System_4XX.c, 260 :: 		FLASH_ACR |= 7;
0x540C	0x484E    LDR	R0, [PC, #312]
0x540E	0x6800    LDR	R0, [R0, #0]
0x5410	0xF0400107  ORR	R1, R0, #7
0x5414	0x484C    LDR	R0, [PC, #304]
0x5416	0x6001    STR	R1, [R0, #0]
0x5418	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 261 :: 		else if ( Fosc_kHz > 108000 )
0x541A	0x4851    LDR	R0, [PC, #324]
0x541C	0x4281    CMP	R1, R0
0x541E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
;__Lib_System_4XX.c, 262 :: 		FLASH_ACR |= 6;
0x5420	0x4849    LDR	R0, [PC, #292]
0x5422	0x6800    LDR	R0, [R0, #0]
0x5424	0xF0400106  ORR	R1, R0, #6
0x5428	0x4847    LDR	R0, [PC, #284]
0x542A	0x6001    STR	R1, [R0, #0]
0x542C	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 263 :: 		else if ( Fosc_kHz > 90000 )
0x542E	0x4848    LDR	R0, [PC, #288]
0x5430	0x4281    CMP	R1, R0
0x5432	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
;__Lib_System_4XX.c, 264 :: 		FLASH_ACR |= 5;
0x5434	0x4844    LDR	R0, [PC, #272]
0x5436	0x6800    LDR	R0, [R0, #0]
0x5438	0xF0400105  ORR	R1, R0, #5
0x543C	0x4842    LDR	R0, [PC, #264]
0x543E	0x6001    STR	R1, [R0, #0]
0x5440	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 265 :: 		else if ( Fosc_kHz > 72000 )
0x5442	0x4846    LDR	R0, [PC, #280]
0x5444	0x4281    CMP	R1, R0
0x5446	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
;__Lib_System_4XX.c, 266 :: 		FLASH_ACR |= 4;
0x5448	0x483F    LDR	R0, [PC, #252]
0x544A	0x6800    LDR	R0, [R0, #0]
0x544C	0xF0400104  ORR	R1, R0, #4
0x5450	0x483D    LDR	R0, [PC, #244]
0x5452	0x6001    STR	R1, [R0, #0]
0x5454	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 267 :: 		else if ( Fosc_kHz > 54000 )
0x5456	0xF24D20F0  MOVW	R0, #54000
0x545A	0x4281    CMP	R1, R0
0x545C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
;__Lib_System_4XX.c, 268 :: 		FLASH_ACR |= 3;
0x545E	0x483A    LDR	R0, [PC, #232]
0x5460	0x6800    LDR	R0, [R0, #0]
0x5462	0xF0400103  ORR	R1, R0, #3
0x5466	0x4838    LDR	R0, [PC, #224]
0x5468	0x6001    STR	R1, [R0, #0]
0x546A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 269 :: 		else if ( Fosc_kHz > 36000 )
0x546C	0xF64840A0  MOVW	R0, #36000
0x5470	0x4281    CMP	R1, R0
0x5472	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC245
;__Lib_System_4XX.c, 270 :: 		FLASH_ACR |= 2;
0x5474	0x4834    LDR	R0, [PC, #208]
0x5476	0x6800    LDR	R0, [R0, #0]
0x5478	0xF0400102  ORR	R1, R0, #2
0x547C	0x4832    LDR	R0, [PC, #200]
0x547E	0x6001    STR	R1, [R0, #0]
0x5480	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC246
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 271 :: 		else if ( Fosc_kHz > 18000 )
0x5482	0xF2446050  MOVW	R0, #18000
0x5486	0x4281    CMP	R1, R0
0x5488	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
;__Lib_System_4XX.c, 272 :: 		FLASH_ACR |= 1;
0x548A	0x482F    LDR	R0, [PC, #188]
0x548C	0x6800    LDR	R0, [R0, #0]
0x548E	0xF0400101  ORR	R1, R0, #1
0x5492	0x482D    LDR	R0, [PC, #180]
0x5494	0x6001    STR	R1, [R0, #0]
0x5496	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 274 :: 		FLASH_ACR &= ~7ul;
0x5498	0x482B    LDR	R0, [PC, #172]
0x549A	0x6801    LDR	R1, [R0, #0]
0x549C	0xF06F0007  MVN	R0, #7
0x54A0	0x4001    ANDS	R1, R0
0x54A2	0x4829    LDR	R0, [PC, #164]
0x54A4	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC248:
L___Lib_System_4XX_InitialSetUpRCCRCC246:
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 275 :: 		} else if ( ulVOLTAGE_RANGE == VR_1800_2100 ) {
0x54A6	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC234:
0x54A8	0x2800    CMP	R0, #0
0x54AA	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC250
;__Lib_System_4XX.c, 276 :: 		if ( Fosc_kHz > 112000 )
0x54AE	0x482D    LDR	R0, [PC, #180]
0x54B0	0x4281    CMP	R1, R0
0x54B2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
;__Lib_System_4XX.c, 277 :: 		FLASH_ACR |= 7;
0x54B4	0x4824    LDR	R0, [PC, #144]
0x54B6	0x6800    LDR	R0, [R0, #0]
0x54B8	0xF0400107  ORR	R1, R0, #7
0x54BC	0x4822    LDR	R0, [PC, #136]
0x54BE	0x6001    STR	R1, [R0, #0]
0x54C0	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 278 :: 		else if ( Fosc_kHz > 96000 )
0x54C2	0x4825    LDR	R0, [PC, #148]
0x54C4	0x4281    CMP	R1, R0
0x54C6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
;__Lib_System_4XX.c, 279 :: 		FLASH_ACR |= 6;
0x54C8	0x481F    LDR	R0, [PC, #124]
0x54CA	0x6800    LDR	R0, [R0, #0]
0x54CC	0xF0400106  ORR	R1, R0, #6
0x54D0	0x481D    LDR	R0, [PC, #116]
0x54D2	0x6001    STR	R1, [R0, #0]
0x54D4	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 280 :: 		else if ( Fosc_kHz > 80000 )
0x54D6	0x4824    LDR	R0, [PC, #144]
0x54D8	0x4281    CMP	R1, R0
0x54DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
;__Lib_System_4XX.c, 281 :: 		FLASH_ACR |= 5;
0x54DC	0x481A    LDR	R0, [PC, #104]
0x54DE	0x6800    LDR	R0, [R0, #0]
0x54E0	0xF0400105  ORR	R1, R0, #5
0x54E4	0x4818    LDR	R0, [PC, #96]
0x54E6	0x6001    STR	R1, [R0, #0]
0x54E8	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 282 :: 		else if ( Fosc_kHz > 64000 )
0x54EA	0xF5B14F7A  CMP	R1, #64000
0x54EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
;__Lib_System_4XX.c, 283 :: 		FLASH_ACR |= 4;
0x54F0	0x4815    LDR	R0, [PC, #84]
0x54F2	0x6800    LDR	R0, [R0, #0]
0x54F4	0xF0400104  ORR	R1, R0, #4
0x54F8	0x4813    LDR	R0, [PC, #76]
0x54FA	0x6001    STR	R1, [R0, #0]
0x54FC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 284 :: 		else if ( Fosc_kHz > 48000 )
0x54FE	0xF64B3080  MOVW	R0, #48000
0x5502	0x4281    CMP	R1, R0
0x5504	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC259
;__Lib_System_4XX.c, 285 :: 		FLASH_ACR |= 3;
0x5506	0x4810    LDR	R0, [PC, #64]
0x5508	0x6800    LDR	R0, [R0, #0]
0x550A	0xF0400103  ORR	R1, R0, #3
0x550E	0x480E    LDR	R0, [PC, #56]
0x5510	0x6001    STR	R1, [R0, #0]
0x5512	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC260
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 286 :: 		else if ( Fosc_kHz > 32000 )
0x5514	0xF5B14FFA  CMP	R1, #32000
0x5518	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
;__Lib_System_4XX.c, 287 :: 		FLASH_ACR |= 2;
0x551A	0x480B    LDR	R0, [PC, #44]
0x551C	0x6800    LDR	R0, [R0, #0]
0x551E	0xF0400102  ORR	R1, R0, #2
0x5522	0x4809    LDR	R0, [PC, #36]
0x5524	0x6001    STR	R1, [R0, #0]
0x5526	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 288 :: 		else if ( Fosc_kHz > 16000 )
0x5528	0xF5B15F7A  CMP	R1, #16000
0x552C	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
0x552E	0xE01D    B	#58
0x5530	0x00810100  	#16777345
0x5534	0x54100900  	#151016464
0x5538	0x94020060  	#6329346
0x553C	0x00030000  	#3
0x5540	0x90400002  	#168000
0x5544	0x49F00002  	#150000
0x5548	0x3C004002  	FLASH_ACR+0
0x554C	0xD4C00001  	#120000
0x5550	0x5F900001  	#90000
0x5554	0x32800002  	#144000
0x5558	0x77000001  	#96000
0x555C	0x19400001  	#72000
0x5560	0xA5E00001  	#108000
0x5564	0xB5800001  	#112000
0x5568	0x38800001  	#80000
;__Lib_System_4XX.c, 289 :: 		FLASH_ACR |= 1;
0x556C	0x482D    LDR	R0, [PC, #180]
0x556E	0x6800    LDR	R0, [R0, #0]
0x5570	0xF0400101  ORR	R1, R0, #1
0x5574	0x482B    LDR	R0, [PC, #172]
0x5576	0x6001    STR	R1, [R0, #0]
0x5578	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 291 :: 		FLASH_ACR &= ~7ul;
0x557A	0x482A    LDR	R0, [PC, #168]
0x557C	0x6801    LDR	R1, [R0, #0]
0x557E	0xF06F0007  MVN	R0, #7
0x5582	0x4001    ANDS	R1, R0
0x5584	0x4827    LDR	R0, [PC, #156]
0x5586	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
L___Lib_System_4XX_InitialSetUpRCCRCC260:
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 292 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
L___Lib_System_4XX_InitialSetUpRCCRCC219:
;__Lib_System_4XX.c, 295 :: 		FLASH_ACR.PRFTEN = 1;
0x5588	0x2101    MOVS	R1, #1
0x558A	0xB249    SXTB	R1, R1
0x558C	0x4826    LDR	R0, [PC, #152]
0x558E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 298 :: 		FLASH_ACR.ICEN = 1;
0x5590	0x4826    LDR	R0, [PC, #152]
0x5592	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 300 :: 		SystemClockSetDefault();
0x5594	0xF7FFFB2C  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 303 :: 		RCC_PLLCFGR = ulRCC_PLLCFGR;
0x5598	0x4825    LDR	R0, [PC, #148]
0x559A	0x6003    STR	R3, [R0, #0]
;__Lib_System_4XX.c, 306 :: 		RCC_CFGR    = ulRCC_CFGR;
0x559C	0x4825    LDR	R0, [PC, #148]
0x559E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 309 :: 		RCC_CR      = ulRCC_CR & 0x000FFFFF;
0x55A0	0x4825    LDR	R0, [PC, #148]
0x55A2	0xEA020100  AND	R1, R2, R0, LSL #0
0x55A6	0x4825    LDR	R0, [PC, #148]
0x55A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 312 :: 		if ( ulRCC_CR & ( 1ul << HSION ) ) {
0x55AA	0xF0020001  AND	R0, R2, #1
0x55AE	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC276
0x55B0	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 314 :: 		while ( ( RCC_CR & ( 1ul << HSIRDY ) ) == 0 )
L___Lib_System_4XX_InitialSetUpRCCRCC266:
0x55B2	0x4822    LDR	R0, [PC, #136]
0x55B4	0x6800    LDR	R0, [R0, #0]
0x55B6	0xF0000002  AND	R0, R0, #2
0x55BA	0x2800    CMP	R0, #0
0x55BC	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC267
;__Lib_System_4XX.c, 315 :: 		;
0x55BE	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 316 :: 		}
0x55C0	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 312 :: 		if ( ulRCC_CR & ( 1ul << HSION ) ) {
0x55C2	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 316 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 319 :: 		if ( ulRCC_CR & ( 1ul << HSEON ) ) {
0x55C4	0xF4023080  AND	R0, R2, #65536
0x55C8	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC277
;__Lib_System_4XX.c, 321 :: 		while ( ( RCC_CR & ( 1ul << HSERDY ) ) == 0 )
L___Lib_System_4XX_InitialSetUpRCCRCC269:
0x55CA	0x481C    LDR	R0, [PC, #112]
0x55CC	0x6800    LDR	R0, [R0, #0]
0x55CE	0xF4003000  AND	R0, R0, #131072
0x55D2	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC270
;__Lib_System_4XX.c, 322 :: 		;
0x55D4	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 323 :: 		}
0x55D6	0x9201    STR	R2, [SP, #4]
0x55D8	0x460A    MOV	R2, R1
0x55DA	0x9901    LDR	R1, [SP, #4]
0x55DC	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 319 :: 		if ( ulRCC_CR & ( 1ul << HSEON ) ) {
0x55DE	0x9101    STR	R1, [SP, #4]
0x55E0	0x4611    MOV	R1, R2
0x55E2	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 323 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 326 :: 		if ( ulRCC_CR & ( 1ul << PLLON ) ) {
0x55E4	0xF0017080  AND	R0, R1, #16777216
0x55E8	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC278
;__Lib_System_4XX.c, 328 :: 		RCC_CR |= ( 1ul << PLLON );
0x55EA	0x4814    LDR	R0, [PC, #80]
0x55EC	0x6800    LDR	R0, [R0, #0]
0x55EE	0xF0407180  ORR	R1, R0, #16777216
0x55F2	0x4812    LDR	R0, [PC, #72]
0x55F4	0x6001    STR	R1, [R0, #0]
0x55F6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 330 :: 		while ( ( RCC_CR & ( 1ul << PLLRDY ) ) == 0 )
L___Lib_System_4XX_InitialSetUpRCCRCC272:
0x55F8	0x4810    LDR	R0, [PC, #64]
0x55FA	0x6800    LDR	R0, [R0, #0]
0x55FC	0xF0007000  AND	R0, R0, #33554432
0x5600	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC273
;__Lib_System_4XX.c, 331 :: 		;
0x5602	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 332 :: 		}
0x5604	0x460A    MOV	R2, R1
0x5606	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 326 :: 		if ( ulRCC_CR & ( 1ul << PLLON ) ) {
;__Lib_System_4XX.c, 332 :: 		}
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 335 :: 		while ( ( RCC_CFGR & RCC_CFGR_SWS ) != ( ( ulRCC_CFGR << 2 ) & RCC_CFGR_SWS ) )
L___Lib_System_4XX_InitialSetUpRCCRCC274:
0x5608	0x480A    LDR	R0, [PC, #40]
0x560A	0x6800    LDR	R0, [R0, #0]
0x560C	0xF000010C  AND	R1, R0, #12
0x5610	0x0090    LSLS	R0, R2, #2
0x5612	0xF000000C  AND	R0, R0, #12
0x5616	0x4281    CMP	R1, R0
0x5618	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC275
;__Lib_System_4XX.c, 336 :: 		;
0x561A	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 337 :: 		}
L_end_InitialSetUpRCCRCC2:
0x561C	0xF8DDE000  LDR	LR, [SP, #0]
0x5620	0xB002    ADD	SP, SP, #8
0x5622	0x4770    BX	LR
0x5624	0x3C004002  	FLASH_ACR+0
0x5628	0x80204247  	FLASH_ACR+0
0x562C	0x80244247  	FLASH_ACR+0
0x5630	0x38044002  	RCC_PLLCFGR+0
0x5634	0x38084002  	RCC_CFGR+0
0x5638	0xFFFF000F  	#1048575
0x563C	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 202 :: 		static void SystemClockSetDefault( void )
0x4BF0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 205 :: 		RCC_CR |= ( unsigned long )0x00000001;
0x4BF2	0x480D    LDR	R0, [PC, #52]
0x4BF4	0x6800    LDR	R0, [R0, #0]
0x4BF6	0xF0400101  ORR	R1, R0, #1
0x4BFA	0x480B    LDR	R0, [PC, #44]
0x4BFC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 208 :: 		RCC_CFGR = 0x00000000;
0x4BFE	0x2100    MOVS	R1, #0
0x4C00	0x480A    LDR	R0, [PC, #40]
0x4C02	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 211 :: 		RCC_CR &= ( unsigned long )0xFEF6FFFF;
0x4C04	0x4808    LDR	R0, [PC, #32]
0x4C06	0x6801    LDR	R1, [R0, #0]
0x4C08	0x4809    LDR	R0, [PC, #36]
0x4C0A	0x4001    ANDS	R1, R0
0x4C0C	0x4806    LDR	R0, [PC, #24]
0x4C0E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 214 :: 		RCC_PLLCFGR = 0x24003010;
0x4C10	0x4908    LDR	R1, [PC, #32]
0x4C12	0x4809    LDR	R0, [PC, #36]
0x4C14	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 217 :: 		RCC_CR &= ( unsigned long )0xFFFBFFFF;
0x4C16	0x4804    LDR	R0, [PC, #16]
0x4C18	0x6801    LDR	R1, [R0, #0]
0x4C1A	0xF46F2080  MVN	R0, #262144
0x4C1E	0x4001    ANDS	R1, R0
0x4C20	0x4801    LDR	R0, [PC, #4]
0x4C22	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 218 :: 		}
L_end_SystemClockSetDefault:
0x4C24	0xB001    ADD	SP, SP, #4
0x4C26	0x4770    BX	LR
0x4C28	0x38004002  	RCC_CR+0
0x4C2C	0x38084002  	RCC_CFGR+0
0x4C30	0xFFFFFEF6  	#-17367041
0x4C34	0x30102400  	#603992080
0x4C38	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 145 :: 		static void InitialSetUpFosc()
0x5298	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 147 :: 		__System_CLOCK_IN_KHZ = 12345677;
0x529A	0x4904    LDR	R1, [PC, #16]
0x529C	0x4804    LDR	R0, [PC, #16]
0x529E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 148 :: 		_VOLTAGE_RANGE = 12345676;
0x52A0	0x4904    LDR	R1, [PC, #16]
0x52A2	0x4805    LDR	R0, [PC, #20]
0x52A4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 149 :: 		}
L_end_InitialSetUpFosc:
0x52A6	0xB001    ADD	SP, SP, #4
0x52A8	0x4770    BX	LR
0x52AA	0xBF00    NOP
0x52AC	0x90400002  	#168000
0x52B0	0x0A142000  	___System_CLOCK_IN_KHZ+0
0x52B4	0x00030000  	#3
0x52B8	0x0A182000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 96 :: 		void __GenExcept()
0x56BC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 98 :: 		while ( 1 )
L___GenExcept4:
;__Lib_System_4XX.c, 99 :: 		;
0x56BE	0xE7FE    B	L___GenExcept4
;__Lib_System_4XX.c, 100 :: 		}
L_end___GenExcept:
0x56C0	0xB001    ADD	SP, SP, #4
0x56C2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 122 :: 		void __EnableFPU()
0x56C4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 126 :: 		MOVW     R0, #0xED88
0x56C6	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 127 :: 		MOVT     R0, #0xE000
0x56CA	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 129 :: 		LDR     R1, [R0]
0x56CE	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 131 :: 		ORR     R1, R1, #0xF00000
0x56D0	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 133 :: 		STR     R1, [R0]
0x56D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 135 :: 		asm nop
0x56D6	0xBF00    NOP
;__Lib_System_4XX.c, 136 :: 		asm nop
0x56D8	0xBF00    NOP
;__Lib_System_4XX.c, 137 :: 		asm nop
0x56DA	0xBF00    NOP
;__Lib_System_4XX.c, 138 :: 		asm nop
0x56DC	0xBF00    NOP
;__Lib_System_4XX.c, 140 :: 		asm vmrs R0, FPSCR
0x56DE	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 141 :: 		R0 = R0 | ( 0b11ul << 22 ); // SWRELARM-665
0x56E2	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 142 :: 		asm vmsr FPSCR, R0
0x56E6	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 143 :: 		}
L_end___EnableFPU:
0x56EA	0xB001    ADD	SP, SP, #4
0x56EC	0x4770    BX	LR
; end of ___EnableFPU
0x659C	0xB500    PUSH	(R14)
0x659E	0xF8DFB024  LDR	R11, [PC, #36]
0x65A2	0xF8DFA024  LDR	R10, [PC, #36]
0x65A6	0xF8DFC024  LDR	R12, [PC, #36]
0x65AA	0xF7FEFB47  BL	19516
0x65AE	0xF8DFB020  LDR	R11, [PC, #32]
0x65B2	0xF8DFA020  LDR	R10, [PC, #32]
0x65B6	0xF8DFC020  LDR	R12, [PC, #32]
0x65BA	0xF7FEFB3F  BL	19516
0x65BE	0xBD00    POP	(R15)
0x65C0	0x4770    BX	LR
0x65C2	0xBF00    NOP
0x65C4	0x00002000  	#536870912
0x65C8	0x053F2000  	#536872255
0x65CC	0x56EE0000  	#22254
0x65D0	0x05402000  	#536872256
0x65D4	0x05442000  	#536872260
0x65D8	0x65880000  	#25992
0x6638	0xB500    PUSH	(R14)
0x663A	0xF8DFB010  LDR	R11, [PC, #16]
0x663E	0xF8DFA010  LDR	R10, [PC, #16]
0x6642	0xF7FEFCD5  BL	20464
0x6646	0xBD00    POP	(R15)
0x6648	0x4770    BX	LR
0x664A	0xBF00    NOP
0x664C	0x00002000  	#536870912
0x6650	0x0A1C2000  	#536873500
_UART4_IRQHandler:
;hal_ll_uart.c, 887 :: 		void MARK_AS_IRQ_HANDLER UART4_IRQHandler() MIKROC_IV(UART4_NVIC) {
0x5640	0xB430    PUSH	(R4, R5)
0x5642	0xB081    SUB	SP, SP, #4
0x5644	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 888 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART4_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x5648	0x4818    LDR	R0, [PC, #96]
0x564A	0x6800    LDR	R0, [R0, #0]
0x564C	0xF0000020  AND	R0, R0, #32
0x5650	0xB178    CBZ	R0, L_UART4_IRQHandler49
;hal_ll_uart.c, 889 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART4_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x5652	0x4817    LDR	R0, [PC, #92]
0x5654	0x6800    LDR	R0, [R0, #0]
0x5656	0xF0000020  AND	R0, R0, #32
0x565A	0xB150    CBZ	R0, L_UART4_IRQHandler50
;hal_ll_uart.c, 890 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART4_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x565C	0x4913    LDR	R1, [PC, #76]
0x565E	0x6808    LDR	R0, [R1, #0]
0x5660	0xF00030FF  AND	R0, R0, #-1
0x5664	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 891 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_4) ], HAL_LL_UART_IRQ_RX );
0x5666	0x4813    LDR	R0, [PC, #76]
0x5668	0x6800    LDR	R0, [R0, #0]
0x566A	0x2100    MOVS	R1, #0
0x566C	0x4C12    LDR	R4, [PC, #72]
0x566E	0x6824    LDR	R4, [R4, #0]
0x5670	0x47A0    BLX	R4
;hal_ll_uart.c, 892 :: 		}
L_UART4_IRQHandler50:
;hal_ll_uart.c, 893 :: 		}
L_UART4_IRQHandler49:
;hal_ll_uart.c, 894 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART4_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x5672	0x480E    LDR	R0, [PC, #56]
0x5674	0x6800    LDR	R0, [R0, #0]
0x5676	0xF0000080  AND	R0, R0, #128
0x567A	0xB188    CBZ	R0, L_UART4_IRQHandler51
;hal_ll_uart.c, 895 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART4_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x567C	0x480C    LDR	R0, [PC, #48]
0x567E	0x6800    LDR	R0, [R0, #0]
0x5680	0xF0000080  AND	R0, R0, #128
0x5684	0xB160    CBZ	R0, L_UART4_IRQHandler52
;hal_ll_uart.c, 896 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART4_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x5686	0x4A09    LDR	R2, [PC, #36]
0x5688	0x6811    LDR	R1, [R2, #0]
0x568A	0xF06F0001  MVN	R0, #1
0x568E	0xEA010000  AND	R0, R1, R0, LSL #0
0x5692	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 897 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_4) ], HAL_LL_UART_IRQ_TX );
0x5694	0x4807    LDR	R0, [PC, #28]
0x5696	0x6800    LDR	R0, [R0, #0]
0x5698	0x2101    MOVS	R1, #1
0x569A	0x4C07    LDR	R4, [PC, #28]
0x569C	0x6824    LDR	R4, [R4, #0]
0x569E	0x47A0    BLX	R4
;hal_ll_uart.c, 898 :: 		}
L_UART4_IRQHandler52:
;hal_ll_uart.c, 899 :: 		}
L_UART4_IRQHandler51:
;hal_ll_uart.c, 900 :: 		}
L_end_UART4_IRQHandler:
0x56A0	0xF8DDE000  LDR	LR, [SP, #0]
0x56A4	0xB001    ADD	SP, SP, #4
0x56A6	0xBC30    POP	(R4, R5)
0x56A8	0x4770    BX	LR
0x56AA	0xBF00    NOP
0x56AC	0x4C004000  	#1073761280
0x56B0	0x4C0C4000  	#1073761292
0x56B4	0x05D02000  	hal_ll_uart_objects+12
0x56B8	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART4_IRQHandler
_hal_uart_irq_handler:
;hal_uart.c, 512 :: 		void hal_uart_irq_handler( handle_t obj, hal_uart_irq_t event )
0x4B58	0xB083    SUB	SP, SP, #12
0x4B5A	0xF8CDE000  STR	LR, [SP, #0]
0x4B5E	0xF88D1008  STRB	R1, [SP, #8]
;hal_uart.c, 514 :: 		hal_uart_t *hal_obj = ( hal_uart_t* )obj;
0x4B62	0x9001    STR	R0, [SP, #4]
;hal_uart.c, 520 :: 		if ( event == HAL_UART_IRQ_RX )
0x4B64	0xF89D2008  LDRB	R2, [SP, #8]
0x4B68	0xB9D2    CBNZ	R2, L_hal_uart_irq_handler91
;hal_uart.c, 527 :: 		if ( ring_buf8_is_full( &hal_obj->config.rx_buf ) )
0x4B6A	0x9A01    LDR	R2, [SP, #4]
0x4B6C	0x1D12    ADDS	R2, R2, #4
0x4B6E	0x3220    ADDS	R2, #32
0x4B70	0x4610    MOV	R0, R2
0x4B72	0xF7FFFE9B  BL	_ring_buf8_is_full+0
0x4B76	0xB148    CBZ	R0, L_hal_uart_irq_handler92
;hal_uart.c, 530 :: 		hal_ll_uart_irq_disable( &hal_obj->handle, HAL_UART_IRQ_RX );
0x4B78	0x2100    MOVS	R1, #0
0x4B7A	0x9801    LDR	R0, [SP, #4]
0x4B7C	0xF7FFFBF8  BL	_hal_ll_uart_irq_disable+0
;hal_uart.c, 531 :: 		hal_obj->is_rx_irq_enabled = false;
0x4B80	0x9A01    LDR	R2, [SP, #4]
0x4B82	0xF2020349  ADDW	R3, R2, #73
0x4B86	0x2200    MOVS	R2, #0
0x4B88	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 532 :: 		return;
0x4B8A	0xE02C    B	L_end_hal_uart_irq_handler
;hal_uart.c, 533 :: 		}
L_hal_uart_irq_handler92:
;hal_uart.c, 535 :: 		rd_data = hal_ll_uart_read( &hal_obj->handle );
0x4B8C	0x9801    LDR	R0, [SP, #4]
0x4B8E	0xF7FFFF77  BL	_hal_ll_uart_read+0
;hal_uart.c, 545 :: 		ring_buf8_push( &hal_obj->config.rx_buf, rd_data );
0x4B92	0x9A01    LDR	R2, [SP, #4]
0x4B94	0x1D12    ADDS	R2, R2, #4
0x4B96	0x3220    ADDS	R2, #32
0x4B98	0xB2C1    UXTB	R1, R0
0x4B9A	0x4610    MOV	R0, R2
0x4B9C	0xF7FFFF82  BL	_ring_buf8_push+0
;hal_uart.c, 547 :: 		}
L_hal_uart_irq_handler91:
;hal_uart.c, 550 :: 		if ( event == HAL_UART_IRQ_TX )
0x4BA0	0xF89D2008  LDRB	R2, [SP, #8]
0x4BA4	0x2A01    CMP	R2, #1
0x4BA6	0xD11E    BNE	L_hal_uart_irq_handler93
;hal_uart.c, 561 :: 		wr_data = ring_buf8_pop( &hal_obj->config.tx_buf );
0x4BA8	0x9A01    LDR	R2, [SP, #4]
0x4BAA	0x1D12    ADDS	R2, R2, #4
0x4BAC	0x320C    ADDS	R2, #12
0x4BAE	0x4610    MOV	R0, R2
0x4BB0	0xF7FFFE8A  BL	_ring_buf8_pop+0
;hal_uart.c, 564 :: 		hal_ll_uart_write( &hal_obj->handle, wr_data );
0x4BB4	0xB2C1    UXTB	R1, R0
0x4BB6	0x9801    LDR	R0, [SP, #4]
0x4BB8	0xF7FFFF98  BL	_hal_ll_uart_write+0
;hal_uart.c, 569 :: 		if ( hal_obj->is_tx_irq_enabled && ring_buf8_is_empty( &hal_obj->config.tx_buf ) )
0x4BBC	0x9A01    LDR	R2, [SP, #4]
0x4BBE	0x3248    ADDS	R2, #72
0x4BC0	0x7812    LDRB	R2, [R2, #0]
0x4BC2	0xB182    CBZ	R2, L__hal_uart_irq_handler141
0x4BC4	0x9A01    LDR	R2, [SP, #4]
0x4BC6	0x1D12    ADDS	R2, R2, #4
0x4BC8	0x320C    ADDS	R2, #12
0x4BCA	0x4610    MOV	R0, R2
0x4BCC	0xF7FFFC40  BL	_ring_buf8_is_empty+0
0x4BD0	0xB148    CBZ	R0, L__hal_uart_irq_handler140
L__hal_uart_irq_handler139:
;hal_uart.c, 572 :: 		hal_ll_uart_irq_disable( &hal_obj->handle, HAL_UART_IRQ_TX );
0x4BD2	0x2101    MOVS	R1, #1
0x4BD4	0x9801    LDR	R0, [SP, #4]
0x4BD6	0xF7FFFBCB  BL	_hal_ll_uart_irq_disable+0
;hal_uart.c, 573 :: 		hal_obj->is_tx_irq_enabled = false;
0x4BDA	0x9A01    LDR	R2, [SP, #4]
0x4BDC	0xF2020348  ADDW	R3, R2, #72
0x4BE0	0x2200    MOVS	R2, #0
0x4BE2	0x701A    STRB	R2, [R3, #0]
;hal_uart.c, 574 :: 		return;
0x4BE4	0xE7FF    B	L_end_hal_uart_irq_handler
;hal_uart.c, 575 :: 		}
;hal_uart.c, 569 :: 		if ( hal_obj->is_tx_irq_enabled && ring_buf8_is_empty( &hal_obj->config.tx_buf ) )
L__hal_uart_irq_handler141:
L__hal_uart_irq_handler140:
;hal_uart.c, 576 :: 		}
L_hal_uart_irq_handler93:
;hal_uart.c, 577 :: 		}
L_end_hal_uart_irq_handler:
0x4BE6	0xF8DDE000  LDR	LR, [SP, #0]
0x4BEA	0xB003    ADD	SP, SP, #12
0x4BEC	0x4770    BX	LR
; end of _hal_uart_irq_handler
_hal_ll_uart_irq_disable:
;hal_ll_uart.c, 737 :: 		void hal_ll_uart_irq_disable( handle_t *handle, hal_ll_uart_irq_t irq )
0x4370	0xB082    SUB	SP, SP, #8
0x4372	0xF8CDE000  STR	LR, [SP, #0]
0x4376	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 739 :: 		low_level_handle = hal_ll_uart_get_handle;
0x4378	0x6802    LDR	R2, [R0, #0]
0x437A	0x6813    LDR	R3, [R2, #0]
0x437C	0x4A32    LDR	R2, [PC, #200]
0x437E	0x6013    STR	R3, [R2, #0]
;hal_ll_uart.c, 740 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x4380	0x6800    LDR	R0, [R0, #0]
0x4382	0xF7FFFE03  BL	hal_ll_uart_hal_ll_get_specifics+0
0x4386	0x4A31    LDR	R2, [PC, #196]
0x4388	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 742 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = ( hal_ll_uart_base_handle_t *)hal_ll_uart_hw_specifics_map_local->base;
0x438A	0x6802    LDR	R2, [R0, #0]
0x438C	0x4610    MOV	R0, R2
;hal_ll_uart.c, 744 :: 		switch ( irq ) {
0x438E	0xE012    B	L_hal_ll_uart_irq_disable20
;hal_ll_uart.c, 745 :: 		case HAL_LL_UART_IRQ_RX:
L_hal_ll_uart_irq_disable22:
;hal_ll_uart.c, 746 :: 		__HAL_LL_UART_DISABLE_IT( hal_ll_hw_reg, HAL_LL_UART_IT_RXNE );
0x4390	0xF200040C  ADDW	R4, R0, #12
0x4394	0x6823    LDR	R3, [R4, #0]
0x4396	0xF06F0220  MVN	R2, #32
0x439A	0xEA030202  AND	R2, R3, R2, LSL #0
0x439E	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 747 :: 		break;
0x43A0	0xE00E    B	L_hal_ll_uart_irq_disable21
;hal_ll_uart.c, 749 :: 		case HAL_LL_UART_IRQ_TX:
L_hal_ll_uart_irq_disable23:
;hal_ll_uart.c, 750 :: 		__HAL_LL_UART_DISABLE_IT( hal_ll_hw_reg, HAL_LL_UART_IT_TXE );
0x43A2	0xF200040C  ADDW	R4, R0, #12
0x43A6	0x6823    LDR	R3, [R4, #0]
0x43A8	0xF06F0280  MVN	R2, #128
0x43AC	0xEA030202  AND	R2, R3, R2, LSL #0
0x43B0	0x6022    STR	R2, [R4, #0]
;hal_ll_uart.c, 751 :: 		break;
0x43B2	0xE005    B	L_hal_ll_uart_irq_disable21
;hal_ll_uart.c, 753 :: 		default:
L_hal_ll_uart_irq_disable24:
;hal_ll_uart.c, 754 :: 		break;
0x43B4	0xE004    B	L_hal_ll_uart_irq_disable21
;hal_ll_uart.c, 755 :: 		}
L_hal_ll_uart_irq_disable20:
0x43B6	0x2D00    CMP	R5, #0
0x43B8	0xD0EA    BEQ	L_hal_ll_uart_irq_disable22
0x43BA	0x2D01    CMP	R5, #1
0x43BC	0xD0F1    BEQ	L_hal_ll_uart_irq_disable23
0x43BE	0xE7F9    B	L_hal_ll_uart_irq_disable24
L_hal_ll_uart_irq_disable21:
;hal_ll_uart.c, 758 :: 		if ( ( !check_reg_bit( &hal_ll_hw_reg->cr1, HAL_LL_UART_SR_RXNE ) ) &&
0x43C0	0xF200020C  ADDW	R2, R0, #12
0x43C4	0x6812    LDR	R2, [R2, #0]
0x43C6	0xF0020220  AND	R2, R2, #32
;hal_ll_uart.c, 759 :: 		( !check_reg_bit( &hal_ll_hw_reg->cr1, HAL_LL_UART_SR_TXE ) ) )
0x43CA	0x2A00    CMP	R2, #0
0x43CC	0xD138    BNE	L__hal_ll_uart_irq_disable165
0x43CE	0xF200020C  ADDW	R2, R0, #12
0x43D2	0x6812    LDR	R2, [R2, #0]
0x43D4	0xF0020280  AND	R2, R2, #128
0x43D8	0x2A00    CMP	R2, #0
0x43DA	0xD131    BNE	L__hal_ll_uart_irq_disable164
L__hal_ll_uart_irq_disable163:
;hal_ll_uart.c, 761 :: 		switch ( hal_ll_uart_hw_specifics_map_local->module_index )
0x43DC	0x4A1B    LDR	R2, [PC, #108]
0x43DE	0x6812    LDR	R2, [R2, #0]
0x43E0	0x1D12    ADDS	R2, R2, #4
0x43E2	0x9201    STR	R2, [SP, #4]
0x43E4	0xE018    B	L_hal_ll_uart_irq_disable28
;hal_ll_uart.c, 764 :: 		case hal_ll_uart_module_num(UART_MODULE_1):
L_hal_ll_uart_irq_disable30:
;hal_ll_uart.c, 765 :: 		hal_ll_core_disable_irq( UART1_NVIC );
0x43E6	0x2035    MOVS	R0, #53
0x43E8	0xF7FFFB3A  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 766 :: 		break;
0x43EC	0xE028    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 769 :: 		case hal_ll_uart_module_num(UART_MODULE_2):
L_hal_ll_uart_irq_disable31:
;hal_ll_uart.c, 770 :: 		hal_ll_core_disable_irq( UART2_NVIC );
0x43EE	0x2036    MOVS	R0, #54
0x43F0	0xF7FFFB36  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 771 :: 		break;
0x43F4	0xE024    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 774 :: 		case hal_ll_uart_module_num(UART_MODULE_3):
L_hal_ll_uart_irq_disable32:
;hal_ll_uart.c, 775 :: 		hal_ll_core_disable_irq( UART3_NVIC );
0x43F6	0x2037    MOVS	R0, #55
0x43F8	0xF7FFFB32  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 776 :: 		break;
0x43FC	0xE020    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 779 :: 		case hal_ll_uart_module_num(UART_MODULE_4):
L_hal_ll_uart_irq_disable33:
;hal_ll_uart.c, 780 :: 		hal_ll_core_disable_irq( UART4_NVIC );
0x43FE	0x2044    MOVS	R0, #68
0x4400	0xF7FFFB2E  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 781 :: 		break;
0x4404	0xE01C    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 784 :: 		case hal_ll_uart_module_num(UART_MODULE_5):
L_hal_ll_uart_irq_disable34:
;hal_ll_uart.c, 785 :: 		hal_ll_core_disable_irq( UART5_NVIC );
0x4406	0x2045    MOVS	R0, #69
0x4408	0xF7FFFB2A  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 786 :: 		break;
0x440C	0xE018    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 789 :: 		case hal_ll_uart_module_num(UART_MODULE_6):
L_hal_ll_uart_irq_disable35:
;hal_ll_uart.c, 790 :: 		hal_ll_core_disable_irq( UART6_NVIC );
0x440E	0x2057    MOVS	R0, #87
0x4410	0xF7FFFB26  BL	_hal_ll_core_disable_irq+0
;hal_ll_uart.c, 791 :: 		break;
0x4414	0xE014    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 814 :: 		default:
L_hal_ll_uart_irq_disable36:
;hal_ll_uart.c, 815 :: 		break;
0x4416	0xE013    B	L_hal_ll_uart_irq_disable29
;hal_ll_uart.c, 816 :: 		}
L_hal_ll_uart_irq_disable28:
0x4418	0x9B01    LDR	R3, [SP, #4]
0x441A	0x881A    LDRH	R2, [R3, #0]
0x441C	0x2A00    CMP	R2, #0
0x441E	0xD0E2    BEQ	L_hal_ll_uart_irq_disable30
0x4420	0x881A    LDRH	R2, [R3, #0]
0x4422	0x2A01    CMP	R2, #1
0x4424	0xD0E3    BEQ	L_hal_ll_uart_irq_disable31
0x4426	0x881A    LDRH	R2, [R3, #0]
0x4428	0x2A02    CMP	R2, #2
0x442A	0xD0E4    BEQ	L_hal_ll_uart_irq_disable32
0x442C	0x881A    LDRH	R2, [R3, #0]
0x442E	0x2A03    CMP	R2, #3
0x4430	0xD0E5    BEQ	L_hal_ll_uart_irq_disable33
0x4432	0x881A    LDRH	R2, [R3, #0]
0x4434	0x2A04    CMP	R2, #4
0x4436	0xD0E6    BEQ	L_hal_ll_uart_irq_disable34
0x4438	0x881A    LDRH	R2, [R3, #0]
0x443A	0x2A05    CMP	R2, #5
0x443C	0xD0E7    BEQ	L_hal_ll_uart_irq_disable35
0x443E	0xE7EA    B	L_hal_ll_uart_irq_disable36
L_hal_ll_uart_irq_disable29:
;hal_ll_uart.c, 817 :: 		}
;hal_ll_uart.c, 759 :: 		( !check_reg_bit( &hal_ll_hw_reg->cr1, HAL_LL_UART_SR_TXE ) ) )
L__hal_ll_uart_irq_disable165:
L__hal_ll_uart_irq_disable164:
;hal_ll_uart.c, 818 :: 		}
L_end_hal_ll_uart_irq_disable:
0x4440	0xF8DDE000  LDR	LR, [SP, #0]
0x4444	0xB002    ADD	SP, SP, #8
0x4446	0x4770    BX	LR
0x4448	0x05B82000  	hal_ll_uart_low_level_handle+0
0x444C	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_irq_disable
_hal_ll_core_disable_irq:
;hal_ll_core.c, 63 :: 		void hal_ll_core_disable_irq( uint8_t IRQn )
0x3A60	0xB081    SUB	SP, SP, #4
0x3A62	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_core.c, 65 :: 		hal_ll_core_port_nvic_disable_irq( IRQn );
0x3A66	0xF7FFFE59  BL	_hal_ll_core_port_nvic_disable_irq+0
;hal_ll_core.c, 66 :: 		}
L_end_hal_ll_core_disable_irq:
0x3A6A	0xF8DDE000  LDR	LR, [SP, #0]
0x3A6E	0xB001    ADD	SP, SP, #4
0x3A70	0x4770    BX	LR
; end of _hal_ll_core_disable_irq
_hal_ll_core_port_nvic_disable_irq:
;hal_ll_core_port.c, 80 :: 		void hal_ll_core_port_nvic_disable_irq( uint8_t IRQn )
0x371C	0xB081    SUB	SP, SP, #4
;hal_ll_core_port.c, 82 :: 		switch ( IRQn )
0x371E	0xE020    B	L_hal_ll_core_port_nvic_disable_irq12
;hal_ll_core_port.c, 84 :: 		case HAL_LL_CORE_IVT_INT_MEM_MANAGE:
L_hal_ll_core_port_nvic_disable_irq14:
;hal_ll_core_port.c, 85 :: 		clear_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_MEMFAULTENA_BIT );
0x3720	0x4B2E    LDR	R3, [PC, #184]
0x3722	0x681A    LDR	R2, [R3, #0]
0x3724	0xF46F3180  MVN	R1, #65536
0x3728	0xEA020101  AND	R1, R2, R1, LSL #0
0x372C	0x6019    STR	R1, [R3, #0]
;hal_ll_core_port.c, 86 :: 		break;
0x372E	0xE021    B	L_hal_ll_core_port_nvic_disable_irq13
;hal_ll_core_port.c, 87 :: 		case HAL_LL_CORE_IVT_INT_BUS_FAULT:
L_hal_ll_core_port_nvic_disable_irq15:
;hal_ll_core_port.c, 88 :: 		clear_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_BUSFAULTENA_BIT );
0x3730	0x4B2B    LDR	R3, [PC, #172]
0x3732	0x681A    LDR	R2, [R3, #0]
0x3734	0xF46F3100  MVN	R1, #131072
0x3738	0xEA020101  AND	R1, R2, R1, LSL #0
0x373C	0x6019    STR	R1, [R3, #0]
;hal_ll_core_port.c, 89 :: 		break;
0x373E	0xE019    B	L_hal_ll_core_port_nvic_disable_irq13
;hal_ll_core_port.c, 90 :: 		case HAL_LL_CORE_IVT_INT_USAGE_FAULT:
L_hal_ll_core_port_nvic_disable_irq16:
;hal_ll_core_port.c, 91 :: 		clear_reg_bit( HAL_LL_CORE_SCB_SHCRS, HAL_LL_CORE_IVT_USGFAULTENA_BIT );
0x3740	0x4B28    LDR	R3, [PC, #160]
0x3742	0x681A    LDR	R2, [R3, #0]
0x3744	0xF46F2180  MVN	R1, #262144
0x3748	0xEA020101  AND	R1, R2, R1, LSL #0
0x374C	0x6019    STR	R1, [R3, #0]
;hal_ll_core_port.c, 92 :: 		break;
0x374E	0xE011    B	L_hal_ll_core_port_nvic_disable_irq13
;hal_ll_core_port.c, 93 :: 		case HAL_LL_CORE_IVT_INT_SYS_TICK:
L_hal_ll_core_port_nvic_disable_irq17:
;hal_ll_core_port.c, 94 :: 		clear_reg_bit( HAL_LL_CORE_STK_CTRL, HAL_LL_CORE_IVT_TICKINT_BIT );
0x3750	0x4B25    LDR	R3, [PC, #148]
0x3752	0x681A    LDR	R2, [R3, #0]
0x3754	0xF06F0102  MVN	R1, #2
0x3758	0xEA020101  AND	R1, R2, R1, LSL #0
0x375C	0x6019    STR	R1, [R3, #0]
;hal_ll_core_port.c, 95 :: 		break;
0x375E	0xE009    B	L_hal_ll_core_port_nvic_disable_irq13
;hal_ll_core_port.c, 97 :: 		default: // If none of the above, exit switch
L_hal_ll_core_port_nvic_disable_irq18:
;hal_ll_core_port.c, 98 :: 		break;
0x3760	0xE008    B	L_hal_ll_core_port_nvic_disable_irq13
;hal_ll_core_port.c, 99 :: 		}
L_hal_ll_core_port_nvic_disable_irq12:
0x3762	0x2804    CMP	R0, #4
0x3764	0xD0DC    BEQ	L_hal_ll_core_port_nvic_disable_irq14
0x3766	0x2805    CMP	R0, #5
0x3768	0xD0E2    BEQ	L_hal_ll_core_port_nvic_disable_irq15
0x376A	0x2806    CMP	R0, #6
0x376C	0xD0E8    BEQ	L_hal_ll_core_port_nvic_disable_irq16
0x376E	0x280F    CMP	R0, #15
0x3770	0xD0EE    BEQ	L_hal_ll_core_port_nvic_disable_irq17
0x3772	0xE7F5    B	L_hal_ll_core_port_nvic_disable_irq18
L_hal_ll_core_port_nvic_disable_irq13:
;hal_ll_core_port.c, 102 :: 		if ( IRQn >= 80 )
0x3774	0x2850    CMP	R0, #80
0x3776	0xD30E    BCC	L_hal_ll_core_port_nvic_disable_irq19
;hal_ll_core_port.c, 104 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ICER_2, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x3778	0xF2A00110  SUBW	R1, R0, #16
0x377C	0xB209    SXTH	R1, R1
0x377E	0xF001021F  AND	R2, R1, #31
0x3782	0xB212    SXTH	R2, R2
0x3784	0xF04F0101  MOV	R1, #1
0x3788	0xFA01F302  LSL	R3, R1, R2
0x378C	0x4A17    LDR	R2, [PC, #92]
0x378E	0x6811    LDR	R1, [R2, #0]
0x3790	0x4319    ORRS	R1, R3
0x3792	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 105 :: 		} else if ( IRQn >= 48 ) {
0x3794	0xE020    B	L_hal_ll_core_port_nvic_disable_irq20
L_hal_ll_core_port_nvic_disable_irq19:
0x3796	0x2830    CMP	R0, #48
0x3798	0xD30E    BCC	L_hal_ll_core_port_nvic_disable_irq21
;hal_ll_core_port.c, 106 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ICER_1, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x379A	0xF2A00110  SUBW	R1, R0, #16
0x379E	0xB209    SXTH	R1, R1
0x37A0	0xF001021F  AND	R2, R1, #31
0x37A4	0xB212    SXTH	R2, R2
0x37A6	0xF04F0101  MOV	R1, #1
0x37AA	0xFA01F302  LSL	R3, R1, R2
0x37AE	0x4A10    LDR	R2, [PC, #64]
0x37B0	0x6811    LDR	R1, [R2, #0]
0x37B2	0x4319    ORRS	R1, R3
0x37B4	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 107 :: 		} else if ( IRQn >= 16 ) {
0x37B6	0xE00F    B	L_hal_ll_core_port_nvic_disable_irq22
L_hal_ll_core_port_nvic_disable_irq21:
0x37B8	0x2810    CMP	R0, #16
0x37BA	0xD30D    BCC	L_hal_ll_core_port_nvic_disable_irq23
;hal_ll_core_port.c, 108 :: 		set_reg_bit( HAL_LL_CORE_NVIC_ICER_0, ( ( hal_ll_core_irq( IRQn ) ) & HAL_LL_CORE_IRQ_MASK ) );
0x37BC	0xF2A00110  SUBW	R1, R0, #16
0x37C0	0xB209    SXTH	R1, R1
0x37C2	0xF001021F  AND	R2, R1, #31
0x37C6	0xB212    SXTH	R2, R2
0x37C8	0xF04F0101  MOV	R1, #1
0x37CC	0xFA01F302  LSL	R3, R1, R2
0x37D0	0x4A08    LDR	R2, [PC, #32]
0x37D2	0x6811    LDR	R1, [R2, #0]
0x37D4	0x4319    ORRS	R1, R3
0x37D6	0x6011    STR	R1, [R2, #0]
;hal_ll_core_port.c, 109 :: 		}
L_hal_ll_core_port_nvic_disable_irq23:
L_hal_ll_core_port_nvic_disable_irq22:
L_hal_ll_core_port_nvic_disable_irq20:
;hal_ll_core_port.c, 110 :: 		}
L_end_hal_ll_core_port_nvic_disable_irq:
0x37D8	0xB001    ADD	SP, SP, #4
0x37DA	0x4770    BX	LR
0x37DC	0xED24E000  	3758157092
0x37E0	0xED24E000  	3758157092
0x37E4	0xED24E000  	3758157092
0x37E8	0xE010E000  	3758153744
0x37EC	0xE188E000  	3758154120
0x37F0	0xE184E000  	3758154116
0x37F4	0xE180E000  	3758154112
; end of _hal_ll_core_port_nvic_disable_irq
_hal_ll_uart_read:
;hal_ll_uart.c, 827 :: 		uint8_t hal_ll_uart_read( handle_t *handle ) {
0x4A80	0xB081    SUB	SP, SP, #4
0x4A82	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 828 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x4A86	0x6800    LDR	R0, [R0, #0]
0x4A88	0xF7FFFA80  BL	hal_ll_uart_hal_ll_get_specifics+0
0x4A8C	0x4904    LDR	R1, [PC, #16]
0x4A8E	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 829 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = ( hal_ll_uart_base_handle_t *)hal_ll_uart_hw_specifics_map_local->base;
0x4A90	0x6801    LDR	R1, [R0, #0]
;hal_ll_uart.c, 831 :: 		return ( hal_ll_hw_reg->dr );
0x4A92	0x1D09    ADDS	R1, R1, #4
0x4A94	0x6809    LDR	R1, [R1, #0]
0x4A96	0xB2C8    UXTB	R0, R1
;hal_ll_uart.c, 832 :: 		}
L_end_hal_ll_uart_read:
0x4A98	0xF8DDE000  LDR	LR, [SP, #0]
0x4A9C	0xB001    ADD	SP, SP, #4
0x4A9E	0x4770    BX	LR
0x4AA0	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_read
_hal_ll_uart_write:
;hal_ll_uart.c, 820 :: 		void hal_ll_uart_write( handle_t *handle, uint8_t wr_data) {
0x4AEC	0xB081    SUB	SP, SP, #4
0x4AEE	0xF8CDE000  STR	LR, [SP, #0]
0x4AF2	0xB2CD    UXTB	R5, R1
;hal_ll_uart.c, 821 :: 		hal_ll_uart_hw_specifics_map_local = hal_ll_get_specifics(hal_ll_uart_get_module_state_address);
0x4AF4	0x6800    LDR	R0, [R0, #0]
0x4AF6	0xF7FFFA49  BL	hal_ll_uart_hal_ll_get_specifics+0
0x4AFA	0x4A04    LDR	R2, [PC, #16]
0x4AFC	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 822 :: 		hal_ll_uart_base_handle_t *hal_ll_hw_reg = ( hal_ll_uart_base_handle_t *)hal_ll_uart_hw_specifics_map_local->base;
0x4AFE	0x6802    LDR	R2, [R0, #0]
;hal_ll_uart.c, 824 :: 		hal_ll_hw_reg->dr = wr_data;
0x4B00	0x1D12    ADDS	R2, R2, #4
0x4B02	0x6015    STR	R5, [R2, #0]
;hal_ll_uart.c, 825 :: 		}
L_end_hal_ll_uart_write:
0x4B04	0xF8DDE000  LDR	LR, [SP, #0]
0x4B08	0xB001    ADD	SP, SP, #4
0x4B0A	0x4770    BX	LR
0x4B0C	0x05BC2000  	hal_ll_uart_hal_ll_uart_hw_specifics_map_local+0
; end of _hal_ll_uart_write
_UART5_IRQHandler:
;hal_ll_uart.c, 904 :: 		void MARK_AS_IRQ_HANDLER UART5_IRQHandler() MIKROC_IV(UART5_NVIC) {
0x50A8	0xB430    PUSH	(R4, R5)
0x50AA	0xB081    SUB	SP, SP, #4
0x50AC	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 905 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART5_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x50B0	0x4818    LDR	R0, [PC, #96]
0x50B2	0x6800    LDR	R0, [R0, #0]
0x50B4	0xF0000020  AND	R0, R0, #32
0x50B8	0xB178    CBZ	R0, L_UART5_IRQHandler53
;hal_ll_uart.c, 906 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART5_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x50BA	0x4817    LDR	R0, [PC, #92]
0x50BC	0x6800    LDR	R0, [R0, #0]
0x50BE	0xF0000020  AND	R0, R0, #32
0x50C2	0xB150    CBZ	R0, L_UART5_IRQHandler54
;hal_ll_uart.c, 907 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART5_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x50C4	0x4913    LDR	R1, [PC, #76]
0x50C6	0x6808    LDR	R0, [R1, #0]
0x50C8	0xF00030FF  AND	R0, R0, #-1
0x50CC	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 908 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_5) ], HAL_LL_UART_IRQ_RX );
0x50CE	0x4813    LDR	R0, [PC, #76]
0x50D0	0x6800    LDR	R0, [R0, #0]
0x50D2	0x2100    MOVS	R1, #0
0x50D4	0x4C12    LDR	R4, [PC, #72]
0x50D6	0x6824    LDR	R4, [R4, #0]
0x50D8	0x47A0    BLX	R4
;hal_ll_uart.c, 909 :: 		}
L_UART5_IRQHandler54:
;hal_ll_uart.c, 910 :: 		}
L_UART5_IRQHandler53:
;hal_ll_uart.c, 911 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART5_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x50DA	0x480E    LDR	R0, [PC, #56]
0x50DC	0x6800    LDR	R0, [R0, #0]
0x50DE	0xF0000080  AND	R0, R0, #128
0x50E2	0xB188    CBZ	R0, L_UART5_IRQHandler55
;hal_ll_uart.c, 912 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART5_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x50E4	0x480C    LDR	R0, [PC, #48]
0x50E6	0x6800    LDR	R0, [R0, #0]
0x50E8	0xF0000080  AND	R0, R0, #128
0x50EC	0xB160    CBZ	R0, L_UART5_IRQHandler56
;hal_ll_uart.c, 913 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART5_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x50EE	0x4A09    LDR	R2, [PC, #36]
0x50F0	0x6811    LDR	R1, [R2, #0]
0x50F2	0xF06F0001  MVN	R0, #1
0x50F6	0xEA010000  AND	R0, R1, R0, LSL #0
0x50FA	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 914 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_5) ], HAL_LL_UART_IRQ_TX );
0x50FC	0x4807    LDR	R0, [PC, #28]
0x50FE	0x6800    LDR	R0, [R0, #0]
0x5100	0x2101    MOVS	R1, #1
0x5102	0x4C07    LDR	R4, [PC, #28]
0x5104	0x6824    LDR	R4, [R4, #0]
0x5106	0x47A0    BLX	R4
;hal_ll_uart.c, 915 :: 		}
L_UART5_IRQHandler56:
;hal_ll_uart.c, 916 :: 		}
L_UART5_IRQHandler55:
;hal_ll_uart.c, 917 :: 		}
L_end_UART5_IRQHandler:
0x5108	0xF8DDE000  LDR	LR, [SP, #0]
0x510C	0xB001    ADD	SP, SP, #4
0x510E	0xBC30    POP	(R4, R5)
0x5110	0x4770    BX	LR
0x5112	0xBF00    NOP
0x5114	0x50004000  	#1073762304
0x5118	0x500C4000  	#1073762316
0x511C	0x05D42000  	hal_ll_uart_objects+16
0x5120	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART5_IRQHandler
_UART6_IRQHandler:
;hal_ll_uart.c, 921 :: 		void MARK_AS_IRQ_HANDLER UART6_IRQHandler() MIKROC_IV(UART6_NVIC) {
0x502C	0xB430    PUSH	(R4, R5)
0x502E	0xB081    SUB	SP, SP, #4
0x5030	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 922 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART6_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x5034	0x4818    LDR	R0, [PC, #96]
0x5036	0x6800    LDR	R0, [R0, #0]
0x5038	0xF0000020  AND	R0, R0, #32
0x503C	0xB178    CBZ	R0, L_UART6_IRQHandler57
;hal_ll_uart.c, 923 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART6_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x503E	0x4817    LDR	R0, [PC, #92]
0x5040	0x6800    LDR	R0, [R0, #0]
0x5042	0xF0000020  AND	R0, R0, #32
0x5046	0xB150    CBZ	R0, L_UART6_IRQHandler58
;hal_ll_uart.c, 924 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART6_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x5048	0x4913    LDR	R1, [PC, #76]
0x504A	0x6808    LDR	R0, [R1, #0]
0x504C	0xF00030FF  AND	R0, R0, #-1
0x5050	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 925 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_6) ], HAL_LL_UART_IRQ_RX );
0x5052	0x4813    LDR	R0, [PC, #76]
0x5054	0x6800    LDR	R0, [R0, #0]
0x5056	0x2100    MOVS	R1, #0
0x5058	0x4C12    LDR	R4, [PC, #72]
0x505A	0x6824    LDR	R4, [R4, #0]
0x505C	0x47A0    BLX	R4
;hal_ll_uart.c, 926 :: 		}
L_UART6_IRQHandler58:
;hal_ll_uart.c, 927 :: 		}
L_UART6_IRQHandler57:
;hal_ll_uart.c, 928 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART6_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x505E	0x480E    LDR	R0, [PC, #56]
0x5060	0x6800    LDR	R0, [R0, #0]
0x5062	0xF0000080  AND	R0, R0, #128
0x5066	0xB188    CBZ	R0, L_UART6_IRQHandler59
;hal_ll_uart.c, 929 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART6_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x5068	0x480C    LDR	R0, [PC, #48]
0x506A	0x6800    LDR	R0, [R0, #0]
0x506C	0xF0000080  AND	R0, R0, #128
0x5070	0xB160    CBZ	R0, L_UART6_IRQHandler60
;hal_ll_uart.c, 930 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART6_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x5072	0x4A09    LDR	R2, [PC, #36]
0x5074	0x6811    LDR	R1, [R2, #0]
0x5076	0xF06F0001  MVN	R0, #1
0x507A	0xEA010000  AND	R0, R1, R0, LSL #0
0x507E	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 931 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_6) ], HAL_LL_UART_IRQ_TX );
0x5080	0x4807    LDR	R0, [PC, #28]
0x5082	0x6800    LDR	R0, [R0, #0]
0x5084	0x2101    MOVS	R1, #1
0x5086	0x4C07    LDR	R4, [PC, #28]
0x5088	0x6824    LDR	R4, [R4, #0]
0x508A	0x47A0    BLX	R4
;hal_ll_uart.c, 932 :: 		}
L_UART6_IRQHandler60:
;hal_ll_uart.c, 933 :: 		}
L_UART6_IRQHandler59:
;hal_ll_uart.c, 934 :: 		}
L_end_UART6_IRQHandler:
0x508C	0xF8DDE000  LDR	LR, [SP, #0]
0x5090	0xB001    ADD	SP, SP, #4
0x5092	0xBC30    POP	(R4, R5)
0x5094	0x4770    BX	LR
0x5096	0xBF00    NOP
0x5098	0x14004001  	#1073812480
0x509C	0x140C4001  	#1073812492
0x50A0	0x05D82000  	hal_ll_uart_objects+20
0x50A4	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART6_IRQHandler
_UART1_IRQHandler:
;hal_ll_uart.c, 836 :: 		void MARK_AS_IRQ_HANDLER UART1_IRQHandler() MIKROC_IV(UART1_NVIC) {
0x5124	0xB430    PUSH	(R4, R5)
0x5126	0xB081    SUB	SP, SP, #4
0x5128	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 837 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART1_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x512C	0x4818    LDR	R0, [PC, #96]
0x512E	0x6800    LDR	R0, [R0, #0]
0x5130	0xF0000020  AND	R0, R0, #32
0x5134	0xB178    CBZ	R0, L_UART1_IRQHandler37
;hal_ll_uart.c, 838 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART1_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x5136	0x4817    LDR	R0, [PC, #92]
0x5138	0x6800    LDR	R0, [R0, #0]
0x513A	0xF0000020  AND	R0, R0, #32
0x513E	0xB150    CBZ	R0, L_UART1_IRQHandler38
;hal_ll_uart.c, 839 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART1_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x5140	0x4913    LDR	R1, [PC, #76]
0x5142	0x6808    LDR	R0, [R1, #0]
0x5144	0xF00030FF  AND	R0, R0, #-1
0x5148	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 840 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_1) ], HAL_LL_UART_IRQ_RX );
0x514A	0x4813    LDR	R0, [PC, #76]
0x514C	0x6800    LDR	R0, [R0, #0]
0x514E	0x2100    MOVS	R1, #0
0x5150	0x4C12    LDR	R4, [PC, #72]
0x5152	0x6824    LDR	R4, [R4, #0]
0x5154	0x47A0    BLX	R4
;hal_ll_uart.c, 841 :: 		}
L_UART1_IRQHandler38:
;hal_ll_uart.c, 842 :: 		}
L_UART1_IRQHandler37:
;hal_ll_uart.c, 843 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART1_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x5156	0x480E    LDR	R0, [PC, #56]
0x5158	0x6800    LDR	R0, [R0, #0]
0x515A	0xF0000080  AND	R0, R0, #128
0x515E	0xB188    CBZ	R0, L_UART1_IRQHandler39
;hal_ll_uart.c, 844 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART1_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x5160	0x480C    LDR	R0, [PC, #48]
0x5162	0x6800    LDR	R0, [R0, #0]
0x5164	0xF0000080  AND	R0, R0, #128
0x5168	0xB160    CBZ	R0, L_UART1_IRQHandler40
;hal_ll_uart.c, 845 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART1_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x516A	0x4A09    LDR	R2, [PC, #36]
0x516C	0x6811    LDR	R1, [R2, #0]
0x516E	0xF06F0001  MVN	R0, #1
0x5172	0xEA010000  AND	R0, R1, R0, LSL #0
0x5176	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 846 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_1) ], HAL_LL_UART_IRQ_TX );
0x5178	0x4807    LDR	R0, [PC, #28]
0x517A	0x6800    LDR	R0, [R0, #0]
0x517C	0x2101    MOVS	R1, #1
0x517E	0x4C07    LDR	R4, [PC, #28]
0x5180	0x6824    LDR	R4, [R4, #0]
0x5182	0x47A0    BLX	R4
;hal_ll_uart.c, 847 :: 		}
L_UART1_IRQHandler40:
;hal_ll_uart.c, 848 :: 		}
L_UART1_IRQHandler39:
;hal_ll_uart.c, 849 :: 		}
L_end_UART1_IRQHandler:
0x5184	0xF8DDE000  LDR	LR, [SP, #0]
0x5188	0xB001    ADD	SP, SP, #4
0x518A	0xBC30    POP	(R4, R5)
0x518C	0x4770    BX	LR
0x518E	0xBF00    NOP
0x5190	0x10004001  	#1073811456
0x5194	0x100C4001  	#1073811468
0x5198	0x05C42000  	hal_ll_uart_objects+0
0x519C	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART1_IRQHandler
_UART2_IRQHandler:
;hal_ll_uart.c, 853 :: 		void MARK_AS_IRQ_HANDLER UART2_IRQHandler() MIKROC_IV(UART2_NVIC) {
0x521C	0xB430    PUSH	(R4, R5)
0x521E	0xB081    SUB	SP, SP, #4
0x5220	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 854 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART2_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x5224	0x4818    LDR	R0, [PC, #96]
0x5226	0x6800    LDR	R0, [R0, #0]
0x5228	0xF0000020  AND	R0, R0, #32
0x522C	0xB178    CBZ	R0, L_UART2_IRQHandler41
;hal_ll_uart.c, 855 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART2_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x522E	0x4817    LDR	R0, [PC, #92]
0x5230	0x6800    LDR	R0, [R0, #0]
0x5232	0xF0000020  AND	R0, R0, #32
0x5236	0xB150    CBZ	R0, L_UART2_IRQHandler42
;hal_ll_uart.c, 856 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART2_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x5238	0x4913    LDR	R1, [PC, #76]
0x523A	0x6808    LDR	R0, [R1, #0]
0x523C	0xF00030FF  AND	R0, R0, #-1
0x5240	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 857 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_2) ], HAL_LL_UART_IRQ_RX );
0x5242	0x4813    LDR	R0, [PC, #76]
0x5244	0x6800    LDR	R0, [R0, #0]
0x5246	0x2100    MOVS	R1, #0
0x5248	0x4C12    LDR	R4, [PC, #72]
0x524A	0x6824    LDR	R4, [R4, #0]
0x524C	0x47A0    BLX	R4
;hal_ll_uart.c, 858 :: 		}
L_UART2_IRQHandler42:
;hal_ll_uart.c, 859 :: 		}
L_UART2_IRQHandler41:
;hal_ll_uart.c, 860 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART2_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x524E	0x480E    LDR	R0, [PC, #56]
0x5250	0x6800    LDR	R0, [R0, #0]
0x5252	0xF0000080  AND	R0, R0, #128
0x5256	0xB188    CBZ	R0, L_UART2_IRQHandler43
;hal_ll_uart.c, 861 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART2_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x5258	0x480C    LDR	R0, [PC, #48]
0x525A	0x6800    LDR	R0, [R0, #0]
0x525C	0xF0000080  AND	R0, R0, #128
0x5260	0xB160    CBZ	R0, L_UART2_IRQHandler44
;hal_ll_uart.c, 862 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART2_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x5262	0x4A09    LDR	R2, [PC, #36]
0x5264	0x6811    LDR	R1, [R2, #0]
0x5266	0xF06F0001  MVN	R0, #1
0x526A	0xEA010000  AND	R0, R1, R0, LSL #0
0x526E	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 863 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_2) ], HAL_LL_UART_IRQ_TX );
0x5270	0x4807    LDR	R0, [PC, #28]
0x5272	0x6800    LDR	R0, [R0, #0]
0x5274	0x2101    MOVS	R1, #1
0x5276	0x4C07    LDR	R4, [PC, #28]
0x5278	0x6824    LDR	R4, [R4, #0]
0x527A	0x47A0    BLX	R4
;hal_ll_uart.c, 864 :: 		}
L_UART2_IRQHandler44:
;hal_ll_uart.c, 865 :: 		}
L_UART2_IRQHandler43:
;hal_ll_uart.c, 866 :: 		}
L_end_UART2_IRQHandler:
0x527C	0xF8DDE000  LDR	LR, [SP, #0]
0x5280	0xB001    ADD	SP, SP, #4
0x5282	0xBC30    POP	(R4, R5)
0x5284	0x4770    BX	LR
0x5286	0xBF00    NOP
0x5288	0x44004000  	#1073759232
0x528C	0x440C4000  	#1073759244
0x5290	0x05C82000  	hal_ll_uart_objects+4
0x5294	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART2_IRQHandler
_UART3_IRQHandler:
;hal_ll_uart.c, 870 :: 		void MARK_AS_IRQ_HANDLER UART3_IRQHandler() MIKROC_IV(UART3_NVIC) {
0x51A0	0xB430    PUSH	(R4, R5)
0x51A2	0xB081    SUB	SP, SP, #4
0x51A4	0xF8CDE000  STR	LR, [SP, #0]
;hal_ll_uart.c, 871 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART3_BASE_ADDRESS , HAL_LL_UART_STATUS_RXNE_FLAG ) ) {
0x51A8	0x4818    LDR	R0, [PC, #96]
0x51AA	0x6800    LDR	R0, [R0, #0]
0x51AC	0xF0000020  AND	R0, R0, #32
0x51B0	0xB178    CBZ	R0, L_UART3_IRQHandler45
;hal_ll_uart.c, 872 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART3_BASE_ADDRESS, HAL_LL_UART_IT_RXNE ) ) != 0 ) {
0x51B2	0x4817    LDR	R0, [PC, #92]
0x51B4	0x6800    LDR	R0, [R0, #0]
0x51B6	0xF0000020  AND	R0, R0, #32
0x51BA	0xB150    CBZ	R0, L_UART3_IRQHandler46
;hal_ll_uart.c, 873 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART3_BASE_ADDRESS, HAL_LL_UART_STATUS_RXNE_FLAG );
0x51BC	0x4913    LDR	R1, [PC, #76]
0x51BE	0x6808    LDR	R0, [R1, #0]
0x51C0	0xF00030FF  AND	R0, R0, #-1
0x51C4	0x6008    STR	R0, [R1, #0]
;hal_ll_uart.c, 874 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_3) ], HAL_LL_UART_IRQ_RX );
0x51C6	0x4813    LDR	R0, [PC, #76]
0x51C8	0x6800    LDR	R0, [R0, #0]
0x51CA	0x2100    MOVS	R1, #0
0x51CC	0x4C12    LDR	R4, [PC, #72]
0x51CE	0x6824    LDR	R4, [R4, #0]
0x51D0	0x47A0    BLX	R4
;hal_ll_uart.c, 875 :: 		}
L_UART3_IRQHandler46:
;hal_ll_uart.c, 876 :: 		}
L_UART3_IRQHandler45:
;hal_ll_uart.c, 877 :: 		if( hal_ll_uart_get_status_flags( HAL_LL_UART3_BASE_ADDRESS , HAL_LL_UART_STATUS_TXE_FLAG ) ) {
0x51D2	0x480E    LDR	R0, [PC, #56]
0x51D4	0x6800    LDR	R0, [R0, #0]
0x51D6	0xF0000080  AND	R0, R0, #128
0x51DA	0xB188    CBZ	R0, L_UART3_IRQHandler47
;hal_ll_uart.c, 878 :: 		if( ( __HAL_LL_UART_GET_IT_SOURCE( HAL_LL_UART3_BASE_ADDRESS, HAL_LL_UART_IT_TXE ) ) != 0 ) {
0x51DC	0x480C    LDR	R0, [PC, #48]
0x51DE	0x6800    LDR	R0, [R0, #0]
0x51E0	0xF0000080  AND	R0, R0, #128
0x51E4	0xB160    CBZ	R0, L_UART3_IRQHandler48
;hal_ll_uart.c, 879 :: 		hal_ll_uart_clear_status_flag( HAL_LL_UART3_BASE_ADDRESS, HAL_LL_UART_STATUS_TXE_FLAG );
0x51E6	0x4A09    LDR	R2, [PC, #36]
0x51E8	0x6811    LDR	R1, [R2, #0]
0x51EA	0xF06F0001  MVN	R0, #1
0x51EE	0xEA010000  AND	R0, R1, R0, LSL #0
0x51F2	0x6010    STR	R0, [R2, #0]
;hal_ll_uart.c, 880 :: 		irq_handler( objects[ hal_ll_uart_module_num(UART_MODULE_3) ], HAL_LL_UART_IRQ_TX );
0x51F4	0x4807    LDR	R0, [PC, #28]
0x51F6	0x6800    LDR	R0, [R0, #0]
0x51F8	0x2101    MOVS	R1, #1
0x51FA	0x4C07    LDR	R4, [PC, #28]
0x51FC	0x6824    LDR	R4, [R4, #0]
0x51FE	0x47A0    BLX	R4
;hal_ll_uart.c, 881 :: 		}
L_UART3_IRQHandler48:
;hal_ll_uart.c, 882 :: 		}
L_UART3_IRQHandler47:
;hal_ll_uart.c, 883 :: 		}
L_end_UART3_IRQHandler:
0x5200	0xF8DDE000  LDR	LR, [SP, #0]
0x5204	0xB001    ADD	SP, SP, #4
0x5206	0xBC30    POP	(R4, R5)
0x5208	0x4770    BX	LR
0x520A	0xBF00    NOP
0x520C	0x48004000  	#1073760256
0x5210	0x480C4000  	#1073760268
0x5214	0x05CC2000  	hal_ll_uart_objects+8
0x5218	0x05C02000  	hal_ll_uart_irq_handler+0
; end of _UART3_IRQHandler
;conversions.c,0 :: ?lstr_2_conversions [2]
0x01A2	0x0030 ;?lstr_2_conversions+0
; end of ?lstr_2_conversions
;wifiesp.c,0 :: ?lstr_3_wifiesp [2]
0x03FE	0x003D ;?lstr_3_wifiesp+0
; end of ?lstr_3_wifiesp
;main.c,0 :: ?lstr_41_main [2]
0x0586	0x007D ;?lstr_41_main+0
; end of ?lstr_41_main
;main.c,0 :: ?lstr_20_main [2]
0x0A42	0x0022 ;?lstr_20_main+0
; end of ?lstr_20_main
;log.c,0 :: ?lstr_3_log [2]
0x0AA6	0x000A ;?lstr_3_log+0
; end of ?lstr_3_log
;main.c,0 :: ?lstr_24_main [2]
0x0C4E	0x0022 ;?lstr_24_main+0
; end of ?lstr_24_main
;main.c,0 :: ?lstr_54_main [2]
0x0DB2	0x002C ;?lstr_54_main+0
; end of ?lstr_54_main
;log.c,0 :: ?lstr_4_log [2]
0x0E32	0x000A ;?lstr_4_log+0
; end of ?lstr_4_log
;conversions.c,0 :: ?lstr_1_conversions [4]
0x104C	0x004E614E ;?lstr_1_conversions+0
; end of ?lstr_1_conversions
;main.c,0 :: ?lstr_22_main [4]
0x3BA4	0x00222C22 ;?lstr_22_main+0
; end of ?lstr_22_main
;,0 :: _initBlock_10 [2]
; Containing: ?ICScstdio_buffPos [1]
;             ?ICScstdio_lastPos [1]
0x56EE	0x0000 ;_initBlock_10+0 : ?ICScstdio_buffPos at 0x56EE : ?ICScstdio_lastPos at 0x56EF
; end of _initBlock_10
;cstdio.c,0 :: ?ICScstdio___debugBuffer [48]
0x56F0	0x00000000 ;?ICScstdio___debugBuffer+0
0x56F4	0x00000000 ;?ICScstdio___debugBuffer+4
0x56F8	0x00000000 ;?ICScstdio___debugBuffer+8
0x56FC	0x00000000 ;?ICScstdio___debugBuffer+12
0x5700	0x00000000 ;?ICScstdio___debugBuffer+16
0x5704	0x00000000 ;?ICScstdio___debugBuffer+20
0x5708	0x00000000 ;?ICScstdio___debugBuffer+24
0x570C	0x00000000 ;?ICScstdio___debugBuffer+28
0x5710	0x00000000 ;?ICScstdio___debugBuffer+32
0x5714	0x00000000 ;?ICScstdio___debugBuffer+36
0x5718	0x00000000 ;?ICScstdio___debugBuffer+40
0x571C	0x00000000 ;?ICScstdio___debugBuffer+44
; end of ?ICScstdio___debugBuffer
;cstdio.c,0 :: ?ICScstdio_counterID [2]
0x5720	0x0000 ;?ICScstdio_counterID+0
; end of ?ICScstdio_counterID
;drv_analog_in.c,0 :: ?ICSdrv_analog_in__owner [4]
0x5722	0x00000000 ;?ICSdrv_analog_in__owner+0
; end of ?ICSdrv_analog_in__owner
;drv_uart.c,0 :: ?ICSdrv_uart__owner [4]
0x5726	0x00000000 ;?ICSdrv_uart__owner+0
; end of ?ICSdrv_uart__owner
;hal_adc.c,0 :: ?ICShal_adc_hal_owner [4]
0x572A	0x00000000 ;?ICShal_adc_hal_owner+0
; end of ?ICShal_adc_hal_owner
;hal_ll_adc.c,0 :: ?ICShal_ll_adc_hal_ll_module_state [36]
0x572E	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+0
0x5732	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+4
0x5736	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+8
0x573A	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+12
0x573E	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+16
0x5742	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+20
0x5746	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+24
0x574A	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+28
0x574E	0x00000000 ;?ICShal_ll_adc_hal_ll_module_state+32
; end of ?ICShal_ll_adc_hal_ll_module_state
;hal_ll_adc.c,0 :: ?ICShal_ll_adc_hal_ll_adc_hw_specifics_map [96]
0x5752	0x40012000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+0
0x5756	0xFFFF0000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+4
0x575A	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+8
0x575E	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+12
0x5762	0x00000004 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+16
0x5766	0x000000FF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+20
0x576A	0x40012100 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+24
0x576E	0xFFFF0001 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+28
0x5772	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+32
0x5776	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+36
0x577A	0x00000004 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+40
0x577E	0x000000FF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+44
0x5782	0x40012200 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+48
0x5786	0xFFFF0002 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+52
0x578A	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+56
0x578E	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+60
0x5792	0x00000004 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+64
0x5796	0x000000FF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+68
0x579A	0xFFFFFFFF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+72
0x579E	0xFFFF00FF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+76
0x57A2	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+80
0x57A6	0x00000000 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+84
0x57AA	0x00000004 ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+88
0x57AE	0x000000FF ;?ICShal_ll_adc_hal_ll_adc_hw_specifics_map+92
; end of ?ICShal_ll_adc_hal_ll_adc_hw_specifics_map
;hal_ll_uart.c,0 :: ?ICShal_ll_uart_hal_ll_module_state [72]
0x57B2	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+0
0x57B6	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+4
0x57BA	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+8
0x57BE	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+12
0x57C2	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+16
0x57C6	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+20
0x57CA	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+24
0x57CE	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+28
0x57D2	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+32
0x57D6	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+36
0x57DA	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+40
0x57DE	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+44
0x57E2	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+48
0x57E6	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+52
0x57EA	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+56
0x57EE	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+60
0x57F2	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+64
0x57F6	0x00000000 ;?ICShal_ll_uart_hal_ll_module_state+68
; end of ?ICShal_ll_uart_hal_ll_module_state
;hal_ll_uart.c,0 :: ?ICShal_ll_uart_hal_ll_uart_hw_specifics_map [252]
0x57FA	0x40011000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+0
0x57FE	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+4
0x5802	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+8
0x5806	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+12
0x580A	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+16
0x580E	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+20
0x5812	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+24
0x5816	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+28
0x581A	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+32
0x581E	0x40004400 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+36
0x5822	0x00000001 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+40
0x5826	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+44
0x582A	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+48
0x582E	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+52
0x5832	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+56
0x5836	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+60
0x583A	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+64
0x583E	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+68
0x5842	0x40004800 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+72
0x5846	0x00000002 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+76
0x584A	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+80
0x584E	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+84
0x5852	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+88
0x5856	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+92
0x585A	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+96
0x585E	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+100
0x5862	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+104
0x5866	0x40004C00 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+108
0x586A	0x00000003 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+112
0x586E	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+116
0x5872	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+120
0x5876	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+124
0x587A	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+128
0x587E	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+132
0x5882	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+136
0x5886	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+140
0x588A	0x40005000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+144
0x588E	0x00000004 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+148
0x5892	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+152
0x5896	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+156
0x589A	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+160
0x589E	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+164
0x58A2	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+168
0x58A6	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+172
0x58AA	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+176
0x58AE	0x40011400 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+180
0x58B2	0x00000005 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+184
0x58B6	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+188
0x58BA	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+192
0x58BE	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+196
0x58C2	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+200
0x58C6	0x0001C200 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+204
0x58CA	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+208
0x58CE	0x00010100 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+212
0x58D2	0xFFFFFFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+216
0x58D6	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+220
0x58DA	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+224
0x58DE	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+228
0x58E2	0x0000FFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+232
0x58E6	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+236
0x58EA	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+240
0x58EE	0x00000000 ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+244
0x58F2	0x00FFFFFF ;?ICShal_ll_uart_hal_ll_uart_hw_specifics_map+248
; end of ?ICShal_ll_uart_hal_ll_uart_hw_specifics_map
;hal_uart.c,0 :: ?ICShal_uart_hal_owner [4]
0x58F6	0x00000000 ;?ICShal_uart_hal_owner+0
; end of ?ICShal_uart_hal_owner
;,0 :: _initBlock_21 [20]
; Containing: ?ICS?lstr7_log [9]
;             ?ICS?lstr8_log [10]
;             ?ICShal_ll_uart_hal_ll_get_specifics_hal_ll_module_error_L0 [1]
0x58FA	0x464E495B ;_initBlock_21+0 : ?ICS?lstr7_log at 0x58FA
0x58FE	0x203A5D4F ;_initBlock_21+4
0x5902	0x52455B00 ;_initBlock_21+8 : ?ICS?lstr8_log at 0x5903
0x5906	0x5D524F52 ;_initBlock_21+12
0x590A	0x0600203A ;_initBlock_21+16 : ?ICShal_ll_uart_hal_ll_get_specifics_hal_ll_module_error_L0 at 0x590D
; end of _initBlock_21
;main.c,0 :: ?ICSmain_app_buf_len [4]
0x590E	0x00000000 ;?ICSmain_app_buf_len+0
; end of ?ICSmain_app_buf_len
;main.c,0 :: ?ICSmain_app_buf [610]
0x5912	0x00000000 ;?ICSmain_app_buf+0
0x5916	0x00000000 ;?ICSmain_app_buf+4
0x591A	0x00000000 ;?ICSmain_app_buf+8
0x591E	0x00000000 ;?ICSmain_app_buf+12
0x5922	0x00000000 ;?ICSmain_app_buf+16
0x5926	0x00000000 ;?ICSmain_app_buf+20
0x592A	0x00000000 ;?ICSmain_app_buf+24
0x592E	0x00000000 ;?ICSmain_app_buf+28
0x5932	0x00000000 ;?ICSmain_app_buf+32
0x5936	0x00000000 ;?ICSmain_app_buf+36
0x593A	0x00000000 ;?ICSmain_app_buf+40
0x593E	0x00000000 ;?ICSmain_app_buf+44
0x5942	0x00000000 ;?ICSmain_app_buf+48
0x5946	0x00000000 ;?ICSmain_app_buf+52
0x594A	0x00000000 ;?ICSmain_app_buf+56
0x594E	0x00000000 ;?ICSmain_app_buf+60
0x5952	0x00000000 ;?ICSmain_app_buf+64
0x5956	0x00000000 ;?ICSmain_app_buf+68
0x595A	0x00000000 ;?ICSmain_app_buf+72
0x595E	0x00000000 ;?ICSmain_app_buf+76
0x5962	0x00000000 ;?ICSmain_app_buf+80
0x5966	0x00000000 ;?ICSmain_app_buf+84
0x596A	0x00000000 ;?ICSmain_app_buf+88
0x596E	0x00000000 ;?ICSmain_app_buf+92
0x5972	0x00000000 ;?ICSmain_app_buf+96
0x5976	0x00000000 ;?ICSmain_app_buf+100
0x597A	0x00000000 ;?ICSmain_app_buf+104
0x597E	0x00000000 ;?ICSmain_app_buf+108
0x5982	0x00000000 ;?ICSmain_app_buf+112
0x5986	0x00000000 ;?ICSmain_app_buf+116
0x598A	0x00000000 ;?ICSmain_app_buf+120
0x598E	0x00000000 ;?ICSmain_app_buf+124
0x5992	0x00000000 ;?ICSmain_app_buf+128
0x5996	0x00000000 ;?ICSmain_app_buf+132
0x599A	0x00000000 ;?ICSmain_app_buf+136
0x599E	0x00000000 ;?ICSmain_app_buf+140
0x59A2	0x00000000 ;?ICSmain_app_buf+144
0x59A6	0x00000000 ;?ICSmain_app_buf+148
0x59AA	0x00000000 ;?ICSmain_app_buf+152
0x59AE	0x00000000 ;?ICSmain_app_buf+156
0x59B2	0x00000000 ;?ICSmain_app_buf+160
0x59B6	0x00000000 ;?ICSmain_app_buf+164
0x59BA	0x00000000 ;?ICSmain_app_buf+168
0x59BE	0x00000000 ;?ICSmain_app_buf+172
0x59C2	0x00000000 ;?ICSmain_app_buf+176
0x59C6	0x00000000 ;?ICSmain_app_buf+180
0x59CA	0x00000000 ;?ICSmain_app_buf+184
0x59CE	0x00000000 ;?ICSmain_app_buf+188
0x59D2	0x00000000 ;?ICSmain_app_buf+192
0x59D6	0x00000000 ;?ICSmain_app_buf+196
0x59DA	0x00000000 ;?ICSmain_app_buf+200
0x59DE	0x00000000 ;?ICSmain_app_buf+204
0x59E2	0x00000000 ;?ICSmain_app_buf+208
0x59E6	0x00000000 ;?ICSmain_app_buf+212
0x59EA	0x00000000 ;?ICSmain_app_buf+216
0x59EE	0x00000000 ;?ICSmain_app_buf+220
0x59F2	0x00000000 ;?ICSmain_app_buf+224
0x59F6	0x00000000 ;?ICSmain_app_buf+228
0x59FA	0x00000000 ;?ICSmain_app_buf+232
0x59FE	0x00000000 ;?ICSmain_app_buf+236
0x5A02	0x00000000 ;?ICSmain_app_buf+240
0x5A06	0x00000000 ;?ICSmain_app_buf+244
0x5A0A	0x00000000 ;?ICSmain_app_buf+248
0x5A0E	0x00000000 ;?ICSmain_app_buf+252
0x5A12	0x00000000 ;?ICSmain_app_buf+256
0x5A16	0x00000000 ;?ICSmain_app_buf+260
0x5A1A	0x00000000 ;?ICSmain_app_buf+264
0x5A1E	0x00000000 ;?ICSmain_app_buf+268
0x5A22	0x00000000 ;?ICSmain_app_buf+272
0x5A26	0x00000000 ;?ICSmain_app_buf+276
0x5A2A	0x00000000 ;?ICSmain_app_buf+280
0x5A2E	0x00000000 ;?ICSmain_app_buf+284
0x5A32	0x00000000 ;?ICSmain_app_buf+288
0x5A36	0x00000000 ;?ICSmain_app_buf+292
0x5A3A	0x00000000 ;?ICSmain_app_buf+296
0x5A3E	0x00000000 ;?ICSmain_app_buf+300
0x5A42	0x00000000 ;?ICSmain_app_buf+304
0x5A46	0x00000000 ;?ICSmain_app_buf+308
0x5A4A	0x00000000 ;?ICSmain_app_buf+312
0x5A4E	0x00000000 ;?ICSmain_app_buf+316
0x5A52	0x00000000 ;?ICSmain_app_buf+320
0x5A56	0x00000000 ;?ICSmain_app_buf+324
0x5A5A	0x00000000 ;?ICSmain_app_buf+328
0x5A5E	0x00000000 ;?ICSmain_app_buf+332
0x5A62	0x00000000 ;?ICSmain_app_buf+336
0x5A66	0x00000000 ;?ICSmain_app_buf+340
0x5A6A	0x00000000 ;?ICSmain_app_buf+344
0x5A6E	0x00000000 ;?ICSmain_app_buf+348
0x5A72	0x00000000 ;?ICSmain_app_buf+352
0x5A76	0x00000000 ;?ICSmain_app_buf+356
0x5A7A	0x00000000 ;?ICSmain_app_buf+360
0x5A7E	0x00000000 ;?ICSmain_app_buf+364
0x5A82	0x00000000 ;?ICSmain_app_buf+368
0x5A86	0x00000000 ;?ICSmain_app_buf+372
0x5A8A	0x00000000 ;?ICSmain_app_buf+376
0x5A8E	0x00000000 ;?ICSmain_app_buf+380
0x5A92	0x00000000 ;?ICSmain_app_buf+384
0x5A96	0x00000000 ;?ICSmain_app_buf+388
0x5A9A	0x00000000 ;?ICSmain_app_buf+392
0x5A9E	0x00000000 ;?ICSmain_app_buf+396
0x5AA2	0x00000000 ;?ICSmain_app_buf+400
0x5AA6	0x00000000 ;?ICSmain_app_buf+404
0x5AAA	0x00000000 ;?ICSmain_app_buf+408
0x5AAE	0x00000000 ;?ICSmain_app_buf+412
0x5AB2	0x00000000 ;?ICSmain_app_buf+416
0x5AB6	0x00000000 ;?ICSmain_app_buf+420
0x5ABA	0x00000000 ;?ICSmain_app_buf+424
0x5ABE	0x00000000 ;?ICSmain_app_buf+428
0x5AC2	0x00000000 ;?ICSmain_app_buf+432
0x5AC6	0x00000000 ;?ICSmain_app_buf+436
0x5ACA	0x00000000 ;?ICSmain_app_buf+440
0x5ACE	0x00000000 ;?ICSmain_app_buf+444
0x5AD2	0x00000000 ;?ICSmain_app_buf+448
0x5AD6	0x00000000 ;?ICSmain_app_buf+452
0x5ADA	0x00000000 ;?ICSmain_app_buf+456
0x5ADE	0x00000000 ;?ICSmain_app_buf+460
0x5AE2	0x00000000 ;?ICSmain_app_buf+464
0x5AE6	0x00000000 ;?ICSmain_app_buf+468
0x5AEA	0x00000000 ;?ICSmain_app_buf+472
0x5AEE	0x00000000 ;?ICSmain_app_buf+476
0x5AF2	0x00000000 ;?ICSmain_app_buf+480
0x5AF6	0x00000000 ;?ICSmain_app_buf+484
0x5AFA	0x00000000 ;?ICSmain_app_buf+488
0x5AFE	0x00000000 ;?ICSmain_app_buf+492
0x5B02	0x00000000 ;?ICSmain_app_buf+496
0x5B06	0x00000000 ;?ICSmain_app_buf+500
0x5B0A	0x00000000 ;?ICSmain_app_buf+504
0x5B0E	0x00000000 ;?ICSmain_app_buf+508
0x5B12	0x00000000 ;?ICSmain_app_buf+512
0x5B16	0x00000000 ;?ICSmain_app_buf+516
0x5B1A	0x00000000 ;?ICSmain_app_buf+520
0x5B1E	0x00000000 ;?ICSmain_app_buf+524
0x5B22	0x00000000 ;?ICSmain_app_buf+528
0x5B26	0x00000000 ;?ICSmain_app_buf+532
0x5B2A	0x00000000 ;?ICSmain_app_buf+536
0x5B2E	0x00000000 ;?ICSmain_app_buf+540
0x5B32	0x00000000 ;?ICSmain_app_buf+544
0x5B36	0x00000000 ;?ICSmain_app_buf+548
0x5B3A	0x00000000 ;?ICSmain_app_buf+552
0x5B3E	0x00000000 ;?ICSmain_app_buf+556
0x5B42	0x00000000 ;?ICSmain_app_buf+560
0x5B46	0x00000000 ;?ICSmain_app_buf+564
0x5B4A	0x00000000 ;?ICSmain_app_buf+568
0x5B4E	0x00000000 ;?ICSmain_app_buf+572
0x5B52	0x00000000 ;?ICSmain_app_buf+576
0x5B56	0x00000000 ;?ICSmain_app_buf+580
0x5B5A	0x00000000 ;?ICSmain_app_buf+584
0x5B5E	0x00000000 ;?ICSmain_app_buf+588
0x5B62	0x00000000 ;?ICSmain_app_buf+592
0x5B66	0x00000000 ;?ICSmain_app_buf+596
0x5B6A	0x00000000 ;?ICSmain_app_buf+600
0x5B6E	0x00000000 ;?ICSmain_app_buf+604
0x5B72	0x0000 ;?ICSmain_app_buf+608
; end of ?ICSmain_app_buf
;,0 :: _initBlock_24 [6]
; Containing: ?ICS?lstr11_main [3]
;             ?ICS?lstr12_main [3]
0x5B74	0x4F005441 ;_initBlock_24+0 : ?ICS?lstr11_main at 0x5B74 : ?ICS?lstr12_main at 0x5B77
0x5B78	0x004B ;_initBlock_24+4
; end of _initBlock_24
;,0 :: _initBlock_25 [14]
; Containing: ?ICS?lstr13_main [11]
;             ?ICS?lstr14_main [3]
0x5B7A	0x522B5441 ;_initBlock_25+0 : ?ICS?lstr13_main at 0x5B7A
0x5B7E	0x4F545345 ;_initBlock_25+4
0x5B82	0x4F004552 ;_initBlock_25+8 : ?ICS?lstr14_main at 0x5B85
0x5B86	0x004B ;_initBlock_25+12
; end of _initBlock_25
;,0 :: _initBlock_26 [10]
; Containing: ?ICS?lstr15_main [7]
;             ?ICS?lstr16_main [3]
0x5B88	0x472B5441 ;_initBlock_26+0 : ?ICS?lstr15_main at 0x5B88
0x5B8C	0x4F00524D ;_initBlock_26+4 : ?ICS?lstr16_main at 0x5B8F
0x5B90	0x004B ;_initBlock_26+8
; end of _initBlock_26
;main.c,0 :: ?ICS?lstr17_main [10]
0x5B92	0x432B5441 ;?ICS?lstr17_main+0
0x5B96	0x444F4D57 ;?ICS?lstr17_main+4
0x5B9A	0x0045 ;?ICS?lstr17_main+8
; end of ?ICS?lstr17_main
;main.c,0 :: ?ICS?lstr18_main [2]
0x5B9C	0x0031 ;?ICS?lstr18_main+0
; end of ?ICS?lstr18_main
;,0 :: _initBlock_29 [12]
; Containing: ?ICS?lstr19_main [3]
;             ?ICS?lstr25_main [9]
0x5B9E	0x41004B4F ;_initBlock_29+0 : ?ICS?lstr19_main at 0x5B9E : ?ICS?lstr25_main at 0x5BA1
0x5BA2	0x57432B54 ;_initBlock_29+4
0x5BA6	0x0050414A ;_initBlock_29+8
; end of _initBlock_29
;,0 :: _initBlock_30 [18]
; Containing: ?ICS?lstr26_main [3]
;             ?ICS?lstr27_main [10]
;             ?ICS?lstr28_main [2]
;             ?ICS?lstr29_main [3]
0x5BAA	0x41004B4F ;_initBlock_30+0 : ?ICS?lstr26_main at 0x5BAA : ?ICS?lstr27_main at 0x5BAD
0x5BAE	0x49432B54 ;_initBlock_30+4
0x5BB2	0x58554D50 ;_initBlock_30+8
0x5BB6	0x4F003100 ;_initBlock_30+12 : ?ICS?lstr28_main at 0x5BB7 : ?ICS?lstr29_main at 0x5BB9
0x5BBA	0x004B ;_initBlock_30+16
; end of _initBlock_30
;,0 :: _initBlock_31 [18]
; Containing: ?ICS?lstr30_main [13]
;             ?ICS?lstr31_main [5]
0x5BBC	0x432B5441 ;_initBlock_31+0 : ?ICS?lstr30_main at 0x5BBC
0x5BC0	0x45535049 ;_initBlock_31+4
0x5BC4	0x52455652 ;_initBlock_31+8
0x5BC8	0x382C3100 ;_initBlock_31+12 : ?ICS?lstr31_main at 0x5BC9
0x5BCC	0x0030 ;_initBlock_31+16
; end of _initBlock_31
;,0 :: _initBlock_32 [12]
; Containing: ?ICS?lstr32_main [3]
;             ?ICS?lstr33_main [9]
0x5BCE	0x41004B4F ;_initBlock_32+0 : ?ICS?lstr32_main at 0x5BCE : ?ICS?lstr33_main at 0x5BD1
0x5BD2	0x49432B54 ;_initBlock_32+4
0x5BD6	0x00525346 ;_initBlock_32+8
; end of _initBlock_32
;,0 :: _initBlock_33 [8]
; Containing: ?ICS?lstr34_main [3]
;             ?ICS?lstr37_main [5]
0x5BDA	0x2B004B4F ;_initBlock_33+0 : ?ICS?lstr34_main at 0x5BDA : ?ICS?lstr37_main at 0x5BDD
0x5BDE	0x00445049 ;_initBlock_33+4
; end of _initBlock_33
;main.c,0 :: ?ICS_page_len [10]
0x5BE2	0x00000000 ;?ICS_page_len+0
0x5BE6	0x00000000 ;?ICS_page_len+4
0x5BEA	0x0000 ;?ICS_page_len+8
; end of ?ICS_page_len
;main.c,0 :: ?ICSmain_link_id [2]
0x5BEC	0x0000 ;?ICSmain_link_id+0
; end of ?ICSmain_link_id
;main.c,0 :: ?ICS_send_buf [10]
0x5BEE	0x00000000 ;?ICS_send_buf+0
0x5BF2	0x00000000 ;?ICS_send_buf+4
0x5BF6	0x0000 ;?ICS_send_buf+8
; end of ?ICS_send_buf
;,0 :: _initBlock_37 [36]
; Containing: ?ICS?lstr55_main [11]
;             ?ICS?lstr56_main [2]
;             ?ICS?lstr57_main [8]
;             ?ICS?lstr58_main [12]
;             ?ICS?lstr59_main [3]
0x5BF8	0x432B5441 ;_initBlock_37+0 : ?ICS?lstr55_main at 0x5BF8
0x5BFC	0x45535049 ;_initBlock_37+4
0x5C00	0x3E00444E ;_initBlock_37+8 : ?ICS?lstr56_main at 0x5C03
0x5C04	0x4E455300 ;_initBlock_37+12 : ?ICS?lstr57_main at 0x5C05
0x5C08	0x4B4F2044 ;_initBlock_37+16
0x5C0C	0x2B544100 ;_initBlock_37+20 : ?ICS?lstr58_main at 0x5C0D
0x5C10	0x43504943 ;_initBlock_37+24
0x5C14	0x45534F4C ;_initBlock_37+28
0x5C18	0x004B4F00 ;_initBlock_37+32 : ?ICS?lstr59_main at 0x5C19
; end of _initBlock_37
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x5C1C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x5C20	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x5C24	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x5C28	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;hal_ll_adc.c,0 :: ?ICShal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0 [1]
0x5C2C	0x03 ;?ICShal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0+0
; end of ?ICShal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0
;main.c,0 :: ?ICSmain_wifiesp_process_rx_cnt_L2 [4]
0x5C30	0x00000000 ;?ICSmain_wifiesp_process_rx_cnt_L2+0
; end of ?ICSmain_wifiesp_process_rx_cnt_L2
;main.c,0 :: ?ICSmain_wifiesp_process_rx_buf_L0 [610]
0x5C34	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+0
0x5C38	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+4
0x5C3C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+8
0x5C40	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+12
0x5C44	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+16
0x5C48	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+20
0x5C4C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+24
0x5C50	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+28
0x5C54	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+32
0x5C58	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+36
0x5C5C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+40
0x5C60	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+44
0x5C64	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+48
0x5C68	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+52
0x5C6C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+56
0x5C70	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+60
0x5C74	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+64
0x5C78	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+68
0x5C7C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+72
0x5C80	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+76
0x5C84	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+80
0x5C88	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+84
0x5C8C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+88
0x5C90	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+92
0x5C94	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+96
0x5C98	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+100
0x5C9C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+104
0x5CA0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+108
0x5CA4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+112
0x5CA8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+116
0x5CAC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+120
0x5CB0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+124
0x5CB4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+128
0x5CB8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+132
0x5CBC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+136
0x5CC0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+140
0x5CC4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+144
0x5CC8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+148
0x5CCC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+152
0x5CD0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+156
0x5CD4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+160
0x5CD8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+164
0x5CDC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+168
0x5CE0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+172
0x5CE4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+176
0x5CE8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+180
0x5CEC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+184
0x5CF0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+188
0x5CF4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+192
0x5CF8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+196
0x5CFC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+200
0x5D00	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+204
0x5D04	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+208
0x5D08	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+212
0x5D0C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+216
0x5D10	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+220
0x5D14	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+224
0x5D18	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+228
0x5D1C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+232
0x5D20	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+236
0x5D24	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+240
0x5D28	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+244
0x5D2C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+248
0x5D30	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+252
0x5D34	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+256
0x5D38	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+260
0x5D3C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+264
0x5D40	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+268
0x5D44	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+272
0x5D48	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+276
0x5D4C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+280
0x5D50	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+284
0x5D54	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+288
0x5D58	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+292
0x5D5C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+296
0x5D60	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+300
0x5D64	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+304
0x5D68	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+308
0x5D6C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+312
0x5D70	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+316
0x5D74	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+320
0x5D78	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+324
0x5D7C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+328
0x5D80	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+332
0x5D84	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+336
0x5D88	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+340
0x5D8C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+344
0x5D90	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+348
0x5D94	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+352
0x5D98	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+356
0x5D9C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+360
0x5DA0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+364
0x5DA4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+368
0x5DA8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+372
0x5DAC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+376
0x5DB0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+380
0x5DB4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+384
0x5DB8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+388
0x5DBC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+392
0x5DC0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+396
0x5DC4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+400
0x5DC8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+404
0x5DCC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+408
0x5DD0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+412
0x5DD4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+416
0x5DD8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+420
0x5DDC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+424
0x5DE0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+428
0x5DE4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+432
0x5DE8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+436
0x5DEC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+440
0x5DF0	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+444
0x5DF4	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+448
0x5DF8	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+452
0x5DFC	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+456
0x5E00	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+460
0x5E04	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+464
0x5E08	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+468
0x5E0C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+472
0x5E10	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+476
0x5E14	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+480
0x5E18	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+484
0x5E1C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+488
0x5E20	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+492
0x5E24	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+496
0x5E28	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+500
0x5E2C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+504
0x5E30	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+508
0x5E34	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+512
0x5E38	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+516
0x5E3C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+520
0x5E40	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+524
0x5E44	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+528
0x5E48	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+532
0x5E4C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+536
0x5E50	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+540
0x5E54	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+544
0x5E58	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+548
0x5E5C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+552
0x5E60	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+556
0x5E64	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+560
0x5E68	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+564
0x5E6C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+568
0x5E70	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+572
0x5E74	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+576
0x5E78	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+580
0x5E7C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+584
0x5E80	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+588
0x5E84	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+592
0x5E88	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+596
0x5E8C	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+600
0x5E90	0x00000000 ;?ICSmain_wifiesp_process_rx_buf_L0+604
0x5E94	0x0000 ;?ICSmain_wifiesp_process_rx_buf_L0+608
; end of ?ICSmain_wifiesp_process_rx_buf_L0
;hal_ll_adc.c,118 :: hal_ll_adc__adc_map [588]
0x5E98	0x00000000 ;hal_ll_adc__adc_map+0
0x5E9C	0x40012000 ;hal_ll_adc__adc_map+4
0x5EA0	0x00000000 ;hal_ll_adc__adc_map+8
0x5EA4	0x00000001 ;hal_ll_adc__adc_map+12
0x5EA8	0x40012000 ;hal_ll_adc__adc_map+16
0x5EAC	0x00010000 ;hal_ll_adc__adc_map+20
0x5EB0	0x00000002 ;hal_ll_adc__adc_map+24
0x5EB4	0x40012000 ;hal_ll_adc__adc_map+28
0x5EB8	0x00020000 ;hal_ll_adc__adc_map+32
0x5EBC	0x00000003 ;hal_ll_adc__adc_map+36
0x5EC0	0x40012000 ;hal_ll_adc__adc_map+40
0x5EC4	0x00030000 ;hal_ll_adc__adc_map+44
0x5EC8	0x00000004 ;hal_ll_adc__adc_map+48
0x5ECC	0x40012000 ;hal_ll_adc__adc_map+52
0x5ED0	0x00040000 ;hal_ll_adc__adc_map+56
0x5ED4	0x00000005 ;hal_ll_adc__adc_map+60
0x5ED8	0x40012000 ;hal_ll_adc__adc_map+64
0x5EDC	0x00050000 ;hal_ll_adc__adc_map+68
0x5EE0	0x00000006 ;hal_ll_adc__adc_map+72
0x5EE4	0x40012000 ;hal_ll_adc__adc_map+76
0x5EE8	0x00060000 ;hal_ll_adc__adc_map+80
0x5EEC	0x00000007 ;hal_ll_adc__adc_map+84
0x5EF0	0x40012000 ;hal_ll_adc__adc_map+88
0x5EF4	0x00070000 ;hal_ll_adc__adc_map+92
0x5EF8	0x00000010 ;hal_ll_adc__adc_map+96
0x5EFC	0x40012000 ;hal_ll_adc__adc_map+100
0x5F00	0x00080000 ;hal_ll_adc__adc_map+104
0x5F04	0x00000011 ;hal_ll_adc__adc_map+108
0x5F08	0x40012000 ;hal_ll_adc__adc_map+112
0x5F0C	0x00090000 ;hal_ll_adc__adc_map+116
0x5F10	0x00000020 ;hal_ll_adc__adc_map+120
0x5F14	0x40012000 ;hal_ll_adc__adc_map+124
0x5F18	0x000A0000 ;hal_ll_adc__adc_map+128
0x5F1C	0x00000021 ;hal_ll_adc__adc_map+132
0x5F20	0x40012000 ;hal_ll_adc__adc_map+136
0x5F24	0x000B0000 ;hal_ll_adc__adc_map+140
0x5F28	0x00000022 ;hal_ll_adc__adc_map+144
0x5F2C	0x40012000 ;hal_ll_adc__adc_map+148
0x5F30	0x000C0000 ;hal_ll_adc__adc_map+152
0x5F34	0x00000023 ;hal_ll_adc__adc_map+156
0x5F38	0x40012000 ;hal_ll_adc__adc_map+160
0x5F3C	0x000D0000 ;hal_ll_adc__adc_map+164
0x5F40	0x00000024 ;hal_ll_adc__adc_map+168
0x5F44	0x40012000 ;hal_ll_adc__adc_map+172
0x5F48	0x000E0000 ;hal_ll_adc__adc_map+176
0x5F4C	0x00000025 ;hal_ll_adc__adc_map+180
0x5F50	0x40012000 ;hal_ll_adc__adc_map+184
0x5F54	0x000F0000 ;hal_ll_adc__adc_map+188
0x5F58	0x00000000 ;hal_ll_adc__adc_map+192
0x5F5C	0x40012100 ;hal_ll_adc__adc_map+196
0x5F60	0x00000001 ;hal_ll_adc__adc_map+200
0x5F64	0x00000001 ;hal_ll_adc__adc_map+204
0x5F68	0x40012100 ;hal_ll_adc__adc_map+208
0x5F6C	0x00010001 ;hal_ll_adc__adc_map+212
0x5F70	0x00000002 ;hal_ll_adc__adc_map+216
0x5F74	0x40012100 ;hal_ll_adc__adc_map+220
0x5F78	0x00020001 ;hal_ll_adc__adc_map+224
0x5F7C	0x00000003 ;hal_ll_adc__adc_map+228
0x5F80	0x40012100 ;hal_ll_adc__adc_map+232
0x5F84	0x00030001 ;hal_ll_adc__adc_map+236
0x5F88	0x00000004 ;hal_ll_adc__adc_map+240
0x5F8C	0x40012100 ;hal_ll_adc__adc_map+244
0x5F90	0x00040001 ;hal_ll_adc__adc_map+248
0x5F94	0x00000005 ;hal_ll_adc__adc_map+252
0x5F98	0x40012100 ;hal_ll_adc__adc_map+256
0x5F9C	0x00050001 ;hal_ll_adc__adc_map+260
0x5FA0	0x00000006 ;hal_ll_adc__adc_map+264
0x5FA4	0x40012100 ;hal_ll_adc__adc_map+268
0x5FA8	0x00060001 ;hal_ll_adc__adc_map+272
0x5FAC	0x00000007 ;hal_ll_adc__adc_map+276
0x5FB0	0x40012100 ;hal_ll_adc__adc_map+280
0x5FB4	0x00070001 ;hal_ll_adc__adc_map+284
0x5FB8	0x00000010 ;hal_ll_adc__adc_map+288
0x5FBC	0x40012100 ;hal_ll_adc__adc_map+292
0x5FC0	0x00080001 ;hal_ll_adc__adc_map+296
0x5FC4	0x00000011 ;hal_ll_adc__adc_map+300
0x5FC8	0x40012100 ;hal_ll_adc__adc_map+304
0x5FCC	0x00090001 ;hal_ll_adc__adc_map+308
0x5FD0	0x00000020 ;hal_ll_adc__adc_map+312
0x5FD4	0x40012100 ;hal_ll_adc__adc_map+316
0x5FD8	0x000A0001 ;hal_ll_adc__adc_map+320
0x5FDC	0x00000021 ;hal_ll_adc__adc_map+324
0x5FE0	0x40012100 ;hal_ll_adc__adc_map+328
0x5FE4	0x000B0001 ;hal_ll_adc__adc_map+332
0x5FE8	0x00000022 ;hal_ll_adc__adc_map+336
0x5FEC	0x40012100 ;hal_ll_adc__adc_map+340
0x5FF0	0x000C0001 ;hal_ll_adc__adc_map+344
0x5FF4	0x00000023 ;hal_ll_adc__adc_map+348
0x5FF8	0x40012100 ;hal_ll_adc__adc_map+352
0x5FFC	0x000D0001 ;hal_ll_adc__adc_map+356
0x6000	0x00000024 ;hal_ll_adc__adc_map+360
0x6004	0x40012100 ;hal_ll_adc__adc_map+364
0x6008	0x000E0001 ;hal_ll_adc__adc_map+368
0x600C	0x00000025 ;hal_ll_adc__adc_map+372
0x6010	0x40012100 ;hal_ll_adc__adc_map+376
0x6014	0x000F0001 ;hal_ll_adc__adc_map+380
0x6018	0x00000000 ;hal_ll_adc__adc_map+384
0x601C	0x40012200 ;hal_ll_adc__adc_map+388
0x6020	0x00000002 ;hal_ll_adc__adc_map+392
0x6024	0x00000001 ;hal_ll_adc__adc_map+396
0x6028	0x40012200 ;hal_ll_adc__adc_map+400
0x602C	0x00010002 ;hal_ll_adc__adc_map+404
0x6030	0x00000002 ;hal_ll_adc__adc_map+408
0x6034	0x40012200 ;hal_ll_adc__adc_map+412
0x6038	0x00020002 ;hal_ll_adc__adc_map+416
0x603C	0x00000003 ;hal_ll_adc__adc_map+420
0x6040	0x40012200 ;hal_ll_adc__adc_map+424
0x6044	0x00030002 ;hal_ll_adc__adc_map+428
0x6048	0x00000056 ;hal_ll_adc__adc_map+432
0x604C	0x40012200 ;hal_ll_adc__adc_map+436
0x6050	0x00040002 ;hal_ll_adc__adc_map+440
0x6054	0x00000057 ;hal_ll_adc__adc_map+444
0x6058	0x40012200 ;hal_ll_adc__adc_map+448
0x605C	0x00050002 ;hal_ll_adc__adc_map+452
0x6060	0x00000058 ;hal_ll_adc__adc_map+456
0x6064	0x40012200 ;hal_ll_adc__adc_map+460
0x6068	0x00060002 ;hal_ll_adc__adc_map+464
0x606C	0x00000059 ;hal_ll_adc__adc_map+468
0x6070	0x40012200 ;hal_ll_adc__adc_map+472
0x6074	0x00070002 ;hal_ll_adc__adc_map+476
0x6078	0x0000005A ;hal_ll_adc__adc_map+480
0x607C	0x40012200 ;hal_ll_adc__adc_map+484
0x6080	0x00080002 ;hal_ll_adc__adc_map+488
0x6084	0x00000053 ;hal_ll_adc__adc_map+492
0x6088	0x40012200 ;hal_ll_adc__adc_map+496
0x608C	0x00090002 ;hal_ll_adc__adc_map+500
0x6090	0x00000020 ;hal_ll_adc__adc_map+504
0x6094	0x40012200 ;hal_ll_adc__adc_map+508
0x6098	0x000A0002 ;hal_ll_adc__adc_map+512
0x609C	0x00000021 ;hal_ll_adc__adc_map+516
0x60A0	0x40012200 ;hal_ll_adc__adc_map+520
0x60A4	0x000B0002 ;hal_ll_adc__adc_map+524
0x60A8	0x00000022 ;hal_ll_adc__adc_map+528
0x60AC	0x40012200 ;hal_ll_adc__adc_map+532
0x60B0	0x000C0002 ;hal_ll_adc__adc_map+536
0x60B4	0x00000023 ;hal_ll_adc__adc_map+540
0x60B8	0x40012200 ;hal_ll_adc__adc_map+544
0x60BC	0x000D0002 ;hal_ll_adc__adc_map+548
0x60C0	0x00000054 ;hal_ll_adc__adc_map+552
0x60C4	0x40012200 ;hal_ll_adc__adc_map+556
0x60C8	0x000E0002 ;hal_ll_adc__adc_map+560
0x60CC	0x00000055 ;hal_ll_adc__adc_map+564
0x60D0	0x40012200 ;hal_ll_adc__adc_map+568
0x60D4	0x000F0002 ;hal_ll_adc__adc_map+572
0x60D8	0x0000FFFF ;hal_ll_adc__adc_map+576
0x60DC	0xFFFFFFFF ;hal_ll_adc__adc_map+580
0x60E0	0xFFFFFFFF ;hal_ll_adc__adc_map+584
; end of hal_ll_adc__adc_map
;hal_ll_uart.c,307 :: hal_ll_uart_hal_ll_uart_rx_map [156]
0x60E4	0x000A0000 ;hal_ll_uart_hal_ll_uart_rx_map+0
0x60E8	0x40011000 ;hal_ll_uart_hal_ll_uart_rx_map+4
0x60EC	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+8
0x60F0	0x00170000 ;hal_ll_uart_hal_ll_uart_rx_map+12
0x60F4	0x40011000 ;hal_ll_uart_hal_ll_uart_rx_map+16
0x60F8	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+20
0x60FC	0x00030001 ;hal_ll_uart_hal_ll_uart_rx_map+24
0x6100	0x40004400 ;hal_ll_uart_hal_ll_uart_rx_map+28
0x6104	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+32
0x6108	0x00360001 ;hal_ll_uart_hal_ll_uart_rx_map+36
0x610C	0x40004400 ;hal_ll_uart_hal_ll_uart_rx_map+40
0x6110	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+44
0x6114	0x001B0002 ;hal_ll_uart_hal_ll_uart_rx_map+48
0x6118	0x40004800 ;hal_ll_uart_hal_ll_uart_rx_map+52
0x611C	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+56
0x6120	0x002B0002 ;hal_ll_uart_hal_ll_uart_rx_map+60
0x6124	0x40004800 ;hal_ll_uart_hal_ll_uart_rx_map+64
0x6128	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+68
0x612C	0x00390002 ;hal_ll_uart_hal_ll_uart_rx_map+72
0x6130	0x40004800 ;hal_ll_uart_hal_ll_uart_rx_map+76
0x6134	0x00000007 ;hal_ll_uart_hal_ll_uart_rx_map+80
0x6138	0x00010003 ;hal_ll_uart_hal_ll_uart_rx_map+84
0x613C	0x40004C00 ;hal_ll_uart_hal_ll_uart_rx_map+88
0x6140	0x00000008 ;hal_ll_uart_hal_ll_uart_rx_map+92
0x6144	0x002B0003 ;hal_ll_uart_hal_ll_uart_rx_map+96
0x6148	0x40004C00 ;hal_ll_uart_hal_ll_uart_rx_map+100
0x614C	0x00000008 ;hal_ll_uart_hal_ll_uart_rx_map+104
0x6150	0x00320004 ;hal_ll_uart_hal_ll_uart_rx_map+108
0x6154	0x40005000 ;hal_ll_uart_hal_ll_uart_rx_map+112
0x6158	0x00000008 ;hal_ll_uart_hal_ll_uart_rx_map+116
0x615C	0x00270005 ;hal_ll_uart_hal_ll_uart_rx_map+120
0x6160	0x40011400 ;hal_ll_uart_hal_ll_uart_rx_map+124
0x6164	0x00000008 ;hal_ll_uart_hal_ll_uart_rx_map+128
0x6168	0x00690005 ;hal_ll_uart_hal_ll_uart_rx_map+132
0x616C	0x40011400 ;hal_ll_uart_hal_ll_uart_rx_map+136
0x6170	0x00000008 ;hal_ll_uart_hal_ll_uart_rx_map+140
0x6174	0xFFFF00FF ;hal_ll_uart_hal_ll_uart_rx_map+144
0x6178	0xFFFFFFFF ;hal_ll_uart_hal_ll_uart_rx_map+148
0x617C	0x0000FFFF ;hal_ll_uart_hal_ll_uart_rx_map+152
; end of hal_ll_uart_hal_ll_uart_rx_map
;hal_ll_uart.c,149 :: hal_ll_uart_hal_ll_uart_tx_map [156]
0x6180	0x00090000 ;hal_ll_uart_hal_ll_uart_tx_map+0
0x6184	0x40011000 ;hal_ll_uart_hal_ll_uart_tx_map+4
0x6188	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+8
0x618C	0x00160000 ;hal_ll_uart_hal_ll_uart_tx_map+12
0x6190	0x40011000 ;hal_ll_uart_hal_ll_uart_tx_map+16
0x6194	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+20
0x6198	0x00020001 ;hal_ll_uart_hal_ll_uart_tx_map+24
0x619C	0x40004400 ;hal_ll_uart_hal_ll_uart_tx_map+28
0x61A0	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+32
0x61A4	0x00350001 ;hal_ll_uart_hal_ll_uart_tx_map+36
0x61A8	0x40004400 ;hal_ll_uart_hal_ll_uart_tx_map+40
0x61AC	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+44
0x61B0	0x001A0002 ;hal_ll_uart_hal_ll_uart_tx_map+48
0x61B4	0x40004800 ;hal_ll_uart_hal_ll_uart_tx_map+52
0x61B8	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+56
0x61BC	0x002A0002 ;hal_ll_uart_hal_ll_uart_tx_map+60
0x61C0	0x40004800 ;hal_ll_uart_hal_ll_uart_tx_map+64
0x61C4	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+68
0x61C8	0x00380002 ;hal_ll_uart_hal_ll_uart_tx_map+72
0x61CC	0x40004800 ;hal_ll_uart_hal_ll_uart_tx_map+76
0x61D0	0x00000007 ;hal_ll_uart_hal_ll_uart_tx_map+80
0x61D4	0x00000003 ;hal_ll_uart_hal_ll_uart_tx_map+84
0x61D8	0x40004C00 ;hal_ll_uart_hal_ll_uart_tx_map+88
0x61DC	0x00000008 ;hal_ll_uart_hal_ll_uart_tx_map+92
0x61E0	0x002A0003 ;hal_ll_uart_hal_ll_uart_tx_map+96
0x61E4	0x40004C00 ;hal_ll_uart_hal_ll_uart_tx_map+100
0x61E8	0x00000008 ;hal_ll_uart_hal_ll_uart_tx_map+104
0x61EC	0x002C0004 ;hal_ll_uart_hal_ll_uart_tx_map+108
0x61F0	0x40005000 ;hal_ll_uart_hal_ll_uart_tx_map+112
0x61F4	0x00000008 ;hal_ll_uart_hal_ll_uart_tx_map+116
0x61F8	0x00260005 ;hal_ll_uart_hal_ll_uart_tx_map+120
0x61FC	0x40011400 ;hal_ll_uart_hal_ll_uart_tx_map+124
0x6200	0x00000008 ;hal_ll_uart_hal_ll_uart_tx_map+128
0x6204	0x006E0005 ;hal_ll_uart_hal_ll_uart_tx_map+132
0x6208	0x40011400 ;hal_ll_uart_hal_ll_uart_tx_map+136
0x620C	0x00000008 ;hal_ll_uart_hal_ll_uart_tx_map+140
0x6210	0xFFFF00FF ;hal_ll_uart_hal_ll_uart_tx_map+144
0x6214	0xFFFFFFFF ;hal_ll_uart_hal_ll_uart_tx_map+148
0x6218	0x0000FFFF ;hal_ll_uart_hal_ll_uart_tx_map+152
; end of hal_ll_uart_hal_ll_uart_tx_map
;cstdio.c,103 :: cstdio__powers_ [52]
0x621C	0x3F800000 ;cstdio__powers_+0
0x6220	0x41200000 ;cstdio__powers_+4
0x6224	0x42C80000 ;cstdio__powers_+8
0x6228	0x447A0000 ;cstdio__powers_+12
0x622C	0x461C4000 ;cstdio__powers_+16
0x6230	0x47C35000 ;cstdio__powers_+20
0x6234	0x49742400 ;cstdio__powers_+24
0x6238	0x4B189680 ;cstdio__powers_+28
0x623C	0x4CBEBC20 ;cstdio__powers_+32
0x6240	0x4E6E6B28 ;cstdio__powers_+36
0x6244	0x501502F9 ;cstdio__powers_+40
0x6248	0x60AD78EC ;cstdio__powers_+44
0x624C	0x7149F2CA ;cstdio__powers_+48
; end of cstdio__powers_
;cstdio.c,119 :: cstdio__npowers_ [52]
0x6250	0x3F800000 ;cstdio__npowers_+0
0x6254	0x3DCCCCCD ;cstdio__npowers_+4
0x6258	0x3C23D70A ;cstdio__npowers_+8
0x625C	0x3A83126F ;cstdio__npowers_+12
0x6260	0x38D1B717 ;cstdio__npowers_+16
0x6264	0x3727C5AC ;cstdio__npowers_+20
0x6268	0x358637BD ;cstdio__npowers_+24
0x626C	0x33D6BF95 ;cstdio__npowers_+28
0x6270	0x322BCC77 ;cstdio__npowers_+32
0x6274	0x3089705F ;cstdio__npowers_+36
0x6278	0x2EDBE6FF ;cstdio__npowers_+40
0x627C	0x1E3CE508 ;cstdio__npowers_+44
0x6280	0x0DA24260 ;cstdio__npowers_+48
; end of cstdio__npowers_
;wifiesp.c,0 :: ?ICSwifiesp_send_cmd_tmp_buf_L0 [50]
0x6284	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+0
0x6288	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+4
0x628C	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+8
0x6290	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+12
0x6294	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+16
0x6298	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+20
0x629C	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+24
0x62A0	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+28
0x62A4	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+32
0x62A8	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+36
0x62AC	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+40
0x62B0	0x00000000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+44
0x62B4	0x0000 ;?ICSwifiesp_send_cmd_tmp_buf_L0+48
; end of ?ICSwifiesp_send_cmd_tmp_buf_L0
;main.c,0 :: ?lstr_36_main [49]
0x62B6	0x61656C50 ;?lstr_36_main+0
0x62BA	0x63206573 ;?lstr_36_main+4
0x62BE	0x656E6E6F ;?lstr_36_main+8
0x62C2	0x74207463 ;?lstr_36_main+12
0x62C6	0x6874206F ;?lstr_36_main+16
0x62CA	0x50492065 ;?lstr_36_main+20
0x62CE	0x64646120 ;?lstr_36_main+24
0x62D2	0x73736572 ;?lstr_36_main+28
0x62D6	0x73696C20 ;?lstr_36_main+32
0x62DA	0x20646574 ;?lstr_36_main+36
0x62DE	0x766F6261 ;?lstr_36_main+40
0x62E2	0x0A0D2E65 ;?lstr_36_main+44
0x62E6	0x00 ;?lstr_36_main+48
; end of ?lstr_36_main
;cstdio.c,155 :: cstdio_octpowers [48]
0x62E8	0x00000001 ;cstdio_octpowers+0
0x62EC	0x00000008 ;cstdio_octpowers+4
0x62F0	0x00000040 ;cstdio_octpowers+8
0x62F4	0x00000200 ;cstdio_octpowers+12
0x62F8	0x00001000 ;cstdio_octpowers+16
0x62FC	0x00008000 ;cstdio_octpowers+20
0x6300	0x00040000 ;cstdio_octpowers+24
0x6304	0x00200000 ;cstdio_octpowers+28
0x6308	0x01000000 ;cstdio_octpowers+32
0x630C	0x08000000 ;cstdio_octpowers+36
0x6310	0x40000000 ;cstdio_octpowers+40
0x6314	0x00000000 ;cstdio_octpowers+44
; end of cstdio_octpowers
;main.c,0 :: ?lstr_39_main [46]
0x6318	0x52454C41 ;?lstr_39_main+0
0x631C	0x43203A54 ;?lstr_39_main+4
0x6320	0x65727275 ;?lstr_39_main+8
0x6324	0x6520746E ;?lstr_39_main+12
0x6328	0x65656378 ;?lstr_39_main+16
0x632C	0x74207364 ;?lstr_39_main+20
0x6330	0x73657268 ;?lstr_39_main+24
0x6334	0x646C6F68 ;?lstr_39_main+28
0x6338	0x61562021 ;?lstr_39_main+32
0x633C	0x3A65756C ;?lstr_39_main+36
0x6340	0x0D662520 ;?lstr_39_main+40
0x6344	0x000A ;?lstr_39_main+44
; end of ?lstr_39_main
;main.c,0 :: ?lstr_48_main [45]
0x6346	0x50545448 ;?lstr_48_main+0
0x634A	0x312E312F ;?lstr_48_main+4
0x634E	0x30303220 ;?lstr_48_main+8
0x6352	0x0D4B4F20 ;?lstr_48_main+12
0x6356	0x6E6F430A ;?lstr_48_main+16
0x635A	0x746E6574 ;?lstr_48_main+20
0x635E	0x7079542D ;?lstr_48_main+24
0x6362	0x74203A65 ;?lstr_48_main+28
0x6366	0x2F747865 ;?lstr_48_main+32
0x636A	0x6C6D7468 ;?lstr_48_main+36
0x636E	0x0A0D0A0D ;?lstr_48_main+40
0x6372	0x00 ;?lstr_48_main+44
; end of ?lstr_48_main
;hal_ll_gpio_port.c,220 :: hal_ll_gpio_port__hal_ll_gpio_port_base [44]
0x6374	0x40020000 ;hal_ll_gpio_port__hal_ll_gpio_port_base+0
0x6378	0x40020400 ;hal_ll_gpio_port__hal_ll_gpio_port_base+4
0x637C	0x40020800 ;hal_ll_gpio_port__hal_ll_gpio_port_base+8
0x6380	0x40020C00 ;hal_ll_gpio_port__hal_ll_gpio_port_base+12
0x6384	0x40021000 ;hal_ll_gpio_port__hal_ll_gpio_port_base+16
0x6388	0x40021400 ;hal_ll_gpio_port__hal_ll_gpio_port_base+20
0x638C	0x40021800 ;hal_ll_gpio_port__hal_ll_gpio_port_base+24
0x6390	0x40021C00 ;hal_ll_gpio_port__hal_ll_gpio_port_base+28
0x6394	0x40022000 ;hal_ll_gpio_port__hal_ll_gpio_port_base+32
0x6398	0x40022400 ;hal_ll_gpio_port__hal_ll_gpio_port_base+36
0x639C	0x40022800 ;hal_ll_gpio_port__hal_ll_gpio_port_base+40
; end of hal_ll_gpio_port__hal_ll_gpio_port_base
;cstdio.c,138 :: cstdio_dpowers [40]
0x63A0	0x00000001 ;cstdio_dpowers+0
0x63A4	0x0000000A ;cstdio_dpowers+4
0x63A8	0x00000064 ;cstdio_dpowers+8
0x63AC	0x000003E8 ;cstdio_dpowers+12
0x63B0	0x00002710 ;cstdio_dpowers+16
0x63B4	0x000186A0 ;cstdio_dpowers+20
0x63B8	0x000F4240 ;cstdio_dpowers+24
0x63BC	0x00989680 ;cstdio_dpowers+28
0x63C0	0x05F5E100 ;cstdio_dpowers+32
0x63C4	0x3B9ACA00 ;cstdio_dpowers+36
; end of cstdio_dpowers
;main.c,0 :: ?lstr_10_main [40]
0x63C8	0x2D2D0A0D ;?lstr_10_main+0
0x63CC	0x2D2D2D2D ;?lstr_10_main+4
0x63D0	0x2D2D2D2D ;?lstr_10_main+8
0x63D4	0x2D2D2D2D ;?lstr_10_main+12
0x63D8	0x2D2D2D2D ;?lstr_10_main+16
0x63DC	0x2D2D2D2D ;?lstr_10_main+20
0x63E0	0x2D2D2D2D ;?lstr_10_main+24
0x63E4	0x2D2D2D2D ;?lstr_10_main+28
0x63E8	0x2D2D2D2D ;?lstr_10_main+32
0x63EC	0x000A0D2D ;?lstr_10_main+36
; end of ?lstr_10_main
;,0 :: _initBlock_55 [66]
; Containing: ?lstr_44_main [33]
;             ?lstr_45_main [33]
0x63F0	0x746E6F43 ;_initBlock_55+0 : ?lstr_44_main at 0x63F0
0x63F4	0x2D746E65 ;_initBlock_55+4
0x63F8	0x65707954 ;_initBlock_55+8
0x63FC	0x7061203A ;_initBlock_55+12
0x6400	0x63696C70 ;_initBlock_55+16
0x6404	0x6F697461 ;_initBlock_55+20
0x6408	0x736A2F6E ;_initBlock_55+24
0x640C	0x0A0D6E6F ;_initBlock_55+28
0x6410	0x63634100 ;_initBlock_55+32 : ?lstr_45_main at 0x6411
0x6414	0x2D737365 ;_initBlock_55+36
0x6418	0x746E6F43 ;_initBlock_55+40
0x641C	0x2D6C6F72 ;_initBlock_55+44
0x6420	0x6F6C6C41 ;_initBlock_55+48
0x6424	0x724F2D77 ;_initBlock_55+52
0x6428	0x6E696769 ;_initBlock_55+56
0x642C	0x0D2A203A ;_initBlock_55+60
0x6430	0x000A ;_initBlock_55+64
; end of _initBlock_55
;cstdio.c,147 :: cstdio_hexpowers [32]
0x6434	0x00000001 ;cstdio_hexpowers+0
0x6438	0x00000010 ;cstdio_hexpowers+4
0x643C	0x00000100 ;cstdio_hexpowers+8
0x6440	0x00001000 ;cstdio_hexpowers+12
0x6444	0x00010000 ;cstdio_hexpowers+16
0x6448	0x00100000 ;cstdio_hexpowers+20
0x644C	0x01000000 ;cstdio_hexpowers+24
0x6450	0x10000000 ;cstdio_hexpowers+28
; end of cstdio_hexpowers
;,0 :: _initBlock_57 [56]
; Containing: ?lstr_51_main [29]
;             ?lstr_35_main [27]
0x6454	0x7263733C ;_initBlock_57+0 : ?lstr_51_main at 0x6454
0x6458	0x3E747069 ;_initBlock_57+4
0x645C	0x736E6F63 ;_initBlock_57+8
0x6460	0x75632074 ;_initBlock_57+12
0x6464	0x6E657272 ;_initBlock_57+16
0x6468	0x74614474 ;_initBlock_57+20
0x646C	0x203D2061 ;_initBlock_57+24
0x6470	0x2D2D2D00 ;_initBlock_57+28 : ?lstr_35_main at 0x6471
0x6474	0x7041202D ;_initBlock_57+32
0x6478	0x63696C70 ;_initBlock_57+36
0x647C	0x6F697461 ;_initBlock_57+40
0x6480	0x6E49206E ;_initBlock_57+44
0x6484	0x2D207469 ;_initBlock_57+48
0x6488	0x002D2D2D ;_initBlock_57+52
; end of _initBlock_57
;hal_ll_uart.c,0 :: ?ICShal_ll_uart_register_handle_index_list_L0 [24]
0x648C	0xFFFFFFFF ;?ICShal_ll_uart_register_handle_index_list_L0+0
0x6490	0x00000000 ;?ICShal_ll_uart_register_handle_index_list_L0+4
0x6494	0x00000000 ;?ICShal_ll_uart_register_handle_index_list_L0+8
0x6498	0x00000000 ;?ICShal_ll_uart_register_handle_index_list_L0+12
0x649C	0x00000000 ;?ICShal_ll_uart_register_handle_index_list_L0+16
0x64A0	0x00000000 ;?ICShal_ll_uart_register_handle_index_list_L0+20
; end of ?ICShal_ll_uart_register_handle_index_list_L0
;main.c,0 :: ?lstr_46_main [20]
0x64A4	0x6E6E6F43 ;?lstr_46_main+0
0x64A8	0x69746365 ;?lstr_46_main+4
0x64AC	0x203A6E6F ;?lstr_46_main+8
0x64B0	0x736F6C63 ;?lstr_46_main+12
0x64B4	0x000A0D65 ;?lstr_46_main+16
; end of ?lstr_46_main
;main.c,0 :: ?lstr_43_main [18]
0x64B8	0x50545448 ;?lstr_43_main+0
0x64BC	0x312E312F ;?lstr_43_main+4
0x64C0	0x30303220 ;?lstr_43_main+8
0x64C4	0x0D4B4F20 ;?lstr_43_main+12
0x64C8	0x000A ;?lstr_43_main+16
; end of ?lstr_43_main
;,0 :: _initBlock_61 [34]
; Containing: ?lstr_38_main [17]
;             hexs [17]
0x64CA	0x72754320 ;_initBlock_61+0 : ?lstr_38_main at 0x64CA
0x64CE	0x746E6572 ;_initBlock_61+4
0x64D2	0x25203A20 ;_initBlock_61+8
0x64D6	0x0A0D2066 ;_initBlock_61+12
0x64DA	0x32313000 ;_initBlock_61+16 : hexs at 0x64DB
0x64DE	0x36353433 ;_initBlock_61+20
0x64E2	0x61393837 ;_initBlock_61+24
0x64E6	0x65646362 ;_initBlock_61+28
0x64EA	0x0066 ;_initBlock_61+32
; end of _initBlock_61
;,0 :: _initBlock_62 [44]
; Containing: hexb [17]
;             ?lstr_49_main [14]
;             ?lstr_40_main [13]
0x64EC	0x33323130 ;_initBlock_62+0 : hexb at 0x64EC
0x64F0	0x37363534 ;_initBlock_62+4
0x64F4	0x42413938 ;_initBlock_62+8
0x64F8	0x46454443 ;_initBlock_62+12
0x64FC	0x31683C00 ;_initBlock_62+16 : ?lstr_49_main at 0x64FD
0x6500	0x7275433E ;_initBlock_62+20
0x6504	0x746E6572 ;_initBlock_62+24
0x6508	0x7B00203D ;_initBlock_62+28 : ?lstr_40_main at 0x650B
0x650C	0x72756322 ;_initBlock_62+32
0x6510	0x746E6572 ;_initBlock_62+36
0x6514	0x00203A22 ;_initBlock_62+40
; end of _initBlock_62
;main.c,0 :: ?lstr_21_main [12]
0x6518	0x6E61724F ;?lstr_21_main+0
0x651C	0x322D6567 ;?lstr_21_main+4
0x6520	0x00334435 ;?lstr_21_main+8
; end of ?lstr_21_main
;main.c,0 :: ?lstr_23_main [12]
0x6524	0x37593242 ;?lstr_23_main+0
0x6528	0x54443459 ;?lstr_23_main+4
0x652C	0x00365230 ;?lstr_23_main+8
; end of ?lstr_23_main
;,0 :: _initBlock_65 [22]
; Containing: ?lstr_52_main [11]
;             ?lstr_6_main [11]
0x6530	0x732F3C3B ;_initBlock_65+0 : ?lstr_52_main at 0x6530
0x6534	0x70697263 ;_initBlock_65+4
0x6538	0x20003E74 ;_initBlock_65+8 : ?lstr_6_main at 0x653B
0x653C	0x7265764F ;_initBlock_65+12
0x6540	0x776F6C66 ;_initBlock_65+16
0x6544	0x0021 ;_initBlock_65+20
; end of _initBlock_65
;main.c,0 :: ?lstr_42_main [10]
0x6546	0x20544547 ;?lstr_42_main+0
0x654A	0x6F736A2F ;?lstr_42_main+4
0x654E	0x006E ;?lstr_42_main+8
; end of ?lstr_42_main
;main.c,0 :: ?lstr_7_main [10]
0x6550	0x6D695420 ;?lstr_7_main+0
0x6554	0x74756F65 ;?lstr_7_main+4
0x6558	0x0021 ;?lstr_7_main+8
; end of ?lstr_7_main
;main.c,0 :: ?lstr_9_main [10]
0x655A	0x6B6E5520 ;?lstr_9_main+0
0x655E	0x6E776F6E ;?lstr_9_main+4
0x6562	0x0021 ;?lstr_9_main+8
; end of ?lstr_9_main
;main.c,0 :: ?lstr_50_main [6]
0x6564	0x31682F3C ;?lstr_50_main+0
0x6568	0x003E ;?lstr_50_main+4
; end of ?lstr_50_main
;main.c,0 :: ?lstr_4_main [6]
0x656A	0x4F525245 ;?lstr_4_main+0
0x656E	0x0052 ;?lstr_4_main+4
; end of ?lstr_4_main
;main.c,0 :: ?lstr_5_main [6]
0x6570	0x4F525245 ;?lstr_5_main+0
0x6574	0x0052 ;?lstr_5_main+4
; end of ?lstr_5_main
;main.c,0 :: ?lstr_8_main [6]
0x6576	0x444D4320 ;?lstr_8_main+0
0x657A	0x0021 ;?lstr_8_main+4
; end of ?lstr_8_main
;,0 :: _initBlock_73 [10]
; Containing: ?lstr_53_main [5]
;             ?lstr_1_cstdio [5]
0x657C	0x4450492B ;_initBlock_73+0 : ?lstr_53_main at 0x657C
0x6580	0x6C756E00 ;_initBlock_73+4 : ?lstr_1_cstdio at 0x6581
0x6584	0x006C ;_initBlock_73+8
; end of _initBlock_73
;hal_ll_adc.c,0 :: ?ICShal_ll_adc__hal_ll_adc_hw_init_reg_L0 [4]
0x6588	0x40012304 ;?ICShal_ll_adc__hal_ll_adc_hw_init_reg_L0+0
; end of ?ICShal_ll_adc__hal_ll_adc_hw_init_reg_L0
;conversions.c,0 :: ?lstr_3_conversions [4]
0x658C	0x00464E49 ;?lstr_3_conversions+0
; end of ?lstr_3_conversions
;,0 :: _initBlock_76 [6]
; Containing: ?lstr_47_main [3]
;             ?lstr_4_wifiesp [3]
0x6590	0x0D000A0D ;_initBlock_76+0 : ?lstr_47_main at 0x6590 : ?lstr_4_wifiesp at 0x6593
0x6594	0x000A ;_initBlock_76+4
; end of _initBlock_76
;main.c,0 :: ?lstr_3_main [3]
0x6596	0x007325 ;?lstr_3_main+0
; end of ?lstr_3_main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _hal_ll_gpio_pin_mask
0x01A4     [572]    hal_ll_gpio_port_hal_ll_gpio_config
0x03E0      [16]    _Get_Fosc_kHz
0x03F0      [14]    hal_ll_gpio_port_hal_ll_gpio_pin_index
0x0400      [12]    _hal_ll_gpio_port_index
0x040C      [20]    _hal_ll_gpio_port_base
0x0420     [148]    hal_ll_gpio_port_hal_ll_gpio_clock_enable
0x04B4     [210]    hal_ll_gpio_port__hal_ll_gpio_config_pin_alternate_enable
0x0588     [132]    _RCC_GetClocksFrequency
0x060C     [204]    _hal_ll_core_port_nvic_enable_irq
0x06D8      [16]    _abs
0x06E8      [76]    _hal_ll_gpio_module_struct_init
0x0734      [80]    hal_ll_uart_hal_ll_uart_get_clock_speed
0x0784     [164]    hal_ll_uart_hal_ll_uart_map_pins
0x0828      [52]    hal_ll_uart_hal_ll_uart_find_index
0x085C     [268]    hal_ll_uart_hal_ll_uart_check_pins
0x0968     [140]    hal_ll_uart_hal_ll_uart_alternate_functions_set_state
0x09F4      [78]    hal_ll_uart_hal_ll_uart_set_parity_bare_metal
0x0A44      [98]    hal_ll_uart_hal_ll_uart_set_stop_bits_bare_metal
0x0AA8     [316]    hal_ll_uart_hal_ll_uart_set_baud_bare_metal
0x0BE4      [48]    hal_ll_uart_hal_ll_uart_clear_regs
0x0C14      [58]    hal_ll_uart_hal_ll_uart_set_data_bits_bare_metal
0x0C50      [52]    hal_ll_uart_hal_ll_uart_set_transmitter
0x0C84      [80]    hal_ll_adc_hal_ll_adc_map_pin
0x0CD4     [136]    hal_ll_adc_hal_ll_adc_check_pins
0x0D5C       [8]    cstdio_stdBuffFullBreak
0x0D64      [20]    hal_ll_adc_adc3_enable_clock
0x0D78      [20]    hal_ll_adc_adc2_enable_clock
0x0D8C      [20]    hal_ll_adc_adc1_enable_clock
0x0DA0      [18]    _hal_ll_core_enable_irq
0x0DB4      [52]    hal_ll_uart_hal_ll_uart_set_receiver
0x0DE8      [52]    hal_ll_uart_hal_ll_uart_set_module
0x0E1C      [22]    _hal_ll_gpio_digital_input
0x0E34      [46]    hal_ll_adc__hal_ll_adc_enable_clock
0x0E64      [86]    hal_ll_uart_hal_ll_uart_hw_init
0x0EBC     [276]    hal_ll_adc__hal_ll_adc_hw_init
0x0FD0      [28]    _Delay_1us
0x0FEC      [22]    _hal_ll_gpio_analog_input
0x1004      [64]    hal_adc_hal_is_handle_null
0x1044       [8]    _hal_ll_core_disable_interrupts
0x1050      [28]    _Delay_1ms
0x106C     [188]    _hal_ll_uart_irq_enable
0x1128      [24]    _hal_ll_gpio_digital_output
0x1140     [120]    _hal_ll_module_configure_uart
0x11B8     [328]    _hal_ll_adc_register_handle
0x1300     [252]    hal_ll_uart_hal_ll_uart_set_clock
0x13FC      [64]    hal_uart_hal_is_handle_null
0x143C     [268]    _hal_ll_uart_register_handle
0x1548      [38]    _ring_buf8_init
0x1570      [22]    cstdio___isdigit
0x1588     [100]    _debugStdOut
0x15EC     [364]    cstdio_scale
0x1758      [40]    _hal_ll_uart_register_irq_handler
0x1780       [8]    _hal_ll_core_enable_interrupts
0x1788     [192]    cstdio_fround
0x1848      [30]    _ring_buf8_clear
0x1868      [84]    hal_ll_adc_hal_ll_get_specifics
0x18BC     [224]    _uart_write
0x199C    [4656]    _vfprintf_me
0x2BCC      [86]    hal_ll_adc_hal_ll_adc_init
0x2C24      [38]    hal_ll_uart_hal_ll_uart_init
0x2C4C     [108]    _hal_ll_gpio_configure_pin
0x2CB8     [188]    _hal_adc_open
0x2D74      [56]    _log_printf
0x2DAC     [128]    _hal_ll_adc_read
0x2E2C     [432]    _hal_uart_open
0x2FDC     [120]    _hal_ll_module_configure_adc
0x3054     [264]    _uart_read
0x315C      [72]    _strncmp
0x31A4      [40]    _strchr
0x31CC      [94]    _memmove
0x322C      [40]    _printf_me
0x3254      [80]    main_wifiesp_log_app_buf
0x32A4      [68]    _strstr
0x32E8      [44]    _hal_uart_clear
0x3314      [56]    _log_error
0x334C      [40]    _strcat
0x3374      [28]    _strlen
0x3390      [92]    drv_analog_in__acquire
0x33EC      [24]    _wifiesp_generic_write
0x3404     [272]    _analog_in_read_voltage
0x3514      [88]    _hal_ll_uart_set_parity
0x356C      [92]    _hal_ll_uart_set_data_bits
0x35C8      [88]    _hal_ll_uart_set_stop_bits
0x3620      [64]    drv_uart_hal_is_handle_null
0x3660      [96]    _hal_ll_uart_set_baud
0x36C0      [92]    drv_uart__acquire
0x371C     [220]    _hal_ll_core_port_nvic_disable_irq
0x37F8      [18]    _hal_gpio_configure_pin
0x380C      [48]    _hal_ll_adc_set_vref_value
0x383C     [172]    _hal_ll_adc_set_resolution
0x38E8      [24]    _wifiesp_generic_read
0x3900      [64]    drv_analog_in_hal_is_handle_null
0x3940      [32]    _memset
0x3960      [34]    _memcpy
0x3984      [40]    _strcpy
0x39AC      [36]    _digital_in_init
0x39D0      [88]    _analog_in_set_vref_value
0x3A28      [56]    log_api_log
0x3A60      [18]    _hal_ll_core_disable_irq
0x3A74      [32]    _hallcurrent5_generic_read_voltage
0x3A94     [126]    _analog_in_set_resolution
0x3B14      [36]    _analog_in_open
0x3B38      [36]    _analog_in_configure_default
0x3B5C      [36]    _uart_open
0x3B80      [36]    _digital_out_init
0x3BA8      [28]    _Delay_100ms
0x3BC4     [112]    _uart_configure_default
0x3C34     [208]    main_wifiesp_process
0x3D04     [144]    _uart_set_baud
0x3D94     [160]    _uart_set_stop_bits
0x3E34     [160]    _uart_set_parity
0x3ED4     [160]    _uart_set_data_bits
0x3F74      [22]    _uart_set_blocking
0x3F8C      [84]    hal_ll_uart_hal_ll_get_specifics
0x3FE0      [44]    main_wifiesp_clear_app_buf
0x400C      [18]    _uart_clear
0x4020     [144]    _wifiesp_send_cmd
0x40B0     [144]    main_wifiesp_rsp_check
0x4140     [184]    main_wifiesp_error_check
0x41F8      [80]    _uint16_to_str
0x4248      [92]    _hallcurrent5_get_current
0x42A4      [80]    main_wifiesp_str_cut_chr
0x42F4      [12]    _hallcurrent5_set_init_voltage
0x4300     [112]    _hallcurrent5_init
0x4370     [224]    _hal_ll_uart_irq_disable
0x4450      [24]    _ring_buf8_is_empty
0x4468      [56]    _hallcurrent5_cfg_setup
0x44A0     [608]    _float_to_str
0x4700     [428]    _wifi_communication_init
0x48AC      [28]    _ring_buf8_is_full
0x48C8      [60]    _ring_buf8_pop
0x4904     [234]    _wifiesp_init
0x49F0      [78]    _wifiesp_cfg_setup
0x4A40      [62]    _wifiesp_default_cfg
0x4A80      [36]    _hal_ll_uart_read
0x4AA4      [70]    _ring_buf8_push
0x4AEC      [36]    _hal_ll_uart_write
0x4B10      [56]    _log_info
0x4B48      [14]    _log_init
0x4B58     [150]    _hal_uart_irq_handler
0x4BF0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x4C3C      [20]    ___CC2DW
0x4C50     [736]    _application_task
0x4F30     [192]    _application_init
0x4FF0      [58]    ___FillZeros
0x502C     [124]    _UART6_IRQHandler
0x50A8     [124]    _UART5_IRQHandler
0x5124     [124]    _UART1_IRQHandler
0x51A0     [124]    _UART3_IRQHandler
0x521C     [124]    _UART2_IRQHandler
0x5298      [36]    __Lib_System_4XX_InitialSetUpFosc
0x52BC      [34]    _main
0x52E0     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x5640     [124]    _UART4_IRQHandler
0x56BC       [8]    ___GenExcept
0x56C4      [42]    ___EnableFPU
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_hal_ll_tim_set_duty_duty_ratio
0x0000       [4]    FARG_main_plot_value
0x0000       [4]    FARG_cmath_eval_poly_num
0x0000       [4]    FARG_hal_ll_adc_set_vref_value_vref_value
0x0000       [8]    FARG_long_double_to_str_dnum
0x0000       [4]    FARG_log_num
0x0000       [4]    FARG_log10_num
0x0000       [4]    FARG_sinh_num
0x0000       [4]    FARG_tanh_num
0x0000       [4]    FARG_cosh_num
0x0000       [4]    FARG_pow_num
0x0000       [4]    FARG_modf_num
0x0000       [4]    FARG_sqrt_num
0x0000       [4]    FARG_ldexp_num
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_num
0x0000       [4]    FARG_sin_num
0x0000       [4]    FARG_atan_num
0x0000       [4]    FARG_asin_num
0x0000       [4]    FARG_fabs_num
0x0000       [4]    FARG_floor_num
0x0000       [4]    FARG_frexp_num
0x0000       [4]    FARG_round_num
0x0000       [4]    FARG_ceil_num
0x0000       [4]    FARG_float_to_str_f_num
0x0000       [4]    FARG_exp_pow
0x0000       [4]    FARG_cos_num
0x0000       [4]    FARG_tan_num
0x0000       [4]    FARG_pwm_set_duty_duty_ratio
0x0000       [4]    FARG_hal_pwm_set_duty_duty_ratio
0x0000       [4]    FARG_wifiesp_plot_value
0x0000       [4]    FARG_analog_in_set_vref_value_vref_value
0x0000       [4]    FARG_log_plot_value
0x0004       [4]    FARG_pow_pow
0x0004       [4]    FARG_atan2_x
0x20000000       [1]    cstdio_buffPos
0x20000001       [1]    cstdio_lastPos
0x20000002      [48]    cstdio___debugBuffer
0x20000032       [2]    cstdio_counterID
0x20000034       [4]    drv_analog_in__owner
0x20000038       [4]    drv_uart__owner
0x2000003C       [4]    hal_adc_hal_owner
0x20000040      [36]    hal_ll_adc_hal_ll_module_state
0x20000064      [96]    hal_ll_adc_hal_ll_adc_hw_specifics_map
0x200000C4      [72]    hal_ll_uart_hal_ll_module_state
0x2000010C     [252]    hal_ll_uart_hal_ll_uart_hw_specifics_map
0x20000208       [4]    hal_uart_hal_owner
0x2000020C       [9]    ?lstr7_log
0x20000215      [10]    ?lstr8_log
0x2000021F       [1]    hal_ll_uart_hal_ll_get_specifics_hal_ll_module_error_L0
0x20000220       [4]    main_app_buf_len
0x20000224     [610]    main_app_buf
0x20000486       [3]    ?lstr11_main
0x20000489       [3]    ?lstr12_main
0x2000048C      [11]    ?lstr13_main
0x20000497       [3]    ?lstr14_main
0x2000049A       [7]    ?lstr15_main
0x200004A1       [3]    ?lstr16_main
0x200004A4      [10]    ?lstr17_main
0x200004AE       [2]    ?lstr18_main
0x200004B0       [3]    ?lstr19_main
0x200004B3       [9]    ?lstr25_main
0x200004BC       [3]    ?lstr26_main
0x200004BF      [10]    ?lstr27_main
0x200004C9       [2]    ?lstr28_main
0x200004CB       [3]    ?lstr29_main
0x200004CE      [13]    ?lstr30_main
0x200004DB       [5]    ?lstr31_main
0x200004E0       [3]    ?lstr32_main
0x200004E3       [9]    ?lstr33_main
0x200004EC       [3]    ?lstr34_main
0x200004EF       [5]    ?lstr37_main
0x200004F4      [10]    _page_len
0x200004FE       [2]    main_link_id
0x20000500      [10]    _send_buf
0x2000050A      [11]    ?lstr55_main
0x20000515       [2]    ?lstr56_main
0x20000517       [8]    ?lstr57_main
0x2000051F      [12]    ?lstr58_main
0x2000052B       [3]    ?lstr59_main
0x2000052E      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000053E       [1]    hal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0
0x2000053F       [1]    main_logger
0x20000540       [4]    hal_ll_adc__hal_ll_adc_hw_init_reg_L0
0x20000544      [36]    _adc_hal_module_state
0x20000568      [72]    _uart_hal_module_state
0x200005B0       [4]    hal_ll_adc_hal_ll_adc_hw_specifics_map_local
0x200005B4       [4]    hal_ll_adc_low_level_handle
0x200005B8       [4]    hal_ll_uart_low_level_handle
0x200005BC       [4]    hal_ll_uart_hal_ll_uart_hw_specifics_map_local
0x200005C0       [4]    hal_ll_uart_irq_handler
0x200005C4      [24]    hal_ll_uart_objects
0x200005DC     [852]    main_wifiesp
0x20000930      [24]    main_hallcurrent5
0x20000948       [4]    main_app_error_flag
0x2000094C      [50]    _json_data
0x2000097E     [150]    _page
0x20000A14       [4]    ___System_CLOCK_IN_KHZ
0x20000A18       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01A2       [2]    ?lstr_2_conversions
0x03FE       [2]    ?lstr_3_wifiesp
0x0586       [2]    ?lstr_41_main
0x0A42       [2]    ?lstr_20_main
0x0AA6       [2]    ?lstr_3_log
0x0C4E       [2]    ?lstr_24_main
0x0DB2       [2]    ?lstr_54_main
0x0E32       [2]    ?lstr_4_log
0x104C       [4]    ?lstr_1_conversions
0x3BA4       [4]    ?lstr_22_main
0x56EE       [1]    ?ICScstdio_buffPos
0x56EF       [1]    ?ICScstdio_lastPos
0x56F0      [48]    ?ICScstdio___debugBuffer
0x5720       [2]    ?ICScstdio_counterID
0x5722       [4]    ?ICSdrv_analog_in__owner
0x5726       [4]    ?ICSdrv_uart__owner
0x572A       [4]    ?ICShal_adc_hal_owner
0x572E      [36]    ?ICShal_ll_adc_hal_ll_module_state
0x5752      [96]    ?ICShal_ll_adc_hal_ll_adc_hw_specifics_map
0x57B2      [72]    ?ICShal_ll_uart_hal_ll_module_state
0x57FA     [252]    ?ICShal_ll_uart_hal_ll_uart_hw_specifics_map
0x58F6       [4]    ?ICShal_uart_hal_owner
0x58FA       [9]    ?ICS?lstr7_log
0x5903      [10]    ?ICS?lstr8_log
0x590D       [1]    ?ICShal_ll_uart_hal_ll_get_specifics_hal_ll_module_error_L0
0x590E       [4]    ?ICSmain_app_buf_len
0x5912     [610]    ?ICSmain_app_buf
0x5B74       [3]    ?ICS?lstr11_main
0x5B77       [3]    ?ICS?lstr12_main
0x5B7A      [11]    ?ICS?lstr13_main
0x5B85       [3]    ?ICS?lstr14_main
0x5B88       [7]    ?ICS?lstr15_main
0x5B8F       [3]    ?ICS?lstr16_main
0x5B92      [10]    ?ICS?lstr17_main
0x5B9C       [2]    ?ICS?lstr18_main
0x5B9E       [3]    ?ICS?lstr19_main
0x5BA1       [9]    ?ICS?lstr25_main
0x5BAA       [3]    ?ICS?lstr26_main
0x5BAD      [10]    ?ICS?lstr27_main
0x5BB7       [2]    ?ICS?lstr28_main
0x5BB9       [3]    ?ICS?lstr29_main
0x5BBC      [13]    ?ICS?lstr30_main
0x5BC9       [5]    ?ICS?lstr31_main
0x5BCE       [3]    ?ICS?lstr32_main
0x5BD1       [9]    ?ICS?lstr33_main
0x5BDA       [3]    ?ICS?lstr34_main
0x5BDD       [5]    ?ICS?lstr37_main
0x5BE2      [10]    ?ICS_page_len
0x5BEC       [2]    ?ICSmain_link_id
0x5BEE      [10]    ?ICS_send_buf
0x5BF8      [11]    ?ICS?lstr55_main
0x5C03       [2]    ?ICS?lstr56_main
0x5C05       [8]    ?ICS?lstr57_main
0x5C0D      [12]    ?ICS?lstr58_main
0x5C19       [3]    ?ICS?lstr59_main
0x5C1C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x5C2C       [1]    ?ICShal_ll_adc_hal_ll_get_specifics_hal_ll_module_error_L0
0x5C30       [4]    ?ICSmain_wifiesp_process_rx_cnt_L2
0x5C34     [610]    ?ICSmain_wifiesp_process_rx_buf_L0
0x5E98     [588]    hal_ll_adc__adc_map
0x60E4     [156]    hal_ll_uart_hal_ll_uart_rx_map
0x6180     [156]    hal_ll_uart_hal_ll_uart_tx_map
0x621C      [52]    cstdio__powers_
0x6250      [52]    cstdio__npowers_
0x6284      [50]    ?ICSwifiesp_send_cmd_tmp_buf_L0
0x62B6      [49]    ?lstr_36_main
0x62E8      [48]    cstdio_octpowers
0x6318      [46]    ?lstr_39_main
0x6346      [45]    ?lstr_48_main
0x6374      [44]    hal_ll_gpio_port__hal_ll_gpio_port_base
0x63A0      [40]    cstdio_dpowers
0x63C8      [40]    ?lstr_10_main
0x63F0      [33]    ?lstr_44_main
0x6411      [33]    ?lstr_45_main
0x6434      [32]    cstdio_hexpowers
0x6454      [29]    ?lstr_51_main
0x6471      [27]    ?lstr_35_main
0x648C      [24]    ?ICShal_ll_uart_register_handle_index_list_L0
0x64A4      [20]    ?lstr_46_main
0x64B8      [18]    ?lstr_43_main
0x64CA      [17]    ?lstr_38_main
0x64DB      [17]    cstdio_hexs
0x64EC      [17]    cstdio_hexb
0x64FD      [14]    ?lstr_49_main
0x650B      [13]    ?lstr_40_main
0x6518      [12]    ?lstr_21_main
0x6524      [12]    ?lstr_23_main
0x6530      [11]    ?lstr_52_main
0x653B      [11]    ?lstr_6_main
0x6546      [10]    ?lstr_42_main
0x6550      [10]    ?lstr_7_main
0x655A      [10]    ?lstr_9_main
0x6564       [6]    ?lstr_50_main
0x656A       [6]    ?lstr_4_main
0x6570       [6]    ?lstr_5_main
0x6576       [6]    ?lstr_8_main
0x657C       [5]    ?lstr_53_main
0x6581       [5]    ?lstr_1_cstdio
0x6588       [4]    ?ICShal_ll_adc__hal_ll_adc_hw_init_reg_L0
0x658C       [4]    ?lstr_3_conversions
0x6590       [3]    ?lstr_47_main
0x6593       [3]    ?lstr_4_wifiesp
0x6596       [3]    ?lstr_3_main
