
Control_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005194  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080052a8  080052a8  000152a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005338  08005338  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005338  08005338  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005338  08005338  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005338  08005338  00015338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800533c  0800533c  0001533c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005340  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000010  08005350  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  08005350  00020154  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a99d  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e6e  00000000  00000000  0002aa19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd0  00000000  00000000  0002c888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000912  00000000  00000000  0002d458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017905  00000000  00000000  0002dd6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dcf7  00000000  00000000  0004566f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086651  00000000  00000000  00053366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003244  00000000  00000000  000d99b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000dcbfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	0800528c 	.word	0x0800528c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	0800528c 	.word	0x0800528c

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__aeabi_d2iz>:
 8000a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d215      	bcs.n	8000a8a <__aeabi_d2iz+0x36>
 8000a5e:	d511      	bpl.n	8000a84 <__aeabi_d2iz+0x30>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d912      	bls.n	8000a90 <__aeabi_d2iz+0x3c>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7e:	bf18      	it	ne
 8000a80:	4240      	negne	r0, r0
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d105      	bne.n	8000a9c <__aeabi_d2iz+0x48>
 8000a90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a94:	bf08      	it	eq
 8000a96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_d2uiz>:
 8000aa4:	004a      	lsls	r2, r1, #1
 8000aa6:	d211      	bcs.n	8000acc <__aeabi_d2uiz+0x28>
 8000aa8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aac:	d211      	bcs.n	8000ad2 <__aeabi_d2uiz+0x2e>
 8000aae:	d50d      	bpl.n	8000acc <__aeabi_d2uiz+0x28>
 8000ab0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab8:	d40e      	bmi.n	8000ad8 <__aeabi_d2uiz+0x34>
 8000aba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000abe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d102      	bne.n	8000ade <__aeabi_d2uiz+0x3a>
 8000ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8000adc:	4770      	bx	lr
 8000ade:	f04f 0000 	mov.w	r0, #0
 8000ae2:	4770      	bx	lr

08000ae4 <__aeabi_d2f>:
 8000ae4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aec:	bf24      	itt	cs
 8000aee:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000af2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000af6:	d90d      	bls.n	8000b14 <__aeabi_d2f+0x30>
 8000af8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000afc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b00:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b04:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b08:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b0c:	bf08      	it	eq
 8000b0e:	f020 0001 	biceq.w	r0, r0, #1
 8000b12:	4770      	bx	lr
 8000b14:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b18:	d121      	bne.n	8000b5e <__aeabi_d2f+0x7a>
 8000b1a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b1e:	bfbc      	itt	lt
 8000b20:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b24:	4770      	bxlt	lr
 8000b26:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2e:	f1c2 0218 	rsb	r2, r2, #24
 8000b32:	f1c2 0c20 	rsb	ip, r2, #32
 8000b36:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b3a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3e:	bf18      	it	ne
 8000b40:	f040 0001 	orrne.w	r0, r0, #1
 8000b44:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b48:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b4c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b50:	ea40 000c 	orr.w	r0, r0, ip
 8000b54:	fa23 f302 	lsr.w	r3, r3, r2
 8000b58:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b5c:	e7cc      	b.n	8000af8 <__aeabi_d2f+0x14>
 8000b5e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b62:	d107      	bne.n	8000b74 <__aeabi_d2f+0x90>
 8000b64:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b68:	bf1e      	ittt	ne
 8000b6a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b6e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b72:	4770      	bxne	lr
 8000b74:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b78:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b7c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_frsub>:
 8000b84:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b88:	e002      	b.n	8000b90 <__addsf3>
 8000b8a:	bf00      	nop

08000b8c <__aeabi_fsub>:
 8000b8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b90 <__addsf3>:
 8000b90:	0042      	lsls	r2, r0, #1
 8000b92:	bf1f      	itttt	ne
 8000b94:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b98:	ea92 0f03 	teqne	r2, r3
 8000b9c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ba0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba4:	d06a      	beq.n	8000c7c <__addsf3+0xec>
 8000ba6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000baa:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bae:	bfc1      	itttt	gt
 8000bb0:	18d2      	addgt	r2, r2, r3
 8000bb2:	4041      	eorgt	r1, r0
 8000bb4:	4048      	eorgt	r0, r1
 8000bb6:	4041      	eorgt	r1, r0
 8000bb8:	bfb8      	it	lt
 8000bba:	425b      	neglt	r3, r3
 8000bbc:	2b19      	cmp	r3, #25
 8000bbe:	bf88      	it	hi
 8000bc0:	4770      	bxhi	lr
 8000bc2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bca:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bce:	bf18      	it	ne
 8000bd0:	4240      	negne	r0, r0
 8000bd2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bd6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bda:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bde:	bf18      	it	ne
 8000be0:	4249      	negne	r1, r1
 8000be2:	ea92 0f03 	teq	r2, r3
 8000be6:	d03f      	beq.n	8000c68 <__addsf3+0xd8>
 8000be8:	f1a2 0201 	sub.w	r2, r2, #1
 8000bec:	fa41 fc03 	asr.w	ip, r1, r3
 8000bf0:	eb10 000c 	adds.w	r0, r0, ip
 8000bf4:	f1c3 0320 	rsb	r3, r3, #32
 8000bf8:	fa01 f103 	lsl.w	r1, r1, r3
 8000bfc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	d502      	bpl.n	8000c08 <__addsf3+0x78>
 8000c02:	4249      	negs	r1, r1
 8000c04:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c08:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c0c:	d313      	bcc.n	8000c36 <__addsf3+0xa6>
 8000c0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c12:	d306      	bcc.n	8000c22 <__addsf3+0x92>
 8000c14:	0840      	lsrs	r0, r0, #1
 8000c16:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c1a:	f102 0201 	add.w	r2, r2, #1
 8000c1e:	2afe      	cmp	r2, #254	; 0xfe
 8000c20:	d251      	bcs.n	8000cc6 <__addsf3+0x136>
 8000c22:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c26:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c2a:	bf08      	it	eq
 8000c2c:	f020 0001 	biceq.w	r0, r0, #1
 8000c30:	ea40 0003 	orr.w	r0, r0, r3
 8000c34:	4770      	bx	lr
 8000c36:	0049      	lsls	r1, r1, #1
 8000c38:	eb40 0000 	adc.w	r0, r0, r0
 8000c3c:	3a01      	subs	r2, #1
 8000c3e:	bf28      	it	cs
 8000c40:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c44:	d2ed      	bcs.n	8000c22 <__addsf3+0x92>
 8000c46:	fab0 fc80 	clz	ip, r0
 8000c4a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c4e:	ebb2 020c 	subs.w	r2, r2, ip
 8000c52:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c56:	bfaa      	itet	ge
 8000c58:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c5c:	4252      	neglt	r2, r2
 8000c5e:	4318      	orrge	r0, r3
 8000c60:	bfbc      	itt	lt
 8000c62:	40d0      	lsrlt	r0, r2
 8000c64:	4318      	orrlt	r0, r3
 8000c66:	4770      	bx	lr
 8000c68:	f092 0f00 	teq	r2, #0
 8000c6c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c70:	bf06      	itte	eq
 8000c72:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c76:	3201      	addeq	r2, #1
 8000c78:	3b01      	subne	r3, #1
 8000c7a:	e7b5      	b.n	8000be8 <__addsf3+0x58>
 8000c7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c84:	bf18      	it	ne
 8000c86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c8a:	d021      	beq.n	8000cd0 <__addsf3+0x140>
 8000c8c:	ea92 0f03 	teq	r2, r3
 8000c90:	d004      	beq.n	8000c9c <__addsf3+0x10c>
 8000c92:	f092 0f00 	teq	r2, #0
 8000c96:	bf08      	it	eq
 8000c98:	4608      	moveq	r0, r1
 8000c9a:	4770      	bx	lr
 8000c9c:	ea90 0f01 	teq	r0, r1
 8000ca0:	bf1c      	itt	ne
 8000ca2:	2000      	movne	r0, #0
 8000ca4:	4770      	bxne	lr
 8000ca6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000caa:	d104      	bne.n	8000cb6 <__addsf3+0x126>
 8000cac:	0040      	lsls	r0, r0, #1
 8000cae:	bf28      	it	cs
 8000cb0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cb4:	4770      	bx	lr
 8000cb6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cba:	bf3c      	itt	cc
 8000cbc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cc0:	4770      	bxcc	lr
 8000cc2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cc6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cce:	4770      	bx	lr
 8000cd0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cd4:	bf16      	itet	ne
 8000cd6:	4608      	movne	r0, r1
 8000cd8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cdc:	4601      	movne	r1, r0
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	bf06      	itte	eq
 8000ce2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ce6:	ea90 0f01 	teqeq	r0, r1
 8000cea:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cee:	4770      	bx	lr

08000cf0 <__aeabi_ui2f>:
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e004      	b.n	8000d00 <__aeabi_i2f+0x8>
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_i2f>:
 8000cf8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cfc:	bf48      	it	mi
 8000cfe:	4240      	negmi	r0, r0
 8000d00:	ea5f 0c00 	movs.w	ip, r0
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d0c:	4601      	mov	r1, r0
 8000d0e:	f04f 0000 	mov.w	r0, #0
 8000d12:	e01c      	b.n	8000d4e <__aeabi_l2f+0x2a>

08000d14 <__aeabi_ul2f>:
 8000d14:	ea50 0201 	orrs.w	r2, r0, r1
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e00a      	b.n	8000d38 <__aeabi_l2f+0x14>
 8000d22:	bf00      	nop

08000d24 <__aeabi_l2f>:
 8000d24:	ea50 0201 	orrs.w	r2, r0, r1
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d30:	d502      	bpl.n	8000d38 <__aeabi_l2f+0x14>
 8000d32:	4240      	negs	r0, r0
 8000d34:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d38:	ea5f 0c01 	movs.w	ip, r1
 8000d3c:	bf02      	ittt	eq
 8000d3e:	4684      	moveq	ip, r0
 8000d40:	4601      	moveq	r1, r0
 8000d42:	2000      	moveq	r0, #0
 8000d44:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d48:	bf08      	it	eq
 8000d4a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d52:	fabc f28c 	clz	r2, ip
 8000d56:	3a08      	subs	r2, #8
 8000d58:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d5c:	db10      	blt.n	8000d80 <__aeabi_l2f+0x5c>
 8000d5e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d62:	4463      	add	r3, ip
 8000d64:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d68:	f1c2 0220 	rsb	r2, r2, #32
 8000d6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d70:	fa20 f202 	lsr.w	r2, r0, r2
 8000d74:	eb43 0002 	adc.w	r0, r3, r2
 8000d78:	bf08      	it	eq
 8000d7a:	f020 0001 	biceq.w	r0, r0, #1
 8000d7e:	4770      	bx	lr
 8000d80:	f102 0220 	add.w	r2, r2, #32
 8000d84:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d88:	f1c2 0220 	rsb	r2, r2, #32
 8000d8c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d90:	fa21 f202 	lsr.w	r2, r1, r2
 8000d94:	eb43 0002 	adc.w	r0, r3, r2
 8000d98:	bf08      	it	eq
 8000d9a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d9e:	4770      	bx	lr

08000da0 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000da0:	b4b0      	push	{r4, r5, r7}
 8000da2:	b08f      	sub	sp, #60	; 0x3c
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000da8:	f240 13b1 	movw	r3, #433	; 0x1b1
 8000dac:	62fb      	str	r3, [r7, #44]	; 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000dae:	2307      	movs	r3, #7
 8000db0:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000db4:	2307      	movs	r3, #7
 8000db6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	new_LoRa.power				   = POWER_20db;
 8000dc0:	23ff      	movs	r3, #255	; 0xff
 8000dc2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000dc6:	2364      	movs	r3, #100	; 0x64
 8000dc8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	new_LoRa.preamble			   = 8         ;
 8000dcc:	2308      	movs	r3, #8
 8000dce:	86bb      	strh	r3, [r7, #52]	; 0x34

	return new_LoRa;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	461d      	mov	r5, r3
 8000dd4:	f107 040c 	add.w	r4, r7, #12
 8000dd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ddc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dde:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000de0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000de4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	373c      	adds	r7, #60	; 0x3c
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bcb0      	pop	{r4, r5, r7}
 8000df0:	4770      	bx	lr

08000df2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b084      	sub	sp, #16
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f000 f9ff 	bl	8001202 <LoRa_read>
 8000e04:	4603      	mov	r3, r0
 8000e06:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000e08:	7bbb      	ldrb	r3, [r7, #14]
 8000e0a:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d107      	bne.n	8000e22 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000e12:	7bbb      	ldrb	r3, [r7, #14]
 8000e14:	f023 0307 	bic.w	r3, r3, #7
 8000e18:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	61da      	str	r2, [r3, #28]
 8000e20:	e03e      	b.n	8000ea0 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d10c      	bne.n	8000e42 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000e28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e2c:	f023 0307 	bic.w	r3, r3, #7
 8000e30:	b25b      	sxtb	r3, r3
 8000e32:	f043 0301 	orr.w	r3, r3, #1
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	61da      	str	r2, [r3, #28]
 8000e40:	e02e      	b.n	8000ea0 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	2b03      	cmp	r3, #3
 8000e46:	d10c      	bne.n	8000e62 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000e48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e4c:	f023 0307 	bic.w	r3, r3, #7
 8000e50:	b25b      	sxtb	r3, r3
 8000e52:	f043 0303 	orr.w	r3, r3, #3
 8000e56:	b25b      	sxtb	r3, r3
 8000e58:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2203      	movs	r2, #3
 8000e5e:	61da      	str	r2, [r3, #28]
 8000e60:	e01e      	b.n	8000ea0 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	2b05      	cmp	r3, #5
 8000e66:	d10c      	bne.n	8000e82 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000e68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e6c:	f023 0307 	bic.w	r3, r3, #7
 8000e70:	b25b      	sxtb	r3, r3
 8000e72:	f043 0305 	orr.w	r3, r3, #5
 8000e76:	b25b      	sxtb	r3, r3
 8000e78:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2205      	movs	r2, #5
 8000e7e:	61da      	str	r2, [r3, #28]
 8000e80:	e00e      	b.n	8000ea0 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	2b06      	cmp	r3, #6
 8000e86:	d10b      	bne.n	8000ea0 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000e88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e8c:	f023 0307 	bic.w	r3, r3, #7
 8000e90:	b25b      	sxtb	r3, r3
 8000e92:	f043 0306 	orr.w	r3, r3, #6
 8000e96:	b25b      	sxtb	r3, r3
 8000e98:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2206      	movs	r2, #6
 8000e9e:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000ea0:	7bfb      	ldrb	r3, [r7, #15]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f000 f9c5 	bl	8001236 <LoRa_write>
	//HAL_Delay(10);
}
 8000eac:	bf00      	nop
 8000eae:	3710      	adds	r7, #16
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	603b      	str	r3, [r7, #0]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	6818      	ldr	r0, [r3, #0]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	889b      	ldrh	r3, [r3, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f001 fecb 	bl	8002c6a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	6998      	ldr	r0, [r3, #24]
 8000ed8:	88fa      	ldrh	r2, [r7, #6]
 8000eda:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000ede:	68b9      	ldr	r1, [r7, #8]
 8000ee0:	f003 fc7a 	bl	80047d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ee4:	bf00      	nop
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f004 f87a 	bl	8004fe4 <HAL_SPI_GetState>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d1f7      	bne.n	8000ee6 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6998      	ldr	r0, [r3, #24]
 8000efa:	8b3a      	ldrh	r2, [r7, #24]
 8000efc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f00:	6839      	ldr	r1, [r7, #0]
 8000f02:	f003 fdad 	bl	8004a60 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f06:	bf00      	nop
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f004 f869 	bl	8004fe4 <HAL_SPI_GetState>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d1f7      	bne.n	8000f08 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	889b      	ldrh	r3, [r3, #4]
 8000f20:	2201      	movs	r2, #1
 8000f22:	4619      	mov	r1, r3
 8000f24:	f001 fea1 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8000f28:	bf00      	nop
 8000f2a:	3710      	adds	r7, #16
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	603b      	str	r3, [r7, #0]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	6818      	ldr	r0, [r3, #0]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	889b      	ldrh	r3, [r3, #4]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	f001 fe8d 	bl	8002c6a <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6998      	ldr	r0, [r3, #24]
 8000f54:	88fa      	ldrh	r2, [r7, #6]
 8000f56:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f5a:	68b9      	ldr	r1, [r7, #8]
 8000f5c:	f003 fc3c 	bl	80047d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f60:	bf00      	nop
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	699b      	ldr	r3, [r3, #24]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f004 f83c 	bl	8004fe4 <HAL_SPI_GetState>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d1f7      	bne.n	8000f62 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6998      	ldr	r0, [r3, #24]
 8000f76:	8b3a      	ldrh	r2, [r7, #24]
 8000f78:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f7c:	6839      	ldr	r1, [r7, #0]
 8000f7e:	f003 fc2b 	bl	80047d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000f82:	bf00      	nop
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f004 f82b 	bl	8004fe4 <HAL_SPI_GetState>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d1f7      	bne.n	8000f84 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	889b      	ldrh	r3, [r3, #4]
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f001 fe63 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000fb8:	2126      	movs	r1, #38	; 0x26
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f000 f921 	bl	8001202 <LoRa_read>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	73bb      	strb	r3, [r7, #14]

	if(value)
 8000fc4:	78fb      	ldrb	r3, [r7, #3]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d004      	beq.n	8000fd4 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	f043 0308 	orr.w	r3, r3, #8
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	e003      	b.n	8000fdc <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000fd4:	7bbb      	ldrb	r3, [r7, #14]
 8000fd6:	f023 0308 	bic.w	r3, r3, #8
 8000fda:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	2126      	movs	r1, #38	; 0x26
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 f927 	bl	8001236 <LoRa_write>
	HAL_Delay(10);
 8000fe8:	200a      	movs	r0, #10
 8000fea:	f001 fb71 	bl	80026d0 <HAL_Delay>
}
 8000fee:	bf00      	nop
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b096      	sub	sp, #88	; 0x58
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001000:	4a17      	ldr	r2, [pc, #92]	; (8001060 <LoRa_setAutoLDO+0x68>)
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4611      	mov	r1, r2
 8001008:	2250      	movs	r2, #80	; 0x50
 800100a:	4618      	mov	r0, r3
 800100c:	f004 f930 	bl	8005270 <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001016:	461a      	mov	r2, r3
 8001018:	2301      	movs	r3, #1
 800101a:	4093      	lsls	r3, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff fa9d 	bl	800055c <__aeabi_i2d>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001028:	00db      	lsls	r3, r3, #3
 800102a:	3358      	adds	r3, #88	; 0x58
 800102c:	443b      	add	r3, r7
 800102e:	3b50      	subs	r3, #80	; 0x50
 8001030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001034:	f7ff fc26 	bl	8000884 <__aeabi_ddiv>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4610      	mov	r0, r2
 800103e:	4619      	mov	r1, r3
 8001040:	f7ff fd08 	bl	8000a54 <__aeabi_d2iz>
 8001044:	4603      	mov	r3, r0
 8001046:	2b10      	cmp	r3, #16
 8001048:	bfcc      	ite	gt
 800104a:	2301      	movgt	r3, #1
 800104c:	2300      	movle	r3, #0
 800104e:	b2db      	uxtb	r3, r3
 8001050:	4619      	mov	r1, r3
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f7ff ffaa 	bl	8000fac <LoRa_setLowDaraRateOptimization>
}
 8001058:	bf00      	nop
 800105a:	3758      	adds	r7, #88	; 0x58
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	080052a8 	.word	0x080052a8

08001064 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	04db      	lsls	r3, r3, #19
 8001072:	115b      	asrs	r3, r3, #5
 8001074:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	0c1b      	lsrs	r3, r3, #16
 800107a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800107c:	7afb      	ldrb	r3, [r7, #11]
 800107e:	461a      	mov	r2, r3
 8001080:	2106      	movs	r1, #6
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f000 f8d7 	bl	8001236 <LoRa_write>
	HAL_Delay(5);
 8001088:	2005      	movs	r0, #5
 800108a:	f001 fb21 	bl	80026d0 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001094:	7afb      	ldrb	r3, [r7, #11]
 8001096:	461a      	mov	r2, r3
 8001098:	2107      	movs	r1, #7
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f000 f8cb 	bl	8001236 <LoRa_write>
	HAL_Delay(5);
 80010a0:	2005      	movs	r0, #5
 80010a2:	f001 fb15 	bl	80026d0 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80010aa:	7afb      	ldrb	r3, [r7, #11]
 80010ac:	461a      	mov	r2, r3
 80010ae:	2108      	movs	r1, #8
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f000 f8c0 	bl	8001236 <LoRa_write>
	HAL_Delay(5);
 80010b6:	2005      	movs	r0, #5
 80010b8:	f001 fb0a 	bl	80026d0 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	2b0c      	cmp	r3, #12
 80010d2:	dd01      	ble.n	80010d8 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80010d4:	230c      	movs	r3, #12
 80010d6:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	2b06      	cmp	r3, #6
 80010dc:	dc01      	bgt.n	80010e2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80010de:	2307      	movs	r3, #7
 80010e0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80010e2:	211e      	movs	r1, #30
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f000 f88c 	bl	8001202 <LoRa_read>
 80010ea:	4603      	mov	r3, r0
 80010ec:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80010ee:	200a      	movs	r0, #10
 80010f0:	f001 faee 	bl	80026d0 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	011b      	lsls	r3, r3, #4
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
 80010fe:	f003 030f 	and.w	r3, r3, #15
 8001102:	b2db      	uxtb	r3, r3
 8001104:	4413      	add	r3, r2
 8001106:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8001108:	7bbb      	ldrb	r3, [r7, #14]
 800110a:	461a      	mov	r2, r3
 800110c:	211e      	movs	r1, #30
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f000 f891 	bl	8001236 <LoRa_write>
	HAL_Delay(10);
 8001114:	200a      	movs	r0, #10
 8001116:	f001 fadb 	bl	80026d0 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff ff6c 	bl	8000ff8 <LoRa_setAutoLDO>
}
 8001120:	bf00      	nop
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001134:	78fb      	ldrb	r3, [r7, #3]
 8001136:	461a      	mov	r2, r3
 8001138:	2109      	movs	r1, #9
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f000 f87b 	bl	8001236 <LoRa_write>
	HAL_Delay(10);
 8001140:	200a      	movs	r0, #10
 8001142:	f001 fac5 	bl	80026d0 <HAL_Delay>
}
 8001146:	bf00      	nop
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
	...

08001150 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	2b2c      	cmp	r3, #44	; 0x2c
 8001164:	d801      	bhi.n	800116a <LoRa_setOCP+0x1a>
		current = 45;
 8001166:	232d      	movs	r3, #45	; 0x2d
 8001168:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800116a:	78fb      	ldrb	r3, [r7, #3]
 800116c:	2bf0      	cmp	r3, #240	; 0xf0
 800116e:	d901      	bls.n	8001174 <LoRa_setOCP+0x24>
		current = 240;
 8001170:	23f0      	movs	r3, #240	; 0xf0
 8001172:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001174:	78fb      	ldrb	r3, [r7, #3]
 8001176:	2b78      	cmp	r3, #120	; 0x78
 8001178:	d809      	bhi.n	800118e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800117a:	78fb      	ldrb	r3, [r7, #3]
 800117c:	3b2d      	subs	r3, #45	; 0x2d
 800117e:	4a12      	ldr	r2, [pc, #72]	; (80011c8 <LoRa_setOCP+0x78>)
 8001180:	fb82 1203 	smull	r1, r2, r2, r3
 8001184:	1052      	asrs	r2, r2, #1
 8001186:	17db      	asrs	r3, r3, #31
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	73fb      	strb	r3, [r7, #15]
 800118c:	e00b      	b.n	80011a6 <LoRa_setOCP+0x56>
	else if(current <= 240)
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2bf0      	cmp	r3, #240	; 0xf0
 8001192:	d808      	bhi.n	80011a6 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	331e      	adds	r3, #30
 8001198:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <LoRa_setOCP+0x78>)
 800119a:	fb82 1203 	smull	r1, r2, r2, r3
 800119e:	1092      	asrs	r2, r2, #2
 80011a0:	17db      	asrs	r3, r3, #31
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	3320      	adds	r3, #32
 80011aa:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80011ac:	7bfb      	ldrb	r3, [r7, #15]
 80011ae:	461a      	mov	r2, r3
 80011b0:	210b      	movs	r1, #11
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f000 f83f 	bl	8001236 <LoRa_write>
	HAL_Delay(10);
 80011b8:	200a      	movs	r0, #10
 80011ba:	f001 fa89 	bl	80026d0 <HAL_Delay>
}
 80011be:	bf00      	nop
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	66666667 	.word	0x66666667

080011cc <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80011d4:	211e      	movs	r1, #30
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f000 f813 	bl	8001202 <LoRa_read>
 80011dc:	4603      	mov	r3, r0
 80011de:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	f043 0307 	orr.w	r3, r3, #7
 80011e6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80011e8:	7bbb      	ldrb	r3, [r7, #14]
 80011ea:	461a      	mov	r2, r3
 80011ec:	211e      	movs	r1, #30
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f000 f821 	bl	8001236 <LoRa_write>
	HAL_Delay(10);
 80011f4:	200a      	movs	r0, #10
 80011f6:	f001 fa6b 	bl	80026d0 <HAL_Delay>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8001202:	b580      	push	{r7, lr}
 8001204:	b086      	sub	sp, #24
 8001206:	af02      	add	r7, sp, #8
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001214:	b2db      	uxtb	r3, r3
 8001216:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001218:	f107 030f 	add.w	r3, r7, #15
 800121c:	f107 010e 	add.w	r1, r7, #14
 8001220:	2201      	movs	r2, #1
 8001222:	9200      	str	r2, [sp, #0]
 8001224:	2201      	movs	r2, #1
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff fe44 	bl	8000eb4 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001236:	b580      	push	{r7, lr}
 8001238:	b086      	sub	sp, #24
 800123a:	af02      	add	r7, sp, #8
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	460b      	mov	r3, r1
 8001240:	70fb      	strb	r3, [r7, #3]
 8001242:	4613      	mov	r3, r2
 8001244:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800124c:	b2db      	uxtb	r3, r3
 800124e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001250:	78bb      	ldrb	r3, [r7, #2]
 8001252:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8001254:	f107 030f 	add.w	r3, r7, #15
 8001258:	f107 010e 	add.w	r1, r7, #14
 800125c:	2201      	movs	r2, #1
 800125e:	9200      	str	r2, [sp, #0]
 8001260:	2201      	movs	r2, #1
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fe64 	bl	8000f30 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001268:	bf00      	nop
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	607a      	str	r2, [r7, #4]
 800127a:	461a      	mov	r2, r3
 800127c:	460b      	mov	r3, r1
 800127e:	72fb      	strb	r3, [r7, #11]
 8001280:	4613      	mov	r3, r2
 8001282:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8001284:	7afb      	ldrb	r3, [r7, #11]
 8001286:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800128a:	b2db      	uxtb	r3, r3
 800128c:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	889b      	ldrh	r3, [r3, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	4619      	mov	r1, r3
 800129a:	f001 fce6 	bl	8002c6a <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6998      	ldr	r0, [r3, #24]
 80012a2:	f107 0117 	add.w	r1, r7, #23
 80012a6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80012aa:	2201      	movs	r2, #1
 80012ac:	f003 fa94 	bl	80047d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80012b0:	bf00      	nop
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f003 fe94 	bl	8004fe4 <HAL_SPI_GetState>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d1f7      	bne.n	80012b2 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	6998      	ldr	r0, [r3, #24]
 80012c6:	7abb      	ldrb	r3, [r7, #10]
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80012ce:	6879      	ldr	r1, [r7, #4]
 80012d0:	f003 fa82 	bl	80047d8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80012d4:	bf00      	nop
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	4618      	mov	r0, r3
 80012dc:	f003 fe82 	bl	8004fe4 <HAL_SPI_GetState>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d1f7      	bne.n	80012d6 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	889b      	ldrh	r3, [r3, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	4619      	mov	r1, r3
 80012f2:	f001 fcba 	bl	8002c6a <HAL_GPIO_WritePin>
}
 80012f6:	bf00      	nop
 80012f8:	3718      	adds	r7, #24
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]

	return 1;
 8001306:	2301      	movs	r3, #1
}
 8001308:	4618      	mov	r0, r3
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8001312:	b580      	push	{r7, lr}
 8001314:	b086      	sub	sp, #24
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	4611      	mov	r1, r2
 800131e:	461a      	mov	r2, r3
 8001320:	460b      	mov	r3, r1
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	4613      	mov	r3, r2
 8001326:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800132e:	2101      	movs	r1, #1
 8001330:	68f8      	ldr	r0, [r7, #12]
 8001332:	f7ff fd5e 	bl	8000df2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001336:	210e      	movs	r1, #14
 8001338:	68f8      	ldr	r0, [r7, #12]
 800133a:	f7ff ff62 	bl	8001202 <LoRa_read>
 800133e:	4603      	mov	r3, r0
 8001340:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8001342:	7cfb      	ldrb	r3, [r7, #19]
 8001344:	461a      	mov	r2, r3
 8001346:	210d      	movs	r1, #13
 8001348:	68f8      	ldr	r0, [r7, #12]
 800134a:	f7ff ff74 	bl	8001236 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	461a      	mov	r2, r3
 8001352:	2122      	movs	r1, #34	; 0x22
 8001354:	68f8      	ldr	r0, [r7, #12]
 8001356:	f7ff ff6e 	bl	8001236 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	2100      	movs	r1, #0
 8001360:	68f8      	ldr	r0, [r7, #12]
 8001362:	f7ff ff85 	bl	8001270 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001366:	2103      	movs	r1, #3
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f7ff fd42 	bl	8000df2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 800136e:	2112      	movs	r1, #18
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f7ff ff46 	bl	8001202 <LoRa_read>
 8001376:	4603      	mov	r3, r0
 8001378:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800137a:	7cfb      	ldrb	r3, [r7, #19]
 800137c:	f003 0308 	and.w	r3, r3, #8
 8001380:	2b00      	cmp	r3, #0
 8001382:	d00a      	beq.n	800139a <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001384:	22ff      	movs	r2, #255	; 0xff
 8001386:	2112      	movs	r1, #18
 8001388:	68f8      	ldr	r0, [r7, #12]
 800138a:	f7ff ff54 	bl	8001236 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 800138e:	6979      	ldr	r1, [r7, #20]
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f7ff fd2e 	bl	8000df2 <LoRa_gotoMode>
			return 1;
 8001396:	2301      	movs	r3, #1
 8001398:	e00f      	b.n	80013ba <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800139a:	88bb      	ldrh	r3, [r7, #4]
 800139c:	3b01      	subs	r3, #1
 800139e:	80bb      	strh	r3, [r7, #4]
 80013a0:	88bb      	ldrh	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d105      	bne.n	80013b2 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80013a6:	6979      	ldr	r1, [r7, #20]
 80013a8:	68f8      	ldr	r0, [r7, #12]
 80013aa:	f7ff fd22 	bl	8000df2 <LoRa_gotoMode>
				return 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	e003      	b.n	80013ba <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f001 f98c 	bl	80026d0 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80013b8:	e7d9      	b.n	800136e <LoRa_transmit+0x5c>
	}
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80013ca:	2105      	movs	r1, #5
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff fd10 	bl	8000df2 <LoRa_gotoMode>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 80013da:	b590      	push	{r4, r7, lr}
 80013dc:	b089      	sub	sp, #36	; 0x24
 80013de:	af00      	add	r7, sp, #0
 80013e0:	60f8      	str	r0, [r7, #12]
 80013e2:	60b9      	str	r1, [r7, #8]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	61bb      	str	r3, [r7, #24]
 80013f0:	e007      	b.n	8001402 <LoRa_receive+0x28>
		data[i]=0;
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	68ba      	ldr	r2, [r7, #8]
 80013f6:	4413      	add	r3, r2
 80013f8:	2200      	movs	r2, #0
 80013fa:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	3301      	adds	r3, #1
 8001400:	61bb      	str	r3, [r7, #24]
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	429a      	cmp	r2, r3
 8001408:	dbf3      	blt.n	80013f2 <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800140a:	2101      	movs	r1, #1
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f7ff fcf0 	bl	8000df2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 8001412:	2112      	movs	r1, #18
 8001414:	68f8      	ldr	r0, [r7, #12]
 8001416:	f7ff fef4 	bl	8001202 <LoRa_read>
 800141a:	4603      	mov	r3, r0
 800141c:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 800141e:	7cfb      	ldrb	r3, [r7, #19]
 8001420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001424:	2b00      	cmp	r3, #0
 8001426:	d02f      	beq.n	8001488 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8001428:	22ff      	movs	r2, #255	; 0xff
 800142a:	2112      	movs	r1, #18
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	f7ff ff02 	bl	8001236 <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001432:	2113      	movs	r1, #19
 8001434:	68f8      	ldr	r0, [r7, #12]
 8001436:	f7ff fee4 	bl	8001202 <LoRa_read>
 800143a:	4603      	mov	r3, r0
 800143c:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 800143e:	2110      	movs	r1, #16
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fede 	bl	8001202 <LoRa_read>
 8001446:	4603      	mov	r3, r0
 8001448:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800144a:	7cfb      	ldrb	r3, [r7, #19]
 800144c:	461a      	mov	r2, r3
 800144e:	210d      	movs	r1, #13
 8001450:	68f8      	ldr	r0, [r7, #12]
 8001452:	f7ff fef0 	bl	8001236 <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8001456:	7cba      	ldrb	r2, [r7, #18]
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	4293      	cmp	r3, r2
 800145c:	bf28      	it	cs
 800145e:	4613      	movcs	r3, r2
 8001460:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e00b      	b.n	8001480 <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	18d4      	adds	r4, r2, r3
 800146e:	2100      	movs	r1, #0
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f7ff fec6 	bl	8001202 <LoRa_read>
 8001476:	4603      	mov	r3, r0
 8001478:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	3301      	adds	r3, #1
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	7ffb      	ldrb	r3, [r7, #31]
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	429a      	cmp	r2, r3
 8001486:	dbef      	blt.n	8001468 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001488:	2105      	movs	r1, #5
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f7ff fcb1 	bl	8000df2 <LoRa_gotoMode>
    return min;
 8001490:	7ffb      	ldrb	r3, [r7, #31]
}
 8001492:	4618      	mov	r0, r3
 8001494:	3724      	adds	r7, #36	; 0x24
 8001496:	46bd      	mov	sp, r7
 8001498:	bd90      	pop	{r4, r7, pc}

0800149a <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 800149a:	b580      	push	{r7, lr}
 800149c:	b084      	sub	sp, #16
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ff2b 	bl	80012fe <LoRa_isvalid>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	f000 8096 	beq.w	80015dc <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80014b0:	2100      	movs	r1, #0
 80014b2:	6878      	ldr	r0, [r7, #4]
 80014b4:	f7ff fc9d 	bl	8000df2 <LoRa_gotoMode>
			HAL_Delay(10);
 80014b8:	200a      	movs	r0, #10
 80014ba:	f001 f909 	bl	80026d0 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80014be:	2101      	movs	r1, #1
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff fe9e 	bl	8001202 <LoRa_read>
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80014ca:	200a      	movs	r0, #10
 80014cc:	f001 f900 	bl	80026d0 <HAL_Delay>
			data = read | 0x80;
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014d6:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80014d8:	7bbb      	ldrb	r3, [r7, #14]
 80014da:	461a      	mov	r2, r3
 80014dc:	2101      	movs	r1, #1
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff fea9 	bl	8001236 <LoRa_write>
			HAL_Delay(100);
 80014e4:	2064      	movs	r0, #100	; 0x64
 80014e6:	f001 f8f3 	bl	80026d0 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a1b      	ldr	r3, [r3, #32]
 80014ee:	4619      	mov	r1, r3
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fdb7 	bl	8001064 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80014fc:	4619      	mov	r1, r3
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f7ff fe12 	bl	8001128 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800150a:	4619      	mov	r1, r3
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff fe1f 	bl	8001150 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001512:	2223      	movs	r2, #35	; 0x23
 8001514:	210c      	movs	r1, #12
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fe8d 	bl	8001236 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff fe55 	bl	80011cc <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001528:	4619      	mov	r1, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff fdca 	bl	80010c4 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001530:	22ff      	movs	r2, #255	; 0xff
 8001532:	211f      	movs	r1, #31
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7ff fe7e 	bl	8001236 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001544:	011b      	lsls	r3, r3, #4
 8001546:	b2da      	uxtb	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4413      	add	r3, r2
 8001554:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001556:	7bbb      	ldrb	r3, [r7, #14]
 8001558:	461a      	mov	r2, r3
 800155a:	211d      	movs	r1, #29
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	f7ff fe6a 	bl	8001236 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff fd48 	bl	8000ff8 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800156c:	0a1b      	lsrs	r3, r3, #8
 800156e:	b29b      	uxth	r3, r3
 8001570:	b2db      	uxtb	r3, r3
 8001572:	461a      	mov	r2, r3
 8001574:	2120      	movs	r1, #32
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f7ff fe5d 	bl	8001236 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001580:	b2db      	uxtb	r3, r3
 8001582:	461a      	mov	r2, r3
 8001584:	2121      	movs	r1, #33	; 0x21
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f7ff fe55 	bl	8001236 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800158c:	2140      	movs	r1, #64	; 0x40
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f7ff fe37 	bl	8001202 <LoRa_read>
 8001594:	4603      	mov	r3, r0
 8001596:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800159e:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80015a0:	7bbb      	ldrb	r3, [r7, #14]
 80015a2:	461a      	mov	r2, r3
 80015a4:	2140      	movs	r1, #64	; 0x40
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff fe45 	bl	8001236 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80015ac:	2101      	movs	r1, #1
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff fc1f 	bl	8000df2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80015ba:	200a      	movs	r0, #10
 80015bc:	f001 f888 	bl	80026d0 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80015c0:	2142      	movs	r1, #66	; 0x42
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f7ff fe1d 	bl	8001202 <LoRa_read>
 80015c8:	4603      	mov	r3, r0
 80015ca:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	2b12      	cmp	r3, #18
 80015d0:	d101      	bne.n	80015d6 <LoRa_init+0x13c>
				return LORA_OK;
 80015d2:	23c8      	movs	r3, #200	; 0xc8
 80015d4:	e004      	b.n	80015e0 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80015d6:	f44f 73ca 	mov.w	r3, #404	; 0x194
 80015da:	e001      	b.n	80015e0 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80015dc:	f240 13f7 	movw	r3, #503	; 0x1f7
	}
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015e8:	b5b0      	push	{r4, r5, r7, lr}
 80015ea:	b08c      	sub	sp, #48	; 0x30
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015ee:	f001 f80d 	bl	800260c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015f2:	f000 f8f5 	bl	80017e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015f6:	f000 fa19 	bl	8001a2c <MX_GPIO_Init>
  MX_I2C1_Init();
 80015fa:	f000 f94f 	bl	800189c <MX_I2C1_Init>
  MX_SPI1_Init();
 80015fe:	f000 f9df 	bl	80019c0 <MX_SPI1_Init>
  MX_RTC_Init();
 8001602:	f000 f979 	bl	80018f8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //LORA STATUS CONFIG
  myLoRa = newLoRa();
 8001606:	4c6d      	ldr	r4, [pc, #436]	; (80017bc <main+0x1d4>)
 8001608:	463b      	mov	r3, r7
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fbc8 	bl	8000da0 <newLoRa>
 8001610:	4625      	mov	r5, r4
 8001612:	463c      	mov	r4, r7
 8001614:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001616:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001618:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001620:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  myLoRa.CS_port         = NSS_GPIO_Port;
 8001624:	4b65      	ldr	r3, [pc, #404]	; (80017bc <main+0x1d4>)
 8001626:	4a66      	ldr	r2, [pc, #408]	; (80017c0 <main+0x1d8>)
 8001628:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 800162a:	4b64      	ldr	r3, [pc, #400]	; (80017bc <main+0x1d4>)
 800162c:	2201      	movs	r2, #1
 800162e:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 8001630:	4b62      	ldr	r3, [pc, #392]	; (80017bc <main+0x1d4>)
 8001632:	4a63      	ldr	r2, [pc, #396]	; (80017c0 <main+0x1d8>)
 8001634:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 8001636:	4b61      	ldr	r3, [pc, #388]	; (80017bc <main+0x1d4>)
 8001638:	2202      	movs	r2, #2
 800163a:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 800163c:	4b5f      	ldr	r3, [pc, #380]	; (80017bc <main+0x1d4>)
 800163e:	4a60      	ldr	r2, [pc, #384]	; (80017c0 <main+0x1d8>)
 8001640:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 8001642:	4b5e      	ldr	r3, [pc, #376]	; (80017bc <main+0x1d4>)
 8001644:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001648:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 800164a:	4b5c      	ldr	r3, [pc, #368]	; (80017bc <main+0x1d4>)
 800164c:	4a5d      	ldr	r2, [pc, #372]	; (80017c4 <main+0x1dc>)
 800164e:	619a      	str	r2, [r3, #24]

  myLoRa.frequency             = 440;             // default = 433 MHz
 8001650:	4b5a      	ldr	r3, [pc, #360]	; (80017bc <main+0x1d4>)
 8001652:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8001656:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 8001658:	4b58      	ldr	r3, [pc, #352]	; (80017bc <main+0x1d4>)
 800165a:	2207      	movs	r2, #7
 800165c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  myLoRa.bandWidth             = BW_31_25KHz;       // default = BW_125KHz
 8001660:	4b56      	ldr	r3, [pc, #344]	; (80017bc <main+0x1d4>)
 8001662:	2204      	movs	r2, #4
 8001664:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 8001668:	4b54      	ldr	r3, [pc, #336]	; (80017bc <main+0x1d4>)
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 8001670:	4b52      	ldr	r3, [pc, #328]	; (80017bc <main+0x1d4>)
 8001672:	22ff      	movs	r2, #255	; 0xff
 8001674:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  myLoRa.overCurrentProtection = 130;             // default = 100 mA
 8001678:	4b50      	ldr	r3, [pc, #320]	; (80017bc <main+0x1d4>)
 800167a:	2282      	movs	r2, #130	; 0x82
 800167c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  myLoRa.preamble              = 9;              // default = 8;
 8001680:	4b4e      	ldr	r3, [pc, #312]	; (80017bc <main+0x1d4>)
 8001682:	2209      	movs	r2, #9
 8001684:	851a      	strh	r2, [r3, #40]	; 0x28

  if (LoRa_init(&myLoRa) == LORA_OK)
 8001686:	484d      	ldr	r0, [pc, #308]	; (80017bc <main+0x1d4>)
 8001688:	f7ff ff07 	bl	800149a <LoRa_init>
 800168c:	4603      	mov	r3, r0
 800168e:	2bc8      	cmp	r3, #200	; 0xc8
 8001690:	d102      	bne.n	8001698 <main+0xb0>
  {
  	LoRa_Status = 1;
 8001692:	4b4d      	ldr	r3, [pc, #308]	; (80017c8 <main+0x1e0>)
 8001694:	2201      	movs	r2, #1
 8001696:	801a      	strh	r2, [r3, #0]
  }

  LoRa_startReceiving(&myLoRa);
 8001698:	4848      	ldr	r0, [pc, #288]	; (80017bc <main+0x1d4>)
 800169a:	f7ff fe92 	bl	80013c2 <LoRa_startReceiving>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#if new_function == 1
	  Send_Relay_Mode_Status();// Hm ny ch c gi mt ln khi RTC wakeup mi 12s
 800169e:	f000 fadd 	bl	8001c5c <Send_Relay_Mode_Status>

	  if (Received_Data[0] == 0xFF)
 80016a2:	4b4a      	ldr	r3, [pc, #296]	; (80017cc <main+0x1e4>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2bff      	cmp	r3, #255	; 0xff
 80016a8:	d12c      	bne.n	8001704 <main+0x11c>
	  {
		  //TURNOFF ALL THE RELAYS WHEN GATEWAY OFFER RESTART THE NETWORK
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016b0:	4847      	ldr	r0, [pc, #284]	; (80017d0 <main+0x1e8>)
 80016b2:	f001 fada 	bl	8002c6a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016bc:	4844      	ldr	r0, [pc, #272]	; (80017d0 <main+0x1e8>)
 80016be:	f001 fad4 	bl	8002c6a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016c8:	4841      	ldr	r0, [pc, #260]	; (80017d0 <main+0x1e8>)
 80016ca:	f001 face 	bl	8002c6a <HAL_GPIO_WritePin>
		  while(Received_Data[0] != 0xC0) //0XEE
 80016ce:	bf00      	nop
 80016d0:	4b3e      	ldr	r3, [pc, #248]	; (80017cc <main+0x1e4>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2bc0      	cmp	r3, #192	; 0xc0
 80016d6:	d1fb      	bne.n	80016d0 <main+0xe8>
		  {

		  }
		  HAL_Delay(750); //Wait for the other 2 nodes complete transmit
 80016d8:	f240 20ee 	movw	r0, #750	; 0x2ee
 80016dc:	f000 fff8 	bl	80026d0 <HAL_Delay>
		  LoRa_transmit(&myLoRa, &Alarm_set, sizeof(Alarm_set), 500);
 80016e0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80016e4:	2201      	movs	r2, #1
 80016e6:	493b      	ldr	r1, [pc, #236]	; (80017d4 <main+0x1ec>)
 80016e8:	4834      	ldr	r0, [pc, #208]	; (80017bc <main+0x1d4>)
 80016ea:	f7ff fe12 	bl	8001312 <LoRa_transmit>
		  LoRa_startReceiving(&myLoRa);
 80016ee:	4833      	ldr	r0, [pc, #204]	; (80017bc <main+0x1d4>)
 80016f0:	f7ff fe67 	bl	80013c2 <LoRa_startReceiving>
		  while(Received_Data[0] != 0xB0) //0xDD
 80016f4:	bf00      	nop
 80016f6:	4b35      	ldr	r3, [pc, #212]	; (80017cc <main+0x1e4>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2bb0      	cmp	r3, #176	; 0xb0
 80016fc:	d1fb      	bne.n	80016f6 <main+0x10e>
		  {

		  }
		  MX_RTC_Init();
 80016fe:	f000 f8fb 	bl	80018f8 <MX_RTC_Init>
 8001702:	e7cc      	b.n	800169e <main+0xb6>
	  }
	  else
	  {
		  switch (control_mode)
 8001704:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <main+0x1f0>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d002      	beq.n	8001712 <main+0x12a>
 800170c:	2b01      	cmp	r3, #1
 800170e:	d003      	beq.n	8001718 <main+0x130>
				  Fuzzilization_Data();
				  Fuzzy_Check_Relay_Status();
				  break;

		      default:
		    	  break;
 8001710:	e007      	b.n	8001722 <main+0x13a>
		          Relay_Change_State();
 8001712:	f000 fa37 	bl	8001b84 <Relay_Change_State>
		          break;
 8001716:	e004      	b.n	8001722 <main+0x13a>
				  Fuzzilization_Data();
 8001718:	f000 fb54 	bl	8001dc4 <Fuzzilization_Data>
				  Fuzzy_Check_Relay_Status();
 800171c:	f000 fbb4 	bl	8001e88 <Fuzzy_Check_Relay_Status>
				  break;
 8001720:	bf00      	nop
		  }

		  if (Received_Data[0] == 0xA3 && Received_Data[1] == 0xCC && control_mode != MODE_AUTOMATE)
 8001722:	4b2a      	ldr	r3, [pc, #168]	; (80017cc <main+0x1e4>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2ba3      	cmp	r3, #163	; 0xa3
 8001728:	d1b9      	bne.n	800169e <main+0xb6>
 800172a:	4b28      	ldr	r3, [pc, #160]	; (80017cc <main+0x1e4>)
 800172c:	785b      	ldrb	r3, [r3, #1]
 800172e:	2bcc      	cmp	r3, #204	; 0xcc
 8001730:	d1b5      	bne.n	800169e <main+0xb6>
 8001732:	4b29      	ldr	r3, [pc, #164]	; (80017d8 <main+0x1f0>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d0b1      	beq.n	800169e <main+0xb6>
		  {
		        // Extract relay state from the second byte
		        relay_state = Received_Data[2];
 800173a:	4b24      	ldr	r3, [pc, #144]	; (80017cc <main+0x1e4>)
 800173c:	789a      	ldrb	r2, [r3, #2]
 800173e:	4b27      	ldr	r3, [pc, #156]	; (80017dc <main+0x1f4>)
 8001740:	701a      	strb	r2, [r3, #0]

		        // Control the relays based on the relay state
		        if (relay_state & 0x01)  // Check if bit 0 (water pump) is set
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <main+0x1f4>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b00      	cmp	r3, #0
 800174e:	d006      	beq.n	800175e <main+0x176>
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); // Turn on water pump
 8001750:	2201      	movs	r2, #1
 8001752:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001756:	481e      	ldr	r0, [pc, #120]	; (80017d0 <main+0x1e8>)
 8001758:	f001 fa87 	bl	8002c6a <HAL_GPIO_WritePin>
 800175c:	e005      	b.n	800176a <main+0x182>
		        }
		        else
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET); // Turn off water pump
 800175e:	2200      	movs	r2, #0
 8001760:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001764:	481a      	ldr	r0, [pc, #104]	; (80017d0 <main+0x1e8>)
 8001766:	f001 fa80 	bl	8002c6a <HAL_GPIO_WritePin>
		        }

		        if (relay_state & 0x02)  // Check if bit 1 (light) is set
 800176a:	4b1c      	ldr	r3, [pc, #112]	; (80017dc <main+0x1f4>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	f003 0302 	and.w	r3, r3, #2
 8001774:	2b00      	cmp	r3, #0
 8001776:	d006      	beq.n	8001786 <main+0x19e>
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); // Turn on light
 8001778:	2201      	movs	r2, #1
 800177a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800177e:	4814      	ldr	r0, [pc, #80]	; (80017d0 <main+0x1e8>)
 8001780:	f001 fa73 	bl	8002c6a <HAL_GPIO_WritePin>
 8001784:	e005      	b.n	8001792 <main+0x1aa>
		        }
		        else
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Turn off light
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 7100 	mov.w	r1, #512	; 0x200
 800178c:	4810      	ldr	r0, [pc, #64]	; (80017d0 <main+0x1e8>)
 800178e:	f001 fa6c 	bl	8002c6a <HAL_GPIO_WritePin>
		        }

		        if (relay_state & 0x04)  // Check if bit 2 (fan) is set
 8001792:	4b12      	ldr	r3, [pc, #72]	; (80017dc <main+0x1f4>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	b2db      	uxtb	r3, r3
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d006      	beq.n	80017ae <main+0x1c6>
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Turn on fan
 80017a0:	2201      	movs	r2, #1
 80017a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017a6:	480a      	ldr	r0, [pc, #40]	; (80017d0 <main+0x1e8>)
 80017a8:	f001 fa5f 	bl	8002c6a <HAL_GPIO_WritePin>
 80017ac:	e777      	b.n	800169e <main+0xb6>
		        }
		        else
		        {
		            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Turn off fan
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017b4:	4806      	ldr	r0, [pc, #24]	; (80017d0 <main+0x1e8>)
 80017b6:	f001 fa58 	bl	8002c6a <HAL_GPIO_WritePin>
	  Send_Relay_Mode_Status();// Hm ny ch c gi mt ln khi RTC wakeup mi 12s
 80017ba:	e770      	b.n	800169e <main+0xb6>
 80017bc:	2000002c 	.word	0x2000002c
 80017c0:	40010c00 	.word	0x40010c00
 80017c4:	200000f8 	.word	0x200000f8
 80017c8:	20000058 	.word	0x20000058
 80017cc:	2000006c 	.word	0x2000006c
 80017d0:	40010800 	.word	0x40010800
 80017d4:	20000000 	.word	0x20000000
 80017d8:	2000008c 	.word	0x2000008c
 80017dc:	2000007c 	.word	0x2000007c

080017e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b094      	sub	sp, #80	; 0x50
 80017e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ea:	2228      	movs	r2, #40	; 0x28
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 fd11 	bl	8005216 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	605a      	str	r2, [r3, #4]
 800180c:	609a      	str	r2, [r3, #8]
 800180e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001810:	2309      	movs	r3, #9
 8001812:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001814:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001818:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800181e:	2301      	movs	r3, #1
 8001820:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001822:	2301      	movs	r3, #1
 8001824:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001826:	2302      	movs	r3, #2
 8001828:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800182a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800182e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001830:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001834:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001836:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800183a:	4618      	mov	r0, r3
 800183c:	f001 fb96 	bl	8002f6c <HAL_RCC_OscConfig>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001846:	f000 fd8f 	bl	8002368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800184a:	230f      	movs	r3, #15
 800184c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184e:	2302      	movs	r3, #2
 8001850:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001852:	2300      	movs	r3, #0
 8001854:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800185a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800185c:	2300      	movs	r3, #0
 800185e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2102      	movs	r1, #2
 8001866:	4618      	mov	r0, r3
 8001868:	f001 fe02 	bl	8003470 <HAL_RCC_ClockConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001872:	f000 fd79 	bl	8002368 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001876:	2301      	movs	r3, #1
 8001878:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800187a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800187e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	4618      	mov	r0, r3
 8001884:	f001 ff82 	bl	800378c <HAL_RCCEx_PeriphCLKConfig>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800188e:	f000 fd6b 	bl	8002368 <Error_Handler>
  }
}
 8001892:	bf00      	nop
 8001894:	3750      	adds	r7, #80	; 0x50
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
	...

0800189c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018a0:	4b12      	ldr	r3, [pc, #72]	; (80018ec <MX_I2C1_Init+0x50>)
 80018a2:	4a13      	ldr	r2, [pc, #76]	; (80018f0 <MX_I2C1_Init+0x54>)
 80018a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <MX_I2C1_Init+0x50>)
 80018a8:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <MX_I2C1_Init+0x58>)
 80018aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018ac:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <MX_I2C1_Init+0x50>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <MX_I2C1_Init+0x50>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	; (80018ec <MX_I2C1_Init+0x50>)
 80018ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018c0:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <MX_I2C1_Init+0x50>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018c6:	4b09      	ldr	r3, [pc, #36]	; (80018ec <MX_I2C1_Init+0x50>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018cc:	4b07      	ldr	r3, [pc, #28]	; (80018ec <MX_I2C1_Init+0x50>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018d2:	4b06      	ldr	r3, [pc, #24]	; (80018ec <MX_I2C1_Init+0x50>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018d8:	4804      	ldr	r0, [pc, #16]	; (80018ec <MX_I2C1_Init+0x50>)
 80018da:	f001 f9f7 	bl	8002ccc <HAL_I2C_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018e4:	f000 fd40 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000090 	.word	0x20000090
 80018f0:	40005400 	.word	0x40005400
 80018f4:	00061a80 	.word	0x00061a80

080018f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	2100      	movs	r1, #0
 8001904:	460a      	mov	r2, r1
 8001906:	801a      	strh	r2, [r3, #0]
 8001908:	460a      	mov	r2, r1
 800190a:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800190c:	2300      	movs	r3, #0
 800190e:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8001910:	463b      	mov	r3, r7
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001918:	4b27      	ldr	r3, [pc, #156]	; (80019b8 <MX_RTC_Init+0xc0>)
 800191a:	4a28      	ldr	r2, [pc, #160]	; (80019bc <MX_RTC_Init+0xc4>)
 800191c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800191e:	4b26      	ldr	r3, [pc, #152]	; (80019b8 <MX_RTC_Init+0xc0>)
 8001920:	f04f 32ff 	mov.w	r2, #4294967295
 8001924:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001926:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <MX_RTC_Init+0xc0>)
 8001928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800192c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800192e:	4822      	ldr	r0, [pc, #136]	; (80019b8 <MX_RTC_Init+0xc0>)
 8001930:	f002 f898 	bl	8003a64 <HAL_RTC_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800193a:	f000 fd15 	bl	8002368 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800193e:	2300      	movs	r3, #0
 8001940:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 8001942:	2300      	movs	r3, #0
 8001944:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 8001946:	2300      	movs	r3, #0
 8001948:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800194a:	f107 030c 	add.w	r3, r7, #12
 800194e:	2201      	movs	r2, #1
 8001950:	4619      	mov	r1, r3
 8001952:	4819      	ldr	r0, [pc, #100]	; (80019b8 <MX_RTC_Init+0xc0>)
 8001954:	f002 f912 	bl	8003b7c <HAL_RTC_SetTime>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 800195e:	f000 fd03 	bl	8002368 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001962:	2301      	movs	r3, #1
 8001964:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001966:	2301      	movs	r3, #1
 8001968:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 800196a:	2301      	movs	r3, #1
 800196c:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 800196e:	2300      	movs	r3, #0
 8001970:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001972:	f107 0308 	add.w	r3, r7, #8
 8001976:	2201      	movs	r2, #1
 8001978:	4619      	mov	r1, r3
 800197a:	480f      	ldr	r0, [pc, #60]	; (80019b8 <MX_RTC_Init+0xc0>)
 800197c:	f002 fa6e 	bl	8003e5c <HAL_RTC_SetDate>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001986:	f000 fcef 	bl	8002368 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800198a:	2300      	movs	r3, #0
 800198c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800198e:	2300      	movs	r3, #0
 8001990:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x12;
 8001992:	2312      	movs	r3, #18
 8001994:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800199a:	463b      	mov	r3, r7
 800199c:	2201      	movs	r2, #1
 800199e:	4619      	mov	r1, r3
 80019a0:	4805      	ldr	r0, [pc, #20]	; (80019b8 <MX_RTC_Init+0xc0>)
 80019a2:	f002 fb11 	bl	8003fc8 <HAL_RTC_SetAlarm_IT>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80019ac:	f000 fcdc 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200000e4 	.word	0x200000e4
 80019bc:	40002800 	.word	0x40002800

080019c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80019c4:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019c6:	4a18      	ldr	r2, [pc, #96]	; (8001a28 <MX_SPI1_Init+0x68>)
 80019c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ca:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019d2:	4b14      	ldr	r3, [pc, #80]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019de:	4b11      	ldr	r3, [pc, #68]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80019f2:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019f4:	2210      	movs	r2, #16
 80019f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <MX_SPI1_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fe:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <MX_SPI1_Init+0x64>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <MX_SPI1_Init+0x64>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <MX_SPI1_Init+0x64>)
 8001a0c:	220a      	movs	r2, #10
 8001a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	; (8001a24 <MX_SPI1_Init+0x64>)
 8001a12:	f002 fe5d 	bl	80046d0 <HAL_SPI_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a1c:	f000 fca4 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	200000f8 	.word	0x200000f8
 8001a28:	40013000 	.word	0x40013000

08001a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b088      	sub	sp, #32
 8001a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a32:	f107 0310 	add.w	r3, r7, #16
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a40:	4b3e      	ldr	r3, [pc, #248]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a3d      	ldr	r2, [pc, #244]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a46:	f043 0310 	orr.w	r3, r3, #16
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b3b      	ldr	r3, [pc, #236]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a58:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a37      	ldr	r2, [pc, #220]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a5e:	f043 0320 	orr.w	r3, r3, #32
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b35      	ldr	r3, [pc, #212]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0320 	and.w	r3, r3, #32
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a31      	ldr	r2, [pc, #196]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b2c      	ldr	r3, [pc, #176]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a2b      	ldr	r2, [pc, #172]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a8e:	f043 0308 	orr.w	r3, r3, #8
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b29      	ldr	r3, [pc, #164]	; (8001b3c <MX_GPIO_Init+0x110>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	603b      	str	r3, [r7, #0]
 8001a9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2103      	movs	r1, #3
 8001aa4:	4826      	ldr	r0, [pc, #152]	; (8001b40 <MX_GPIO_Init+0x114>)
 8001aa6:	f001 f8e0 	bl	8002c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, light_relay_Pin|water_relay_Pin|fan_relay_Pin, GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8001ab0:	4824      	ldr	r0, [pc, #144]	; (8001b44 <MX_GPIO_Init+0x118>)
 8001ab2:	f001 f8da 	bl	8002c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 0310 	add.w	r3, r7, #16
 8001aca:	4619      	mov	r1, r3
 8001acc:	481c      	ldr	r0, [pc, #112]	; (8001b40 <MX_GPIO_Init+0x114>)
 8001ace:	f000 ff31 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ad6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <MX_GPIO_Init+0x11c>)
 8001ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001adc:	2300      	movs	r3, #0
 8001ade:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4816      	ldr	r0, [pc, #88]	; (8001b40 <MX_GPIO_Init+0x114>)
 8001ae8:	f000 ff24 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pins : light_relay_Pin water_relay_Pin fan_relay_Pin */
  GPIO_InitStruct.Pin = light_relay_Pin|water_relay_Pin|fan_relay_Pin;
 8001aec:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001af0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af2:	2301      	movs	r3, #1
 8001af4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afa:	2302      	movs	r3, #2
 8001afc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afe:	f107 0310 	add.w	r3, r7, #16
 8001b02:	4619      	mov	r1, r3
 8001b04:	480f      	ldr	r0, [pc, #60]	; (8001b44 <MX_GPIO_Init+0x118>)
 8001b06:	f000 ff15 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pins : light_sw_Pin water_sw_Pin fan_sw_Pin */
  GPIO_InitStruct.Pin = light_sw_Pin|water_sw_Pin|fan_sw_Pin;
 8001b0a:	2338      	movs	r3, #56	; 0x38
 8001b0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4808      	ldr	r0, [pc, #32]	; (8001b40 <MX_GPIO_Init+0x114>)
 8001b1e:	f000 ff09 	bl	8002934 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b22:	2200      	movs	r2, #0
 8001b24:	2100      	movs	r1, #0
 8001b26:	2028      	movs	r0, #40	; 0x28
 8001b28:	f000 fecd 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b2c:	2028      	movs	r0, #40	; 0x28
 8001b2e:	f000 fee6 	bl	80028fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b32:	bf00      	nop
 8001b34:	3720      	adds	r7, #32
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40010c00 	.word	0x40010c00
 8001b44:	40010800 	.word	0x40010800
 8001b48:	10110000 	.word	0x10110000

08001b4c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
//THIS WAKE UP TRIGGERED BY GPIO DIO0, HAPPENS WHEN A DATA RECEIVED BY SX1278 MODULE
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == DIO0_Pin)
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b5c:	d109      	bne.n	8001b72 <HAL_GPIO_EXTI_Callback+0x26>
    {
    	LoRa_receive(&myLoRa, Received_Data, sizeof(Received_Data));
 8001b5e:	2210      	movs	r2, #16
 8001b60:	4906      	ldr	r1, [pc, #24]	; (8001b7c <HAL_GPIO_EXTI_Callback+0x30>)
 8001b62:	4807      	ldr	r0, [pc, #28]	; (8001b80 <HAL_GPIO_EXTI_Callback+0x34>)
 8001b64:	f7ff fc39 	bl	80013da <LoRa_receive>
    	Set_Control_Mode_From_Command(Received_Data[1]);
 8001b68:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <HAL_GPIO_EXTI_Callback+0x30>)
 8001b6a:	785b      	ldrb	r3, [r3, #1]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f000 f85b 	bl	8001c28 <Set_Control_Mode_From_Command>
    }
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	2000006c 	.word	0x2000006c
 8001b80:	2000002c 	.word	0x2000002c

08001b84 <Relay_Change_State>:


#if new_function == 1
static void Relay_Change_State(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
    if (Received_Data[0] == 0xA3 && Received_Data[1] == 0xAA)
 8001b88:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <Relay_Change_State+0x98>)
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	2ba3      	cmp	r3, #163	; 0xa3
 8001b8e:	d143      	bne.n	8001c18 <Relay_Change_State+0x94>
 8001b90:	4b22      	ldr	r3, [pc, #136]	; (8001c1c <Relay_Change_State+0x98>)
 8001b92:	785b      	ldrb	r3, [r3, #1]
 8001b94:	2baa      	cmp	r3, #170	; 0xaa
 8001b96:	d13f      	bne.n	8001c18 <Relay_Change_State+0x94>
    {
        // Extract relay state from the second byte
        relay_state = Received_Data[2];
 8001b98:	4b20      	ldr	r3, [pc, #128]	; (8001c1c <Relay_Change_State+0x98>)
 8001b9a:	789a      	ldrb	r2, [r3, #2]
 8001b9c:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <Relay_Change_State+0x9c>)
 8001b9e:	701a      	strb	r2, [r3, #0]

        // Control the relays based on the relay state
        if (relay_state & 0x01)  // Check if bit 0 (water pump) is set
 8001ba0:	4b1f      	ldr	r3, [pc, #124]	; (8001c20 <Relay_Change_State+0x9c>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d006      	beq.n	8001bbc <Relay_Change_State+0x38>
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); // Turn on water pump
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb4:	481b      	ldr	r0, [pc, #108]	; (8001c24 <Relay_Change_State+0xa0>)
 8001bb6:	f001 f858 	bl	8002c6a <HAL_GPIO_WritePin>
 8001bba:	e005      	b.n	8001bc8 <Relay_Change_State+0x44>
        }
        else
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET); // Turn off water pump
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bc2:	4818      	ldr	r0, [pc, #96]	; (8001c24 <Relay_Change_State+0xa0>)
 8001bc4:	f001 f851 	bl	8002c6a <HAL_GPIO_WritePin>
        }

        if (relay_state & 0x02)  // Check if bit 1 (light) is set
 8001bc8:	4b15      	ldr	r3, [pc, #84]	; (8001c20 <Relay_Change_State+0x9c>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d006      	beq.n	8001be4 <Relay_Change_State+0x60>
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); // Turn on light
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bdc:	4811      	ldr	r0, [pc, #68]	; (8001c24 <Relay_Change_State+0xa0>)
 8001bde:	f001 f844 	bl	8002c6a <HAL_GPIO_WritePin>
 8001be2:	e005      	b.n	8001bf0 <Relay_Change_State+0x6c>
        }
        else
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Turn off light
 8001be4:	2200      	movs	r2, #0
 8001be6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bea:	480e      	ldr	r0, [pc, #56]	; (8001c24 <Relay_Change_State+0xa0>)
 8001bec:	f001 f83d 	bl	8002c6a <HAL_GPIO_WritePin>
        }

        if (relay_state & 0x04)  // Check if bit 2 (fan) is set
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <Relay_Change_State+0x9c>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d006      	beq.n	8001c0c <Relay_Change_State+0x88>
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Turn on fan
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c04:	4807      	ldr	r0, [pc, #28]	; (8001c24 <Relay_Change_State+0xa0>)
 8001c06:	f001 f830 	bl	8002c6a <HAL_GPIO_WritePin>
        else
        {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Turn off fan
        }
    }
}
 8001c0a:	e005      	b.n	8001c18 <Relay_Change_State+0x94>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Turn off fan
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c12:	4804      	ldr	r0, [pc, #16]	; (8001c24 <Relay_Change_State+0xa0>)
 8001c14:	f001 f829 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	2000006c 	.word	0x2000006c
 8001c20:	2000007c 	.word	0x2000007c
 8001c24:	40010800 	.word	0x40010800

08001c28 <Set_Control_Mode_From_Command>:

void Set_Control_Mode_From_Command(uint8_t cmd)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	71fb      	strb	r3, [r7, #7]
    switch(cmd)
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	2baa      	cmp	r3, #170	; 0xaa
 8001c36:	d002      	beq.n	8001c3e <Set_Control_Mode_From_Command+0x16>
 8001c38:	2bbb      	cmp	r3, #187	; 0xbb
 8001c3a:	d004      	beq.n	8001c46 <Set_Control_Mode_From_Command+0x1e>
        case CMD_AUTOMATE:
            control_mode = MODE_AUTOMATE;
            break;
        default:
            // X l nu cn: gi nguyn mode c hoc bo li
            break;
 8001c3c:	e007      	b.n	8001c4e <Set_Control_Mode_From_Command+0x26>
            control_mode = MODE_MANUAL;
 8001c3e:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <Set_Control_Mode_From_Command+0x30>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	701a      	strb	r2, [r3, #0]
            break;
 8001c44:	e003      	b.n	8001c4e <Set_Control_Mode_From_Command+0x26>
            control_mode = MODE_AUTOMATE;
 8001c46:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <Set_Control_Mode_From_Command+0x30>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
            break;
 8001c4c:	bf00      	nop
    }
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr
 8001c58:	2000008c 	.word	0x2000008c

08001c5c <Send_Relay_Mode_Status>:


void Send_Relay_Mode_Status(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
	  if(current_state_flag == 1)
 8001c62:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <Send_Relay_Mode_Status+0x80>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d133      	bne.n	8001cd4 <Send_Relay_Mode_Status+0x78>
	  {
		  //transmit back to gateway
		  Transmit_Status_Data[0] = 0xA3; // ID byte
 8001c6c:	4b1c      	ldr	r3, [pc, #112]	; (8001ce0 <Send_Relay_Mode_Status+0x84>)
 8001c6e:	22a3      	movs	r2, #163	; 0xa3
 8001c70:	701a      	strb	r2, [r3, #0]
		  uint8_t pa9 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9);
 8001c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c76:	481b      	ldr	r0, [pc, #108]	; (8001ce4 <Send_Relay_Mode_Status+0x88>)
 8001c78:	f000 ffe0 	bl	8002c3c <HAL_GPIO_ReadPin>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
		  uint8_t pa10 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8001c80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c84:	4817      	ldr	r0, [pc, #92]	; (8001ce4 <Send_Relay_Mode_Status+0x88>)
 8001c86:	f000 ffd9 	bl	8002c3c <HAL_GPIO_ReadPin>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	71bb      	strb	r3, [r7, #6]
		  uint8_t pa11 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11);
 8001c8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c92:	4814      	ldr	r0, [pc, #80]	; (8001ce4 <Send_Relay_Mode_Status+0x88>)
 8001c94:	f000 ffd2 	bl	8002c3c <HAL_GPIO_ReadPin>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	717b      	strb	r3, [r7, #5]

		  // Gp trng thi li thnh 1 byte:
		  // V d: PA11 -> bit 2, PA10 -> bit 1, PA9 -> bit 0
		  Transmit_Status_Data[1] = (pa11 << 2) | (pa10 << 1) | pa9;
 8001c9c:	797b      	ldrb	r3, [r7, #5]
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	b25a      	sxtb	r2, r3
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	b25b      	sxtb	r3, r3
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	b25a      	sxtb	r2, r3
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4b0a      	ldr	r3, [pc, #40]	; (8001ce0 <Send_Relay_Mode_Status+0x84>)
 8001cb8:	705a      	strb	r2, [r3, #1]
		  LoRa_transmit(&myLoRa, Transmit_Status_Data, sizeof(Transmit_Status_Data), 500);
 8001cba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	4907      	ldr	r1, [pc, #28]	; (8001ce0 <Send_Relay_Mode_Status+0x84>)
 8001cc2:	4809      	ldr	r0, [pc, #36]	; (8001ce8 <Send_Relay_Mode_Status+0x8c>)
 8001cc4:	f7ff fb25 	bl	8001312 <LoRa_transmit>
		  LoRa_startReceiving(&myLoRa);
 8001cc8:	4807      	ldr	r0, [pc, #28]	; (8001ce8 <Send_Relay_Mode_Status+0x8c>)
 8001cca:	f7ff fb7a 	bl	80013c2 <LoRa_startReceiving>
		  current_state_flag = 0;
 8001cce:	4b03      	ldr	r3, [pc, #12]	; (8001cdc <Send_Relay_Mode_Status+0x80>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
		  //return to receive state
	  }
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	2000007d 	.word	0x2000007d
 8001ce0:	20000080 	.word	0x20000080
 8001ce4:	40010800 	.word	0x40010800
 8001ce8:	2000002c 	.word	0x2000002c

08001cec <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	460a      	mov	r2, r1
 8001cfc:	801a      	strh	r2, [r3, #0]
 8001cfe:	460a      	mov	r2, r1
 8001d00:	709a      	strb	r2, [r3, #2]
    RTC_AlarmTypeDef sAlarm = {0};
 8001d02:	f107 0308 	add.w	r3, r7, #8
 8001d06:	2200      	movs	r2, #0
 8001d08:	601a      	str	r2, [r3, #0]
 8001d0a:	605a      	str	r2, [r3, #4]

    // Going to send back current state
    current_state_flag = 1;
 8001d0c:	4b29      	ldr	r3, [pc, #164]	; (8001db4 <HAL_RTC_AlarmAEventCallback+0xc8>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	701a      	strb	r2, [r3, #0]

    // Get current time
    HAL_RTC_GetTime(hrtc, &sTime, RTC_FORMAT_BIN);  // Chuyn sang RTC_FORMAT_BIN  d tnh ton
 8001d12:	f107 0310 	add.w	r3, r7, #16
 8001d16:	2200      	movs	r2, #0
 8001d18:	4619      	mov	r1, r3
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f001 ffc6 	bl	8003cac <HAL_RTC_GetTime>

    // Adding 10s to wake up sequence, because first setting of the alarm is 10s so this node will wake up at 10s 20s 30s...
    uint32_t total_seconds = sTime.Hours * 3600 + sTime.Minutes * 60 + sTime.Seconds + 10;
 8001d20:	7c3b      	ldrb	r3, [r7, #16]
 8001d22:	461a      	mov	r2, r3
 8001d24:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001d28:	fb03 f202 	mul.w	r2, r3, r2
 8001d2c:	7c7b      	ldrb	r3, [r7, #17]
 8001d2e:	4619      	mov	r1, r3
 8001d30:	460b      	mov	r3, r1
 8001d32:	011b      	lsls	r3, r3, #4
 8001d34:	1a5b      	subs	r3, r3, r1
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	7cba      	ldrb	r2, [r7, #18]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	330a      	adds	r3, #10
 8001d40:	617b      	str	r3, [r7, #20]
    sAlarm.AlarmTime.Hours   = (total_seconds / 3600) % 24;
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	4a1c      	ldr	r2, [pc, #112]	; (8001db8 <HAL_RTC_AlarmAEventCallback+0xcc>)
 8001d46:	fba2 2303 	umull	r2, r3, r2, r3
 8001d4a:	0ad9      	lsrs	r1, r3, #11
 8001d4c:	4b1b      	ldr	r3, [pc, #108]	; (8001dbc <HAL_RTC_AlarmAEventCallback+0xd0>)
 8001d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8001d52:	091a      	lsrs	r2, r3, #4
 8001d54:	4613      	mov	r3, r2
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	4413      	add	r3, r2
 8001d5a:	00db      	lsls	r3, r3, #3
 8001d5c:	1aca      	subs	r2, r1, r3
 8001d5e:	b2d3      	uxtb	r3, r2
 8001d60:	723b      	strb	r3, [r7, #8]
    sAlarm.AlarmTime.Minutes = (total_seconds / 60) % 60;
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	4a16      	ldr	r2, [pc, #88]	; (8001dc0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8001d66:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6a:	0959      	lsrs	r1, r3, #5
 8001d6c:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8001d6e:	fba3 2301 	umull	r2, r3, r3, r1
 8001d72:	095a      	lsrs	r2, r3, #5
 8001d74:	4613      	mov	r3, r2
 8001d76:	011b      	lsls	r3, r3, #4
 8001d78:	1a9b      	subs	r3, r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	1aca      	subs	r2, r1, r3
 8001d7e:	b2d3      	uxtb	r3, r2
 8001d80:	727b      	strb	r3, [r7, #9]
    sAlarm.AlarmTime.Seconds = total_seconds % 60;
 8001d82:	6979      	ldr	r1, [r7, #20]
 8001d84:	4b0e      	ldr	r3, [pc, #56]	; (8001dc0 <HAL_RTC_AlarmAEventCallback+0xd4>)
 8001d86:	fba3 2301 	umull	r2, r3, r3, r1
 8001d8a:	095a      	lsrs	r2, r3, #5
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	1aca      	subs	r2, r1, r3
 8001d96:	b2d3      	uxtb	r3, r2
 8001d98:	72bb      	strb	r3, [r7, #10]
    sAlarm.Alarm = RTC_ALARM_A;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
    // Re-set alarm with updated wakeup time
    HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, RTC_FORMAT_BIN);  // S dng RTC_FORMAT_BIN
 8001d9e:	f107 0308 	add.w	r3, r7, #8
 8001da2:	2200      	movs	r2, #0
 8001da4:	4619      	mov	r1, r3
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f002 f90e 	bl	8003fc8 <HAL_RTC_SetAlarm_IT>
}
 8001dac:	bf00      	nop
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	2000007d 	.word	0x2000007d
 8001db8:	91a2b3c5 	.word	0x91a2b3c5
 8001dbc:	aaaaaaab 	.word	0xaaaaaaab
 8001dc0:	88888889 	.word	0x88888889

08001dc4 <Fuzzilization_Data>:



//----------------------------------------------------------------------------FUZZY CONTROL HANDLE FUNCTIONS-----------------------------------------------------------------------------------------------------------//
static void Fuzzilization_Data(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
	if((Received_Data[2] == 0x31) && (Received_Data[3] == 0x32))
 8001dc8:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001dca:	789b      	ldrb	r3, [r3, #2]
 8001dcc:	2b31      	cmp	r3, #49	; 0x31
 8001dce:	d154      	bne.n	8001e7a <Fuzzilization_Data+0xb6>
 8001dd0:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001dd2:	78db      	ldrb	r3, [r3, #3]
 8001dd4:	2b32      	cmp	r3, #50	; 0x32
 8001dd6:	d150      	bne.n	8001e7a <Fuzzilization_Data+0xb6>
	{
		sensorData.Humidity    = Received_Data[5] | (Received_Data[4] << 8);
 8001dd8:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001dda:	795b      	ldrb	r3, [r3, #5]
 8001ddc:	b21a      	sxth	r2, r3
 8001dde:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001de0:	791b      	ldrb	r3, [r3, #4]
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	4313      	orrs	r3, r2
 8001de8:	b21b      	sxth	r3, r3
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	4b25      	ldr	r3, [pc, #148]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001dee:	805a      	strh	r2, [r3, #2]
		sensorData.Temperature = Received_Data[7] | (Received_Data[6] << 8);
 8001df0:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001df2:	79db      	ldrb	r3, [r3, #7]
 8001df4:	b21a      	sxth	r2, r3
 8001df6:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001df8:	799b      	ldrb	r3, [r3, #6]
 8001dfa:	021b      	lsls	r3, r3, #8
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b21b      	sxth	r3, r3
 8001e02:	b29a      	uxth	r2, r3
 8001e04:	4b1f      	ldr	r3, [pc, #124]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e06:	809a      	strh	r2, [r3, #4]
		sensorData.LUX         = Received_Data[9] | (Received_Data[8] << 8);
 8001e08:	4b1d      	ldr	r3, [pc, #116]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e0a:	7a5b      	ldrb	r3, [r3, #9]
 8001e0c:	b21a      	sxth	r2, r3
 8001e0e:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e10:	7a1b      	ldrb	r3, [r3, #8]
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21b      	sxth	r3, r3
 8001e16:	4313      	orrs	r3, r2
 8001e18:	b21b      	sxth	r3, r3
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	4b19      	ldr	r3, [pc, #100]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e1e:	80da      	strh	r2, [r3, #6]
		sensorData.Data_MQ135  = Received_Data[11] | (Received_Data[10] << 8);
 8001e20:	4b17      	ldr	r3, [pc, #92]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e22:	7adb      	ldrb	r3, [r3, #11]
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e28:	7a9b      	ldrb	r3, [r3, #10]
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	4b13      	ldr	r3, [pc, #76]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e36:	811a      	strh	r2, [r3, #8]
	    sensorData.soil_Temp = Received_Data[13] | (Received_Data[12] << 8);
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e3a:	7b5b      	ldrb	r3, [r3, #13]
 8001e3c:	b21a      	sxth	r2, r3
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e40:	7b1b      	ldrb	r3, [r3, #12]
 8001e42:	021b      	lsls	r3, r3, #8
 8001e44:	b21b      	sxth	r3, r3
 8001e46:	4313      	orrs	r3, r2
 8001e48:	b21b      	sxth	r3, r3
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b0d      	ldr	r3, [pc, #52]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e4e:	815a      	strh	r2, [r3, #10]
	    sensorData.soil_Moisture = Received_Data[15] | (Received_Data[14] << 8);
 8001e50:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e52:	7bdb      	ldrb	r3, [r3, #15]
 8001e54:	b21a      	sxth	r2, r3
 8001e56:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <Fuzzilization_Data+0xbc>)
 8001e58:	7b9b      	ldrb	r3, [r3, #14]
 8001e5a:	021b      	lsls	r3, r3, #8
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e66:	819a      	strh	r2, [r3, #12]

	    Fuzzy_Fan_Control();
 8001e68:	f000 f852 	bl	8001f10 <Fuzzy_Fan_Control>
	    Fuzzy_Pump_Control();
 8001e6c:	f000 f8d8 	bl	8002020 <Fuzzy_Pump_Control>
	    Light_Control(sensorData.LUX);
 8001e70:	4b04      	ldr	r3, [pc, #16]	; (8001e84 <Fuzzilization_Data+0xc0>)
 8001e72:	88db      	ldrh	r3, [r3, #6]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f000 f82d 	bl	8001ed4 <Light_Control>
	}
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	2000006c 	.word	0x2000006c
 8001e84:	2000005c 	.word	0x2000005c

08001e88 <Fuzzy_Check_Relay_Status>:

void Fuzzy_Check_Relay_Status(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
    if (HAL_GetTick() >= relayPumpEndTime)
 8001e8c:	f000 fc16 	bl	80026bc <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b0d      	ldr	r3, [pc, #52]	; (8001ec8 <Fuzzy_Check_Relay_Status+0x40>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d306      	bcc.n	8001ea8 <Fuzzy_Check_Relay_Status+0x20>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);  // Relay OFF
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ea0:	480a      	ldr	r0, [pc, #40]	; (8001ecc <Fuzzy_Check_Relay_Status+0x44>)
 8001ea2:	f000 fee2 	bl	8002c6a <HAL_GPIO_WritePin>

    else if (HAL_GetTick() >= relayFanEndTime)
    {
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);  // Relay OFF
    }
}
 8001ea6:	e00c      	b.n	8001ec2 <Fuzzy_Check_Relay_Status+0x3a>
    else if (HAL_GetTick() >= relayFanEndTime)
 8001ea8:	f000 fc08 	bl	80026bc <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	4b08      	ldr	r3, [pc, #32]	; (8001ed0 <Fuzzy_Check_Relay_Status+0x48>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d305      	bcc.n	8001ec2 <Fuzzy_Check_Relay_Status+0x3a>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);  // Relay OFF
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ebc:	4803      	ldr	r0, [pc, #12]	; (8001ecc <Fuzzy_Check_Relay_Status+0x44>)
 8001ebe:	f000 fed4 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8001ec2:	bf00      	nop
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000088 	.word	0x20000088
 8001ecc:	40010800 	.word	0x40010800
 8001ed0:	20000084 	.word	0x20000084

08001ed4 <Light_Control>:

void Light_Control(uint16_t LUX)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	80fb      	strh	r3, [r7, #6]
    if (LUX <= 2000)
 8001ede:	88fb      	ldrh	r3, [r7, #6]
 8001ee0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ee4:	d806      	bhi.n	8001ef4 <Light_Control+0x20>
    {
        // TurnOff_Light();
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET); // Turn on light
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eec:	4806      	ldr	r0, [pc, #24]	; (8001f08 <Light_Control+0x34>)
 8001eee:	f000 febc 	bl	8002c6a <HAL_GPIO_WritePin>
    else
    {
        // TurnOn_Light();
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Turn off light
    }
}
 8001ef2:	e005      	b.n	8001f00 <Light_Control+0x2c>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // Turn off light
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001efa:	4803      	ldr	r0, [pc, #12]	; (8001f08 <Light_Control+0x34>)
 8001efc:	f000 feb5 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8001f00:	bf00      	nop
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	40010800 	.word	0x40010800
 8001f0c:	00000000 	.word	0x00000000

08001f10 <Fuzzy_Fan_Control>:

void Fuzzy_Fan_Control(void)
{
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
	uint8_t seconds;
	float HUM, MQ135, TEMP;
	HUM = Critical_High_Hum(sensorData.Humidity) * 10;
 8001f16:	4b3c      	ldr	r3, [pc, #240]	; (8002008 <Fuzzy_Fan_Control+0xf8>)
 8001f18:	885b      	ldrh	r3, [r3, #2]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 f904 	bl	8002128 <Critical_High_Hum>
 8001f20:	4603      	mov	r3, r0
 8001f22:	493a      	ldr	r1, [pc, #232]	; (800200c <Fuzzy_Fan_Control+0xfc>)
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe f913 	bl	8000150 <__aeabi_fmul>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	60fb      	str	r3, [r7, #12]
	MQ135 = Critical_High_MQ135(sensorData.Data_MQ135) * 10;
 8001f2e:	4b36      	ldr	r3, [pc, #216]	; (8002008 <Fuzzy_Fan_Control+0xf8>)
 8001f30:	891b      	ldrh	r3, [r3, #8]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f9f2 	bl	800231c <Critical_High_MQ135>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	4934      	ldr	r1, [pc, #208]	; (800200c <Fuzzy_Fan_Control+0xfc>)
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe f907 	bl	8000150 <__aeabi_fmul>
 8001f42:	4603      	mov	r3, r0
 8001f44:	60bb      	str	r3, [r7, #8]
	TEMP = Critical_High_Temp(sensorData.Temperature) * 10;
 8001f46:	4b30      	ldr	r3, [pc, #192]	; (8002008 <Fuzzy_Fan_Control+0xf8>)
 8001f48:	889b      	ldrh	r3, [r3, #4]
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 f962 	bl	8002214 <Critical_High_Temp>
 8001f50:	4603      	mov	r3, r0
 8001f52:	492e      	ldr	r1, [pc, #184]	; (800200c <Fuzzy_Fan_Control+0xfc>)
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7fe f8fb 	bl	8000150 <__aeabi_fmul>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	607b      	str	r3, [r7, #4]
	seconds = (int)(0.2*HUM + 0.3*MQ135 + 0.5*TEMP);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f7fe fb0e 	bl	8000580 <__aeabi_f2d>
 8001f64:	a324      	add	r3, pc, #144	; (adr r3, 8001ff8 <Fuzzy_Fan_Control+0xe8>)
 8001f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f6a:	f7fe fb61 	bl	8000630 <__aeabi_dmul>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	4614      	mov	r4, r2
 8001f74:	461d      	mov	r5, r3
 8001f76:	68b8      	ldr	r0, [r7, #8]
 8001f78:	f7fe fb02 	bl	8000580 <__aeabi_f2d>
 8001f7c:	a320      	add	r3, pc, #128	; (adr r3, 8002000 <Fuzzy_Fan_Control+0xf0>)
 8001f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f82:	f7fe fb55 	bl	8000630 <__aeabi_dmul>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	4629      	mov	r1, r5
 8001f8e:	f7fe f999 	bl	80002c4 <__adddf3>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	4614      	mov	r4, r2
 8001f98:	461d      	mov	r5, r3
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7fe faf0 	bl	8000580 <__aeabi_f2d>
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	4b1a      	ldr	r3, [pc, #104]	; (8002010 <Fuzzy_Fan_Control+0x100>)
 8001fa6:	f7fe fb43 	bl	8000630 <__aeabi_dmul>
 8001faa:	4602      	mov	r2, r0
 8001fac:	460b      	mov	r3, r1
 8001fae:	4620      	mov	r0, r4
 8001fb0:	4629      	mov	r1, r5
 8001fb2:	f7fe f987 	bl	80002c4 <__adddf3>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4610      	mov	r0, r2
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	f7fe fd49 	bl	8000a54 <__aeabi_d2iz>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	70fb      	strb	r3, [r7, #3]
    if (seconds > 0)
 8001fc6:	78fb      	ldrb	r3, [r7, #3]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d010      	beq.n	8001fee <Fuzzy_Fan_Control+0xde>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // Relay ON
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fd2:	4810      	ldr	r0, [pc, #64]	; (8002014 <Fuzzy_Fan_Control+0x104>)
 8001fd4:	f000 fe49 	bl	8002c6a <HAL_GPIO_WritePin>
        relayFanEndTime = HAL_GetTick() + (seconds * 1000); // lu thi gian tt (ms)
 8001fd8:	f000 fb70 	bl	80026bc <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	78fb      	ldrb	r3, [r7, #3]
 8001fe0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001fe4:	fb01 f303 	mul.w	r3, r1, r3
 8001fe8:	4413      	add	r3, r2
 8001fea:	4a0b      	ldr	r2, [pc, #44]	; (8002018 <Fuzzy_Fan_Control+0x108>)
 8001fec:	6013      	str	r3, [r2, #0]
    }
}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	9999999a 	.word	0x9999999a
 8001ffc:	3fc99999 	.word	0x3fc99999
 8002000:	33333333 	.word	0x33333333
 8002004:	3fd33333 	.word	0x3fd33333
 8002008:	2000005c 	.word	0x2000005c
 800200c:	41200000 	.word	0x41200000
 8002010:	3fe00000 	.word	0x3fe00000
 8002014:	40010800 	.word	0x40010800
 8002018:	20000084 	.word	0x20000084
 800201c:	00000000 	.word	0x00000000

08002020 <Fuzzy_Pump_Control>:

void Fuzzy_Pump_Control(void)
{
 8002020:	b5b0      	push	{r4, r5, r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
	uint8_t seconds;
	float MOIS, TEMPSOIL, HUM;
	MOIS = Critical_Low_Moisture(sensorData.soil_Moisture) * 10;
 8002026:	4b3c      	ldr	r3, [pc, #240]	; (8002118 <Fuzzy_Pump_Control+0xf8>)
 8002028:	899b      	ldrh	r3, [r3, #12]
 800202a:	4618      	mov	r0, r3
 800202c:	f000 f92c 	bl	8002288 <Critical_Low_Moisture>
 8002030:	4603      	mov	r3, r0
 8002032:	493a      	ldr	r1, [pc, #232]	; (800211c <Fuzzy_Pump_Control+0xfc>)
 8002034:	4618      	mov	r0, r3
 8002036:	f7fe f88b 	bl	8000150 <__aeabi_fmul>
 800203a:	4603      	mov	r3, r0
 800203c:	60fb      	str	r3, [r7, #12]
	TEMPSOIL = Critical_High_TempSoil(sensorData.soil_Temp) * 10;
 800203e:	4b36      	ldr	r3, [pc, #216]	; (8002118 <Fuzzy_Pump_Control+0xf8>)
 8002040:	895b      	ldrh	r3, [r3, #10]
 8002042:	4618      	mov	r0, r3
 8002044:	f000 f946 	bl	80022d4 <Critical_High_TempSoil>
 8002048:	4603      	mov	r3, r0
 800204a:	4934      	ldr	r1, [pc, #208]	; (800211c <Fuzzy_Pump_Control+0xfc>)
 800204c:	4618      	mov	r0, r3
 800204e:	f7fe f87f 	bl	8000150 <__aeabi_fmul>
 8002052:	4603      	mov	r3, r0
 8002054:	60bb      	str	r3, [r7, #8]
	HUM = Critical_Low_Hum(sensorData.Humidity) * 10;
 8002056:	4b30      	ldr	r3, [pc, #192]	; (8002118 <Fuzzy_Pump_Control+0xf8>)
 8002058:	885b      	ldrh	r3, [r3, #2]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f89e 	bl	800219c <Critical_Low_Hum>
 8002060:	4603      	mov	r3, r0
 8002062:	492e      	ldr	r1, [pc, #184]	; (800211c <Fuzzy_Pump_Control+0xfc>)
 8002064:	4618      	mov	r0, r3
 8002066:	f7fe f873 	bl	8000150 <__aeabi_fmul>
 800206a:	4603      	mov	r3, r0
 800206c:	607b      	str	r3, [r7, #4]
	seconds = (int)(0.2*HUM + 0.2*TEMPSOIL + 0.6*MOIS);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7fe fa86 	bl	8000580 <__aeabi_f2d>
 8002074:	a324      	add	r3, pc, #144	; (adr r3, 8002108 <Fuzzy_Pump_Control+0xe8>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	f7fe fad9 	bl	8000630 <__aeabi_dmul>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4614      	mov	r4, r2
 8002084:	461d      	mov	r5, r3
 8002086:	68b8      	ldr	r0, [r7, #8]
 8002088:	f7fe fa7a 	bl	8000580 <__aeabi_f2d>
 800208c:	a31e      	add	r3, pc, #120	; (adr r3, 8002108 <Fuzzy_Pump_Control+0xe8>)
 800208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002092:	f7fe facd 	bl	8000630 <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4620      	mov	r0, r4
 800209c:	4629      	mov	r1, r5
 800209e:	f7fe f911 	bl	80002c4 <__adddf3>
 80020a2:	4602      	mov	r2, r0
 80020a4:	460b      	mov	r3, r1
 80020a6:	4614      	mov	r4, r2
 80020a8:	461d      	mov	r5, r3
 80020aa:	68f8      	ldr	r0, [r7, #12]
 80020ac:	f7fe fa68 	bl	8000580 <__aeabi_f2d>
 80020b0:	a317      	add	r3, pc, #92	; (adr r3, 8002110 <Fuzzy_Pump_Control+0xf0>)
 80020b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b6:	f7fe fabb 	bl	8000630 <__aeabi_dmul>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4620      	mov	r0, r4
 80020c0:	4629      	mov	r1, r5
 80020c2:	f7fe f8ff 	bl	80002c4 <__adddf3>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	4610      	mov	r0, r2
 80020cc:	4619      	mov	r1, r3
 80020ce:	f7fe fcc1 	bl	8000a54 <__aeabi_d2iz>
 80020d2:	4603      	mov	r3, r0
 80020d4:	70fb      	strb	r3, [r7, #3]
    if (seconds > 0)
 80020d6:	78fb      	ldrb	r3, [r7, #3]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d010      	beq.n	80020fe <Fuzzy_Pump_Control+0xde>
    {
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);  // Relay ON
 80020dc:	2201      	movs	r2, #1
 80020de:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020e2:	480f      	ldr	r0, [pc, #60]	; (8002120 <Fuzzy_Pump_Control+0x100>)
 80020e4:	f000 fdc1 	bl	8002c6a <HAL_GPIO_WritePin>
        relayPumpEndTime = HAL_GetTick() + (seconds * 1000); // lu thi gian tt (ms)
 80020e8:	f000 fae8 	bl	80026bc <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80020f4:	fb01 f303 	mul.w	r3, r1, r3
 80020f8:	4413      	add	r3, r2
 80020fa:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <Fuzzy_Pump_Control+0x104>)
 80020fc:	6013      	str	r3, [r2, #0]
    }
}
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bdb0      	pop	{r4, r5, r7, pc}
 8002106:	bf00      	nop
 8002108:	9999999a 	.word	0x9999999a
 800210c:	3fc99999 	.word	0x3fc99999
 8002110:	33333333 	.word	0x33333333
 8002114:	3fe33333 	.word	0x3fe33333
 8002118:	2000005c 	.word	0x2000005c
 800211c:	41200000 	.word	0x41200000
 8002120:	40010800 	.word	0x40010800
 8002124:	20000088 	.word	0x20000088

08002128 <Critical_High_Hum>:



float Critical_High_Hum(uint16_t Hum)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	80fb      	strh	r3, [r7, #6]
	Hum = Hum / 10.0;
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe fa11 	bl	800055c <__aeabi_i2d>
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	4b16      	ldr	r3, [pc, #88]	; (8002198 <Critical_High_Hum+0x70>)
 8002140:	f7fe fba0 	bl	8000884 <__aeabi_ddiv>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	4610      	mov	r0, r2
 800214a:	4619      	mov	r1, r3
 800214c:	f7fe fcaa 	bl	8000aa4 <__aeabi_d2uiz>
 8002150:	4603      	mov	r3, r0
 8002152:	80fb      	strh	r3, [r7, #6]
    if (Hum < 85) return 0;
 8002154:	88fb      	ldrh	r3, [r7, #6]
 8002156:	2b54      	cmp	r3, #84	; 0x54
 8002158:	d802      	bhi.n	8002160 <Critical_High_Hum+0x38>
 800215a:	f04f 0300 	mov.w	r3, #0
 800215e:	e016      	b.n	800218e <Critical_High_Hum+0x66>
    else if (Hum >= 95) return 1;
 8002160:	88fb      	ldrh	r3, [r7, #6]
 8002162:	2b5e      	cmp	r3, #94	; 0x5e
 8002164:	d902      	bls.n	800216c <Critical_High_Hum+0x44>
 8002166:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800216a:	e010      	b.n	800218e <Critical_High_Hum+0x66>
    else return (Hum - 85) / 10.0;
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	3b55      	subs	r3, #85	; 0x55
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe f9f3 	bl	800055c <__aeabi_i2d>
 8002176:	f04f 0200 	mov.w	r2, #0
 800217a:	4b07      	ldr	r3, [pc, #28]	; (8002198 <Critical_High_Hum+0x70>)
 800217c:	f7fe fb82 	bl	8000884 <__aeabi_ddiv>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4610      	mov	r0, r2
 8002186:	4619      	mov	r1, r3
 8002188:	f7fe fcac 	bl	8000ae4 <__aeabi_d2f>
 800218c:	4603      	mov	r3, r0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40240000 	.word	0x40240000

0800219c <Critical_Low_Hum>:
float Critical_Low_Hum(uint16_t Hum)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	80fb      	strh	r3, [r7, #6]
	Hum = Hum / 10.0;
 80021a6:	88fb      	ldrh	r3, [r7, #6]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe f9d7 	bl	800055c <__aeabi_i2d>
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	4b16      	ldr	r3, [pc, #88]	; (800220c <Critical_Low_Hum+0x70>)
 80021b4:	f7fe fb66 	bl	8000884 <__aeabi_ddiv>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4610      	mov	r0, r2
 80021be:	4619      	mov	r1, r3
 80021c0:	f7fe fc70 	bl	8000aa4 <__aeabi_d2uiz>
 80021c4:	4603      	mov	r3, r0
 80021c6:	80fb      	strh	r3, [r7, #6]
    if (Hum >= 75) return 0;
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	2b4a      	cmp	r3, #74	; 0x4a
 80021cc:	d902      	bls.n	80021d4 <Critical_Low_Hum+0x38>
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	e017      	b.n	8002204 <Critical_Low_Hum+0x68>
    else if (Hum <= 60) return 1;
 80021d4:	88fb      	ldrh	r3, [r7, #6]
 80021d6:	2b3c      	cmp	r3, #60	; 0x3c
 80021d8:	d802      	bhi.n	80021e0 <Critical_Low_Hum+0x44>
 80021da:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80021de:	e011      	b.n	8002204 <Critical_Low_Hum+0x68>
    else return (75 - Hum) / 15.0;
 80021e0:	88fb      	ldrh	r3, [r7, #6]
 80021e2:	f1c3 034b 	rsb	r3, r3, #75	; 0x4b
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe f9b8 	bl	800055c <__aeabi_i2d>
 80021ec:	f04f 0200 	mov.w	r2, #0
 80021f0:	4b07      	ldr	r3, [pc, #28]	; (8002210 <Critical_Low_Hum+0x74>)
 80021f2:	f7fe fb47 	bl	8000884 <__aeabi_ddiv>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	4610      	mov	r0, r2
 80021fc:	4619      	mov	r1, r3
 80021fe:	f7fe fc71 	bl	8000ae4 <__aeabi_d2f>
 8002202:	4603      	mov	r3, r0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40240000 	.word	0x40240000
 8002210:	402e0000 	.word	0x402e0000

08002214 <Critical_High_Temp>:


float Critical_High_Temp(uint16_t Temp)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	80fb      	strh	r3, [r7, #6]
	Temp = Temp / 10.0;
 800221e:	88fb      	ldrh	r3, [r7, #6]
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f99b 	bl	800055c <__aeabi_i2d>
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <Critical_High_Temp+0x70>)
 800222c:	f7fe fb2a 	bl	8000884 <__aeabi_ddiv>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	f7fe fc34 	bl	8000aa4 <__aeabi_d2uiz>
 800223c:	4603      	mov	r3, r0
 800223e:	80fb      	strh	r3, [r7, #6]
    if (Temp <= 30) return 0;
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	2b1e      	cmp	r3, #30
 8002244:	d802      	bhi.n	800224c <Critical_High_Temp+0x38>
 8002246:	f04f 0300 	mov.w	r3, #0
 800224a:	e016      	b.n	800227a <Critical_High_Temp+0x66>
    else if (Temp >= 40) return 1;
 800224c:	88fb      	ldrh	r3, [r7, #6]
 800224e:	2b27      	cmp	r3, #39	; 0x27
 8002250:	d902      	bls.n	8002258 <Critical_High_Temp+0x44>
 8002252:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002256:	e010      	b.n	800227a <Critical_High_Temp+0x66>
    else return (Temp - 30) / 10.0;
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	3b1e      	subs	r3, #30
 800225c:	4618      	mov	r0, r3
 800225e:	f7fe f97d 	bl	800055c <__aeabi_i2d>
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	4b07      	ldr	r3, [pc, #28]	; (8002284 <Critical_High_Temp+0x70>)
 8002268:	f7fe fb0c 	bl	8000884 <__aeabi_ddiv>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	f7fe fc36 	bl	8000ae4 <__aeabi_d2f>
 8002278:	4603      	mov	r3, r0
}
 800227a:	4618      	mov	r0, r3
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40240000 	.word	0x40240000

08002288 <Critical_Low_Moisture>:
    if (Moisture <= 85) return 0;
    else if (Moisture >= 95) return 1;
    else return (Moisture - 85) / 10;
}
float Critical_Low_Moisture(uint16_t Moisture)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	80fb      	strh	r3, [r7, #6]
    if (Moisture <= 50) return 1;
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b32      	cmp	r3, #50	; 0x32
 8002296:	d802      	bhi.n	800229e <Critical_Low_Moisture+0x16>
 8002298:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800229c:	e013      	b.n	80022c6 <Critical_Low_Moisture+0x3e>
    else if (Moisture >= 65) return 0;
 800229e:	88fb      	ldrh	r3, [r7, #6]
 80022a0:	2b40      	cmp	r3, #64	; 0x40
 80022a2:	d902      	bls.n	80022aa <Critical_Low_Moisture+0x22>
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	e00d      	b.n	80022c6 <Critical_Low_Moisture+0x3e>
    else return (65 - Moisture) / 15;
 80022aa:	88fb      	ldrh	r3, [r7, #6]
 80022ac:	f1c3 0341 	rsb	r3, r3, #65	; 0x41
 80022b0:	4a07      	ldr	r2, [pc, #28]	; (80022d0 <Critical_Low_Moisture+0x48>)
 80022b2:	fb82 1203 	smull	r1, r2, r2, r3
 80022b6:	441a      	add	r2, r3
 80022b8:	10d2      	asrs	r2, r2, #3
 80022ba:	17db      	asrs	r3, r3, #31
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fd1a 	bl	8000cf8 <__aeabi_i2f>
 80022c4:	4603      	mov	r3, r0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	88888889 	.word	0x88888889

080022d4 <Critical_High_TempSoil>:


float Critical_High_TempSoil(uint16_t TempSoil)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	4603      	mov	r3, r0
 80022dc:	80fb      	strh	r3, [r7, #6]
    if (TempSoil <= 28) return 0;
 80022de:	88fb      	ldrh	r3, [r7, #6]
 80022e0:	2b1c      	cmp	r3, #28
 80022e2:	d802      	bhi.n	80022ea <Critical_High_TempSoil+0x16>
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	e011      	b.n	800230e <Critical_High_TempSoil+0x3a>
    else if (TempSoil >= 38) return 1;
 80022ea:	88fb      	ldrh	r3, [r7, #6]
 80022ec:	2b25      	cmp	r3, #37	; 0x25
 80022ee:	d902      	bls.n	80022f6 <Critical_High_TempSoil+0x22>
 80022f0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80022f4:	e00b      	b.n	800230e <Critical_High_TempSoil+0x3a>
    else return (TempSoil - 28) / 10;
 80022f6:	88fb      	ldrh	r3, [r7, #6]
 80022f8:	3b1c      	subs	r3, #28
 80022fa:	4a07      	ldr	r2, [pc, #28]	; (8002318 <Critical_High_TempSoil+0x44>)
 80022fc:	fb82 1203 	smull	r1, r2, r2, r3
 8002300:	1092      	asrs	r2, r2, #2
 8002302:	17db      	asrs	r3, r3, #31
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fcf6 	bl	8000cf8 <__aeabi_i2f>
 800230c:	4603      	mov	r3, r0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	66666667 	.word	0x66666667

0800231c <Critical_High_MQ135>:
    else if (TempSoil >= 20) return 0;
    else return (20 - TempSoil) / 10;
}

float Critical_High_MQ135(uint16_t MQ135)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	80fb      	strh	r3, [r7, #6]
    if (MQ135 <= 700) return 0;
 8002326:	88fb      	ldrh	r3, [r7, #6]
 8002328:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800232c:	d802      	bhi.n	8002334 <Critical_High_MQ135+0x18>
 800232e:	f04f 0300 	mov.w	r3, #0
 8002332:	e013      	b.n	800235c <Critical_High_MQ135+0x40>
    else if (MQ135 >= 1200) return 1;
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800233a:	d302      	bcc.n	8002342 <Critical_High_MQ135+0x26>
 800233c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002340:	e00c      	b.n	800235c <Critical_High_MQ135+0x40>
    else return (MQ135 - 700) / 500;
 8002342:	88fb      	ldrh	r3, [r7, #6]
 8002344:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 8002348:	4a06      	ldr	r2, [pc, #24]	; (8002364 <Critical_High_MQ135+0x48>)
 800234a:	fb82 1203 	smull	r1, r2, r2, r3
 800234e:	1152      	asrs	r2, r2, #5
 8002350:	17db      	asrs	r3, r3, #31
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fccf 	bl	8000cf8 <__aeabi_i2f>
 800235a:	4603      	mov	r3, r0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	10624dd3 	.word	0x10624dd3

08002368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800236c:	b672      	cpsid	i
}
 800236e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002370:	e7fe      	b.n	8002370 <Error_Handler+0x8>
	...

08002374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800237a:	4b15      	ldr	r3, [pc, #84]	; (80023d0 <HAL_MspInit+0x5c>)
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	4a14      	ldr	r2, [pc, #80]	; (80023d0 <HAL_MspInit+0x5c>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6193      	str	r3, [r2, #24]
 8002386:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_MspInit+0x5c>)
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002392:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <HAL_MspInit+0x5c>)
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	4a0e      	ldr	r2, [pc, #56]	; (80023d0 <HAL_MspInit+0x5c>)
 8002398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239c:	61d3      	str	r3, [r2, #28]
 800239e:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <HAL_MspInit+0x5c>)
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a6:	607b      	str	r3, [r7, #4]
 80023a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <HAL_MspInit+0x60>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <HAL_MspInit+0x60>)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40010000 	.word	0x40010000

080023d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 0310 	add.w	r3, r7, #16
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a15      	ldr	r2, [pc, #84]	; (8002448 <HAL_I2C_MspInit+0x70>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d123      	bne.n	8002440 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f8:	4b14      	ldr	r3, [pc, #80]	; (800244c <HAL_I2C_MspInit+0x74>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	4a13      	ldr	r2, [pc, #76]	; (800244c <HAL_I2C_MspInit+0x74>)
 80023fe:	f043 0308 	orr.w	r3, r3, #8
 8002402:	6193      	str	r3, [r2, #24]
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <HAL_I2C_MspInit+0x74>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	f003 0308 	and.w	r3, r3, #8
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002410:	23c0      	movs	r3, #192	; 0xc0
 8002412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002414:	2312      	movs	r3, #18
 8002416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002418:	2303      	movs	r3, #3
 800241a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241c:	f107 0310 	add.w	r3, r7, #16
 8002420:	4619      	mov	r1, r3
 8002422:	480b      	ldr	r0, [pc, #44]	; (8002450 <HAL_I2C_MspInit+0x78>)
 8002424:	f000 fa86 	bl	8002934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <HAL_I2C_MspInit+0x74>)
 800242a:	69db      	ldr	r3, [r3, #28]
 800242c:	4a07      	ldr	r2, [pc, #28]	; (800244c <HAL_I2C_MspInit+0x74>)
 800242e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002432:	61d3      	str	r3, [r2, #28]
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_I2C_MspInit+0x74>)
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002440:	bf00      	nop
 8002442:	3720      	adds	r7, #32
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40005400 	.word	0x40005400
 800244c:	40021000 	.word	0x40021000
 8002450:	40010c00 	.word	0x40010c00

08002454 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0f      	ldr	r2, [pc, #60]	; (80024a0 <HAL_RTC_MspInit+0x4c>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d118      	bne.n	8002498 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8002466:	f000 fd75 	bl	8002f54 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800246a:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <HAL_RTC_MspInit+0x50>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	4a0d      	ldr	r2, [pc, #52]	; (80024a4 <HAL_RTC_MspInit+0x50>)
 8002470:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002474:	61d3      	str	r3, [r2, #28]
 8002476:	4b0b      	ldr	r3, [pc, #44]	; (80024a4 <HAL_RTC_MspInit+0x50>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002482:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_RTC_MspInit+0x54>)
 8002484:	2201      	movs	r2, #1
 8002486:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002488:	2200      	movs	r2, #0
 800248a:	2100      	movs	r1, #0
 800248c:	2029      	movs	r0, #41	; 0x29
 800248e:	f000 fa1a 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002492:	2029      	movs	r0, #41	; 0x29
 8002494:	f000 fa33 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002498:	bf00      	nop
 800249a:	3710      	adds	r7, #16
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40002800 	.word	0x40002800
 80024a4:	40021000 	.word	0x40021000
 80024a8:	4242043c 	.word	0x4242043c

080024ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b4:	f107 0310 	add.w	r3, r7, #16
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
 80024c0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a1b      	ldr	r2, [pc, #108]	; (8002534 <HAL_SPI_MspInit+0x88>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d12f      	bne.n	800252c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024cc:	4b1a      	ldr	r3, [pc, #104]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	4a19      	ldr	r2, [pc, #100]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024d6:	6193      	str	r3, [r2, #24]
 80024d8:	4b17      	ldr	r3, [pc, #92]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024da:	699b      	ldr	r3, [r3, #24]
 80024dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024e4:	4b14      	ldr	r3, [pc, #80]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	4a13      	ldr	r2, [pc, #76]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	6193      	str	r3, [r2, #24]
 80024f0:	4b11      	ldr	r3, [pc, #68]	; (8002538 <HAL_SPI_MspInit+0x8c>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80024fc:	23a0      	movs	r3, #160	; 0xa0
 80024fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002500:	2302      	movs	r3, #2
 8002502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002504:	2303      	movs	r3, #3
 8002506:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	f107 0310 	add.w	r3, r7, #16
 800250c:	4619      	mov	r1, r3
 800250e:	480b      	ldr	r0, [pc, #44]	; (800253c <HAL_SPI_MspInit+0x90>)
 8002510:	f000 fa10 	bl	8002934 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002514:	2340      	movs	r3, #64	; 0x40
 8002516:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002520:	f107 0310 	add.w	r3, r7, #16
 8002524:	4619      	mov	r1, r3
 8002526:	4805      	ldr	r0, [pc, #20]	; (800253c <HAL_SPI_MspInit+0x90>)
 8002528:	f000 fa04 	bl	8002934 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800252c:	bf00      	nop
 800252e:	3720      	adds	r7, #32
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	40013000 	.word	0x40013000
 8002538:	40021000 	.word	0x40021000
 800253c:	40010800 	.word	0x40010800

08002540 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002544:	e7fe      	b.n	8002544 <NMI_Handler+0x4>

08002546 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800254a:	e7fe      	b.n	800254a <HardFault_Handler+0x4>

0800254c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002550:	e7fe      	b.n	8002550 <MemManage_Handler+0x4>

08002552 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002552:	b480      	push	{r7}
 8002554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002556:	e7fe      	b.n	8002556 <BusFault_Handler+0x4>

08002558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800255c:	e7fe      	b.n	800255c <UsageFault_Handler+0x4>

0800255e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr

0800256a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800256a:	b480      	push	{r7}
 800256c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr

08002582 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002586:	f000 f887 	bl	8002698 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}

0800258e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8002592:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002596:	f000 fb81 	bl	8002c9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <RTC_Alarm_IRQHandler+0x10>)
 80025a6:	f001 fdc7 	bl	8004138 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	200000e4 	.word	0x200000e4

080025b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025c0:	f7ff fff8 	bl	80025b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025c4:	480b      	ldr	r0, [pc, #44]	; (80025f4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025c6:	490c      	ldr	r1, [pc, #48]	; (80025f8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025c8:	4a0c      	ldr	r2, [pc, #48]	; (80025fc <LoopFillZerobss+0x16>)
  movs r3, #0
 80025ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025cc:	e002      	b.n	80025d4 <LoopCopyDataInit>

080025ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025d2:	3304      	adds	r3, #4

080025d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d8:	d3f9      	bcc.n	80025ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025da:	4a09      	ldr	r2, [pc, #36]	; (8002600 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025dc:	4c09      	ldr	r4, [pc, #36]	; (8002604 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e0:	e001      	b.n	80025e6 <LoopFillZerobss>

080025e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e4:	3204      	adds	r2, #4

080025e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e8:	d3fb      	bcc.n	80025e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025ea:	f002 fe1d 	bl	8005228 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025ee:	f7fe fffb 	bl	80015e8 <main>
  bx lr
 80025f2:	4770      	bx	lr
  ldr r0, =_sdata
 80025f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80025fc:	08005340 	.word	0x08005340
  ldr r2, =_sbss
 8002600:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002604:	20000154 	.word	0x20000154

08002608 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002608:	e7fe      	b.n	8002608 <ADC1_2_IRQHandler>
	...

0800260c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <HAL_Init+0x28>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a07      	ldr	r2, [pc, #28]	; (8002634 <HAL_Init+0x28>)
 8002616:	f043 0310 	orr.w	r3, r3, #16
 800261a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800261c:	2003      	movs	r0, #3
 800261e:	f000 f947 	bl	80028b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002622:	200f      	movs	r0, #15
 8002624:	f000 f808 	bl	8002638 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002628:	f7ff fea4 	bl	8002374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40022000 	.word	0x40022000

08002638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002640:	4b12      	ldr	r3, [pc, #72]	; (800268c <HAL_InitTick+0x54>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b12      	ldr	r3, [pc, #72]	; (8002690 <HAL_InitTick+0x58>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	4618      	mov	r0, r3
 8002658:	f000 f95f 	bl	800291a <HAL_SYSTICK_Config>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00e      	b.n	8002684 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b0f      	cmp	r3, #15
 800266a:	d80a      	bhi.n	8002682 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800266c:	2200      	movs	r2, #0
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	f04f 30ff 	mov.w	r0, #4294967295
 8002674:	f000 f927 	bl	80028c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002678:	4a06      	ldr	r2, [pc, #24]	; (8002694 <HAL_InitTick+0x5c>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	e000      	b.n	8002684 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000004 	.word	0x20000004
 8002690:	2000000c 	.word	0x2000000c
 8002694:	20000008 	.word	0x20000008

08002698 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_IncTick+0x1c>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_IncTick+0x20>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4413      	add	r3, r2
 80026a8:	4a03      	ldr	r2, [pc, #12]	; (80026b8 <HAL_IncTick+0x20>)
 80026aa:	6013      	str	r3, [r2, #0]
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	2000000c 	.word	0x2000000c
 80026b8:	20000150 	.word	0x20000150

080026bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return uwTick;
 80026c0:	4b02      	ldr	r3, [pc, #8]	; (80026cc <HAL_GetTick+0x10>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr
 80026cc:	20000150 	.word	0x20000150

080026d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d8:	f7ff fff0 	bl	80026bc <HAL_GetTick>
 80026dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d005      	beq.n	80026f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ea:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <HAL_Delay+0x44>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4413      	add	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026f6:	bf00      	nop
 80026f8:	f7ff ffe0 	bl	80026bc <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	429a      	cmp	r2, r3
 8002706:	d8f7      	bhi.n	80026f8 <HAL_Delay+0x28>
  {
  }
}
 8002708:	bf00      	nop
 800270a:	bf00      	nop
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	2000000c 	.word	0x2000000c

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4906      	ldr	r1, [pc, #24]	; (80027b0 <__NVIC_EnableIRQ+0x34>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800287c:	d301      	bcc.n	8002882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287e:	2301      	movs	r3, #1
 8002880:	e00f      	b.n	80028a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002882:	4a0a      	ldr	r2, [pc, #40]	; (80028ac <SysTick_Config+0x40>)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3b01      	subs	r3, #1
 8002888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288a:	210f      	movs	r1, #15
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f7ff ff90 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <SysTick_Config+0x40>)
 8002896:	2200      	movs	r2, #0
 8002898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289a:	4b04      	ldr	r3, [pc, #16]	; (80028ac <SysTick_Config+0x40>)
 800289c:	2207      	movs	r2, #7
 800289e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	e000e010 	.word	0xe000e010

080028b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff2d 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	4603      	mov	r3, r0
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d8:	f7ff ff42 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	6978      	ldr	r0, [r7, #20]
 80028e4:	f7ff ff90 	bl	8002808 <NVIC_EncodePriority>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ee:	4611      	mov	r1, r2
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff5f 	bl	80027b4 <__NVIC_SetPriority>
}
 80028f6:	bf00      	nop
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff35 	bl	800277c <__NVIC_EnableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ffa2 	bl	800286c <SysTick_Config>
 8002928:	4603      	mov	r3, r0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b08b      	sub	sp, #44	; 0x2c
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800293e:	2300      	movs	r3, #0
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002942:	2300      	movs	r3, #0
 8002944:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002946:	e169      	b.n	8002c1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002948:	2201      	movs	r2, #1
 800294a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69fa      	ldr	r2, [r7, #28]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	429a      	cmp	r2, r3
 8002962:	f040 8158 	bne.w	8002c16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4a9a      	ldr	r2, [pc, #616]	; (8002bd4 <HAL_GPIO_Init+0x2a0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d05e      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002970:	4a98      	ldr	r2, [pc, #608]	; (8002bd4 <HAL_GPIO_Init+0x2a0>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d875      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 8002976:	4a98      	ldr	r2, [pc, #608]	; (8002bd8 <HAL_GPIO_Init+0x2a4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d058      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 800297c:	4a96      	ldr	r2, [pc, #600]	; (8002bd8 <HAL_GPIO_Init+0x2a4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d86f      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 8002982:	4a96      	ldr	r2, [pc, #600]	; (8002bdc <HAL_GPIO_Init+0x2a8>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d052      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002988:	4a94      	ldr	r2, [pc, #592]	; (8002bdc <HAL_GPIO_Init+0x2a8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d869      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 800298e:	4a94      	ldr	r2, [pc, #592]	; (8002be0 <HAL_GPIO_Init+0x2ac>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d04c      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002994:	4a92      	ldr	r2, [pc, #584]	; (8002be0 <HAL_GPIO_Init+0x2ac>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d863      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 800299a:	4a92      	ldr	r2, [pc, #584]	; (8002be4 <HAL_GPIO_Init+0x2b0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d046      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 80029a0:	4a90      	ldr	r2, [pc, #576]	; (8002be4 <HAL_GPIO_Init+0x2b0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d85d      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 80029a6:	2b12      	cmp	r3, #18
 80029a8:	d82a      	bhi.n	8002a00 <HAL_GPIO_Init+0xcc>
 80029aa:	2b12      	cmp	r3, #18
 80029ac:	d859      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 80029ae:	a201      	add	r2, pc, #4	; (adr r2, 80029b4 <HAL_GPIO_Init+0x80>)
 80029b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b4:	08002a2f 	.word	0x08002a2f
 80029b8:	08002a09 	.word	0x08002a09
 80029bc:	08002a1b 	.word	0x08002a1b
 80029c0:	08002a5d 	.word	0x08002a5d
 80029c4:	08002a63 	.word	0x08002a63
 80029c8:	08002a63 	.word	0x08002a63
 80029cc:	08002a63 	.word	0x08002a63
 80029d0:	08002a63 	.word	0x08002a63
 80029d4:	08002a63 	.word	0x08002a63
 80029d8:	08002a63 	.word	0x08002a63
 80029dc:	08002a63 	.word	0x08002a63
 80029e0:	08002a63 	.word	0x08002a63
 80029e4:	08002a63 	.word	0x08002a63
 80029e8:	08002a63 	.word	0x08002a63
 80029ec:	08002a63 	.word	0x08002a63
 80029f0:	08002a63 	.word	0x08002a63
 80029f4:	08002a63 	.word	0x08002a63
 80029f8:	08002a11 	.word	0x08002a11
 80029fc:	08002a25 	.word	0x08002a25
 8002a00:	4a79      	ldr	r2, [pc, #484]	; (8002be8 <HAL_GPIO_Init+0x2b4>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d013      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a06:	e02c      	b.n	8002a62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	623b      	str	r3, [r7, #32]
          break;
 8002a0e:	e029      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	3304      	adds	r3, #4
 8002a16:	623b      	str	r3, [r7, #32]
          break;
 8002a18:	e024      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	623b      	str	r3, [r7, #32]
          break;
 8002a22:	e01f      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	330c      	adds	r3, #12
 8002a2a:	623b      	str	r3, [r7, #32]
          break;
 8002a2c:	e01a      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d102      	bne.n	8002a3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a36:	2304      	movs	r3, #4
 8002a38:	623b      	str	r3, [r7, #32]
          break;
 8002a3a:	e013      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d105      	bne.n	8002a50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a44:	2308      	movs	r3, #8
 8002a46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	611a      	str	r2, [r3, #16]
          break;
 8002a4e:	e009      	b.n	8002a64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a50:	2308      	movs	r3, #8
 8002a52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69fa      	ldr	r2, [r7, #28]
 8002a58:	615a      	str	r2, [r3, #20]
          break;
 8002a5a:	e003      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	623b      	str	r3, [r7, #32]
          break;
 8002a60:	e000      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          break;
 8002a62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2bff      	cmp	r3, #255	; 0xff
 8002a68:	d801      	bhi.n	8002a6e <HAL_GPIO_Init+0x13a>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	e001      	b.n	8002a72 <HAL_GPIO_Init+0x13e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3304      	adds	r3, #4
 8002a72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	2bff      	cmp	r3, #255	; 0xff
 8002a78:	d802      	bhi.n	8002a80 <HAL_GPIO_Init+0x14c>
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	e002      	b.n	8002a86 <HAL_GPIO_Init+0x152>
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	3b08      	subs	r3, #8
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	401a      	ands	r2, r3
 8002a98:	6a39      	ldr	r1, [r7, #32]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 80b1 	beq.w	8002c16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ab4:	4b4d      	ldr	r3, [pc, #308]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b4a      	ldr	r3, [pc, #296]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002acc:	4a48      	ldr	r2, [pc, #288]	; (8002bf0 <HAL_GPIO_Init+0x2bc>)
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	089b      	lsrs	r3, r3, #2
 8002ad2:	3302      	adds	r3, #2
 8002ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	220f      	movs	r2, #15
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a40      	ldr	r2, [pc, #256]	; (8002bf4 <HAL_GPIO_Init+0x2c0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d013      	beq.n	8002b20 <HAL_GPIO_Init+0x1ec>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a3f      	ldr	r2, [pc, #252]	; (8002bf8 <HAL_GPIO_Init+0x2c4>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00d      	beq.n	8002b1c <HAL_GPIO_Init+0x1e8>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a3e      	ldr	r2, [pc, #248]	; (8002bfc <HAL_GPIO_Init+0x2c8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d007      	beq.n	8002b18 <HAL_GPIO_Init+0x1e4>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a3d      	ldr	r2, [pc, #244]	; (8002c00 <HAL_GPIO_Init+0x2cc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d101      	bne.n	8002b14 <HAL_GPIO_Init+0x1e0>
 8002b10:	2303      	movs	r3, #3
 8002b12:	e006      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b14:	2304      	movs	r3, #4
 8002b16:	e004      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e002      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b20:	2300      	movs	r3, #0
 8002b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b24:	f002 0203 	and.w	r2, r2, #3
 8002b28:	0092      	lsls	r2, r2, #2
 8002b2a:	4093      	lsls	r3, r2
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b32:	492f      	ldr	r1, [pc, #188]	; (8002bf0 <HAL_GPIO_Init+0x2bc>)
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	089b      	lsrs	r3, r3, #2
 8002b38:	3302      	adds	r3, #2
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d006      	beq.n	8002b5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b4c:	4b2d      	ldr	r3, [pc, #180]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	492c      	ldr	r1, [pc, #176]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	608b      	str	r3, [r1, #8]
 8002b58:	e006      	b.n	8002b68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b5a:	4b2a      	ldr	r3, [pc, #168]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	4928      	ldr	r1, [pc, #160]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b74:	4b23      	ldr	r3, [pc, #140]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	4922      	ldr	r1, [pc, #136]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60cb      	str	r3, [r1, #12]
 8002b80:	e006      	b.n	8002b90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b82:	4b20      	ldr	r3, [pc, #128]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	491e      	ldr	r1, [pc, #120]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d006      	beq.n	8002baa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b9c:	4b19      	ldr	r3, [pc, #100]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b9e:	685a      	ldr	r2, [r3, #4]
 8002ba0:	4918      	ldr	r1, [pc, #96]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	604b      	str	r3, [r1, #4]
 8002ba8:	e006      	b.n	8002bb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002baa:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	4914      	ldr	r1, [pc, #80]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d021      	beq.n	8002c08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	490e      	ldr	r1, [pc, #56]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	600b      	str	r3, [r1, #0]
 8002bd0:	e021      	b.n	8002c16 <HAL_GPIO_Init+0x2e2>
 8002bd2:	bf00      	nop
 8002bd4:	10320000 	.word	0x10320000
 8002bd8:	10310000 	.word	0x10310000
 8002bdc:	10220000 	.word	0x10220000
 8002be0:	10210000 	.word	0x10210000
 8002be4:	10120000 	.word	0x10120000
 8002be8:	10110000 	.word	0x10110000
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40010000 	.word	0x40010000
 8002bf4:	40010800 	.word	0x40010800
 8002bf8:	40010c00 	.word	0x40010c00
 8002bfc:	40011000 	.word	0x40011000
 8002c00:	40011400 	.word	0x40011400
 8002c04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	4909      	ldr	r1, [pc, #36]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	3301      	adds	r3, #1
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	fa22 f303 	lsr.w	r3, r2, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f47f ae8e 	bne.w	8002948 <HAL_GPIO_Init+0x14>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	bf00      	nop
 8002c30:	372c      	adds	r7, #44	; 0x2c
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	40010400 	.word	0x40010400

08002c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	887b      	ldrh	r3, [r7, #2]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	e001      	b.n	8002c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	807b      	strh	r3, [r7, #2]
 8002c76:	4613      	mov	r3, r2
 8002c78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c7a:	787b      	ldrb	r3, [r7, #1]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c80:	887a      	ldrh	r2, [r7, #2]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c86:	e003      	b.n	8002c90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c88:	887b      	ldrh	r3, [r7, #2]
 8002c8a:	041a      	lsls	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	611a      	str	r2, [r3, #16]
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
	...

08002c9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ca6:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ca8:	695a      	ldr	r2, [r3, #20]
 8002caa:	88fb      	ldrh	r3, [r7, #6]
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d006      	beq.n	8002cc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002cb2:	4a05      	ldr	r2, [pc, #20]	; (8002cc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cb4:	88fb      	ldrh	r3, [r7, #6]
 8002cb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cb8:	88fb      	ldrh	r3, [r7, #6]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7fe ff46 	bl	8001b4c <HAL_GPIO_EXTI_Callback>
  }
}
 8002cc0:	bf00      	nop
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40010400 	.word	0x40010400

08002ccc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e12b      	b.n	8002f36 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d106      	bne.n	8002cf8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff fb70 	bl	80023d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2224      	movs	r2, #36	; 0x24
 8002cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f022 0201 	bic.w	r2, r2, #1
 8002d0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d30:	f000 fce6 	bl	8003700 <HAL_RCC_GetPCLK1Freq>
 8002d34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	4a81      	ldr	r2, [pc, #516]	; (8002f40 <HAL_I2C_Init+0x274>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d807      	bhi.n	8002d50 <HAL_I2C_Init+0x84>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4a80      	ldr	r2, [pc, #512]	; (8002f44 <HAL_I2C_Init+0x278>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	bf94      	ite	ls
 8002d48:	2301      	movls	r3, #1
 8002d4a:	2300      	movhi	r3, #0
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	e006      	b.n	8002d5e <HAL_I2C_Init+0x92>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	4a7d      	ldr	r2, [pc, #500]	; (8002f48 <HAL_I2C_Init+0x27c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	bf94      	ite	ls
 8002d58:	2301      	movls	r3, #1
 8002d5a:	2300      	movhi	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e0e7      	b.n	8002f36 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	4a78      	ldr	r2, [pc, #480]	; (8002f4c <HAL_I2C_Init+0x280>)
 8002d6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d6e:	0c9b      	lsrs	r3, r3, #18
 8002d70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4a6a      	ldr	r2, [pc, #424]	; (8002f40 <HAL_I2C_Init+0x274>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d802      	bhi.n	8002da0 <HAL_I2C_Init+0xd4>
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	e009      	b.n	8002db4 <HAL_I2C_Init+0xe8>
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002da6:	fb02 f303 	mul.w	r3, r2, r3
 8002daa:	4a69      	ldr	r2, [pc, #420]	; (8002f50 <HAL_I2C_Init+0x284>)
 8002dac:	fba2 2303 	umull	r2, r3, r2, r3
 8002db0:	099b      	lsrs	r3, r3, #6
 8002db2:	3301      	adds	r3, #1
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	6812      	ldr	r2, [r2, #0]
 8002db8:	430b      	orrs	r3, r1
 8002dba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002dc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	495c      	ldr	r1, [pc, #368]	; (8002f40 <HAL_I2C_Init+0x274>)
 8002dd0:	428b      	cmp	r3, r1
 8002dd2:	d819      	bhi.n	8002e08 <HAL_I2C_Init+0x13c>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	1e59      	subs	r1, r3, #1
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002de2:	1c59      	adds	r1, r3, #1
 8002de4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002de8:	400b      	ands	r3, r1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00a      	beq.n	8002e04 <HAL_I2C_Init+0x138>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1e59      	subs	r1, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e02:	e051      	b.n	8002ea8 <HAL_I2C_Init+0x1dc>
 8002e04:	2304      	movs	r3, #4
 8002e06:	e04f      	b.n	8002ea8 <HAL_I2C_Init+0x1dc>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d111      	bne.n	8002e34 <HAL_I2C_Init+0x168>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1e58      	subs	r0, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	440b      	add	r3, r1
 8002e1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e22:	3301      	adds	r3, #1
 8002e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	bf0c      	ite	eq
 8002e2c:	2301      	moveq	r3, #1
 8002e2e:	2300      	movne	r3, #0
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	e012      	b.n	8002e5a <HAL_I2C_Init+0x18e>
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	1e58      	subs	r0, r3, #1
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6859      	ldr	r1, [r3, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	0099      	lsls	r1, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	bf0c      	ite	eq
 8002e54:	2301      	moveq	r3, #1
 8002e56:	2300      	movne	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_I2C_Init+0x196>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e022      	b.n	8002ea8 <HAL_I2C_Init+0x1dc>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10e      	bne.n	8002e88 <HAL_I2C_Init+0x1bc>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1e58      	subs	r0, r3, #1
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6859      	ldr	r1, [r3, #4]
 8002e72:	460b      	mov	r3, r1
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	440b      	add	r3, r1
 8002e78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e86:	e00f      	b.n	8002ea8 <HAL_I2C_Init+0x1dc>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e58      	subs	r0, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	0099      	lsls	r1, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ea8:	6879      	ldr	r1, [r7, #4]
 8002eaa:	6809      	ldr	r1, [r1, #0]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	69da      	ldr	r2, [r3, #28]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ed6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6911      	ldr	r1, [r2, #16]
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68d2      	ldr	r2, [r2, #12]
 8002ee2:	4311      	orrs	r1, r2
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6812      	ldr	r2, [r2, #0]
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695a      	ldr	r2, [r3, #20]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	431a      	orrs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f042 0201 	orr.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	000186a0 	.word	0x000186a0
 8002f44:	001e847f 	.word	0x001e847f
 8002f48:	003d08ff 	.word	0x003d08ff
 8002f4c:	431bde83 	.word	0x431bde83
 8002f50:	10624dd3 	.word	0x10624dd3

08002f54 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002f58:	4b03      	ldr	r3, [pc, #12]	; (8002f68 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]
}
 8002f5e:	bf00      	nop
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	420e0020 	.word	0x420e0020

08002f6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e272      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f000 8087 	beq.w	800309a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f8c:	4b92      	ldr	r3, [pc, #584]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f003 030c 	and.w	r3, r3, #12
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d00c      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f98:	4b8f      	ldr	r3, [pc, #572]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 030c 	and.w	r3, r3, #12
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d112      	bne.n	8002fca <HAL_RCC_OscConfig+0x5e>
 8002fa4:	4b8c      	ldr	r3, [pc, #560]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fb0:	d10b      	bne.n	8002fca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fb2:	4b89      	ldr	r3, [pc, #548]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d06c      	beq.n	8003098 <HAL_RCC_OscConfig+0x12c>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d168      	bne.n	8003098 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e24c      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fd2:	d106      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x76>
 8002fd4:	4b80      	ldr	r3, [pc, #512]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a7f      	ldr	r2, [pc, #508]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	e02e      	b.n	8003040 <HAL_RCC_OscConfig+0xd4>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10c      	bne.n	8003004 <HAL_RCC_OscConfig+0x98>
 8002fea:	4b7b      	ldr	r3, [pc, #492]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a7a      	ldr	r2, [pc, #488]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ff4:	6013      	str	r3, [r2, #0]
 8002ff6:	4b78      	ldr	r3, [pc, #480]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a77      	ldr	r2, [pc, #476]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003000:	6013      	str	r3, [r2, #0]
 8003002:	e01d      	b.n	8003040 <HAL_RCC_OscConfig+0xd4>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800300c:	d10c      	bne.n	8003028 <HAL_RCC_OscConfig+0xbc>
 800300e:	4b72      	ldr	r3, [pc, #456]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a71      	ldr	r2, [pc, #452]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003014:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	4b6f      	ldr	r3, [pc, #444]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a6e      	ldr	r2, [pc, #440]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003020:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	e00b      	b.n	8003040 <HAL_RCC_OscConfig+0xd4>
 8003028:	4b6b      	ldr	r3, [pc, #428]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a6a      	ldr	r2, [pc, #424]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800302e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003032:	6013      	str	r3, [r2, #0]
 8003034:	4b68      	ldr	r3, [pc, #416]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a67      	ldr	r2, [pc, #412]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800303a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800303e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d013      	beq.n	8003070 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003048:	f7ff fb38 	bl	80026bc <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003050:	f7ff fb34 	bl	80026bc <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	; 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e200      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	4b5d      	ldr	r3, [pc, #372]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d0f0      	beq.n	8003050 <HAL_RCC_OscConfig+0xe4>
 800306e:	e014      	b.n	800309a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003070:	f7ff fb24 	bl	80026bc <HAL_GetTick>
 8003074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003078:	f7ff fb20 	bl	80026bc <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b64      	cmp	r3, #100	; 0x64
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e1ec      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308a:	4b53      	ldr	r3, [pc, #332]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0x10c>
 8003096:	e000      	b.n	800309a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d063      	beq.n	800316e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030a6:	4b4c      	ldr	r3, [pc, #304]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f003 030c 	and.w	r3, r3, #12
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d00b      	beq.n	80030ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030b2:	4b49      	ldr	r3, [pc, #292]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f003 030c 	and.w	r3, r3, #12
 80030ba:	2b08      	cmp	r3, #8
 80030bc:	d11c      	bne.n	80030f8 <HAL_RCC_OscConfig+0x18c>
 80030be:	4b46      	ldr	r3, [pc, #280]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d116      	bne.n	80030f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ca:	4b43      	ldr	r3, [pc, #268]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d005      	beq.n	80030e2 <HAL_RCC_OscConfig+0x176>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d001      	beq.n	80030e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e1c0      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030e2:	4b3d      	ldr	r3, [pc, #244]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4939      	ldr	r1, [pc, #228]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f6:	e03a      	b.n	800316e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	691b      	ldr	r3, [r3, #16]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d020      	beq.n	8003142 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003100:	4b36      	ldr	r3, [pc, #216]	; (80031dc <HAL_RCC_OscConfig+0x270>)
 8003102:	2201      	movs	r2, #1
 8003104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003106:	f7ff fad9 	bl	80026bc <HAL_GetTick>
 800310a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310c:	e008      	b.n	8003120 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800310e:	f7ff fad5 	bl	80026bc <HAL_GetTick>
 8003112:	4602      	mov	r2, r0
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	1ad3      	subs	r3, r2, r3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e1a1      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003120:	4b2d      	ldr	r3, [pc, #180]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d0f0      	beq.n	800310e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312c:	4b2a      	ldr	r3, [pc, #168]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	4927      	ldr	r1, [pc, #156]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 800313c:	4313      	orrs	r3, r2
 800313e:	600b      	str	r3, [r1, #0]
 8003140:	e015      	b.n	800316e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003142:	4b26      	ldr	r3, [pc, #152]	; (80031dc <HAL_RCC_OscConfig+0x270>)
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003148:	f7ff fab8 	bl	80026bc <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003150:	f7ff fab4 	bl	80026bc <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e180      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003162:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1f0      	bne.n	8003150 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d03a      	beq.n	80031f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d019      	beq.n	80031b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003182:	4b17      	ldr	r3, [pc, #92]	; (80031e0 <HAL_RCC_OscConfig+0x274>)
 8003184:	2201      	movs	r2, #1
 8003186:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003188:	f7ff fa98 	bl	80026bc <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003190:	f7ff fa94 	bl	80026bc <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e160      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a2:	4b0d      	ldr	r3, [pc, #52]	; (80031d8 <HAL_RCC_OscConfig+0x26c>)
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d0f0      	beq.n	8003190 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031ae:	2001      	movs	r0, #1
 80031b0:	f000 face 	bl	8003750 <RCC_Delay>
 80031b4:	e01c      	b.n	80031f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031b6:	4b0a      	ldr	r3, [pc, #40]	; (80031e0 <HAL_RCC_OscConfig+0x274>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031bc:	f7ff fa7e 	bl	80026bc <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c2:	e00f      	b.n	80031e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c4:	f7ff fa7a 	bl	80026bc <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d908      	bls.n	80031e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e146      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
 80031d6:	bf00      	nop
 80031d8:	40021000 	.word	0x40021000
 80031dc:	42420000 	.word	0x42420000
 80031e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e4:	4b92      	ldr	r3, [pc, #584]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1e9      	bne.n	80031c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 80a6 	beq.w	800334a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031fe:	2300      	movs	r3, #0
 8003200:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003202:	4b8b      	ldr	r3, [pc, #556]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003204:	69db      	ldr	r3, [r3, #28]
 8003206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10d      	bne.n	800322a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320e:	4b88      	ldr	r3, [pc, #544]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	4a87      	ldr	r2, [pc, #540]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003218:	61d3      	str	r3, [r2, #28]
 800321a:	4b85      	ldr	r3, [pc, #532]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 800321c:	69db      	ldr	r3, [r3, #28]
 800321e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003226:	2301      	movs	r3, #1
 8003228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322a:	4b82      	ldr	r3, [pc, #520]	; (8003434 <HAL_RCC_OscConfig+0x4c8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003232:	2b00      	cmp	r3, #0
 8003234:	d118      	bne.n	8003268 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003236:	4b7f      	ldr	r3, [pc, #508]	; (8003434 <HAL_RCC_OscConfig+0x4c8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a7e      	ldr	r2, [pc, #504]	; (8003434 <HAL_RCC_OscConfig+0x4c8>)
 800323c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003242:	f7ff fa3b 	bl	80026bc <HAL_GetTick>
 8003246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003248:	e008      	b.n	800325c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800324a:	f7ff fa37 	bl	80026bc <HAL_GetTick>
 800324e:	4602      	mov	r2, r0
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	2b64      	cmp	r3, #100	; 0x64
 8003256:	d901      	bls.n	800325c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e103      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325c:	4b75      	ldr	r3, [pc, #468]	; (8003434 <HAL_RCC_OscConfig+0x4c8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0f0      	beq.n	800324a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68db      	ldr	r3, [r3, #12]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d106      	bne.n	800327e <HAL_RCC_OscConfig+0x312>
 8003270:	4b6f      	ldr	r3, [pc, #444]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	4a6e      	ldr	r2, [pc, #440]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	6213      	str	r3, [r2, #32]
 800327c:	e02d      	b.n	80032da <HAL_RCC_OscConfig+0x36e>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10c      	bne.n	80032a0 <HAL_RCC_OscConfig+0x334>
 8003286:	4b6a      	ldr	r3, [pc, #424]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	4a69      	ldr	r2, [pc, #420]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 800328c:	f023 0301 	bic.w	r3, r3, #1
 8003290:	6213      	str	r3, [r2, #32]
 8003292:	4b67      	ldr	r3, [pc, #412]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	4a66      	ldr	r2, [pc, #408]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003298:	f023 0304 	bic.w	r3, r3, #4
 800329c:	6213      	str	r3, [r2, #32]
 800329e:	e01c      	b.n	80032da <HAL_RCC_OscConfig+0x36e>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	2b05      	cmp	r3, #5
 80032a6:	d10c      	bne.n	80032c2 <HAL_RCC_OscConfig+0x356>
 80032a8:	4b61      	ldr	r3, [pc, #388]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	4a60      	ldr	r2, [pc, #384]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032ae:	f043 0304 	orr.w	r3, r3, #4
 80032b2:	6213      	str	r3, [r2, #32]
 80032b4:	4b5e      	ldr	r3, [pc, #376]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032b6:	6a1b      	ldr	r3, [r3, #32]
 80032b8:	4a5d      	ldr	r2, [pc, #372]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	f043 0301 	orr.w	r3, r3, #1
 80032be:	6213      	str	r3, [r2, #32]
 80032c0:	e00b      	b.n	80032da <HAL_RCC_OscConfig+0x36e>
 80032c2:	4b5b      	ldr	r3, [pc, #364]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4a5a      	ldr	r2, [pc, #360]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	f023 0301 	bic.w	r3, r3, #1
 80032cc:	6213      	str	r3, [r2, #32]
 80032ce:	4b58      	ldr	r3, [pc, #352]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4a57      	ldr	r2, [pc, #348]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	f023 0304 	bic.w	r3, r3, #4
 80032d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	68db      	ldr	r3, [r3, #12]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d015      	beq.n	800330e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e2:	f7ff f9eb 	bl	80026bc <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e8:	e00a      	b.n	8003300 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7ff f9e7 	bl	80026bc <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e0b1      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003300:	4b4b      	ldr	r3, [pc, #300]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003302:	6a1b      	ldr	r3, [r3, #32]
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0ee      	beq.n	80032ea <HAL_RCC_OscConfig+0x37e>
 800330c:	e014      	b.n	8003338 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330e:	f7ff f9d5 	bl	80026bc <HAL_GetTick>
 8003312:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003314:	e00a      	b.n	800332c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003316:	f7ff f9d1 	bl	80026bc <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	f241 3288 	movw	r2, #5000	; 0x1388
 8003324:	4293      	cmp	r3, r2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e09b      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800332c:	4b40      	ldr	r3, [pc, #256]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 800332e:	6a1b      	ldr	r3, [r3, #32]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1ee      	bne.n	8003316 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003338:	7dfb      	ldrb	r3, [r7, #23]
 800333a:	2b01      	cmp	r3, #1
 800333c:	d105      	bne.n	800334a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800333e:	4b3c      	ldr	r3, [pc, #240]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003340:	69db      	ldr	r3, [r3, #28]
 8003342:	4a3b      	ldr	r2, [pc, #236]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003344:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003348:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 8087 	beq.w	8003462 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003354:	4b36      	ldr	r3, [pc, #216]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 030c 	and.w	r3, r3, #12
 800335c:	2b08      	cmp	r3, #8
 800335e:	d061      	beq.n	8003424 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	2b02      	cmp	r3, #2
 8003366:	d146      	bne.n	80033f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003368:	4b33      	ldr	r3, [pc, #204]	; (8003438 <HAL_RCC_OscConfig+0x4cc>)
 800336a:	2200      	movs	r2, #0
 800336c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800336e:	f7ff f9a5 	bl	80026bc <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003376:	f7ff f9a1 	bl	80026bc <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e06d      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003388:	4b29      	ldr	r3, [pc, #164]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1f0      	bne.n	8003376 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a1b      	ldr	r3, [r3, #32]
 8003398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800339c:	d108      	bne.n	80033b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800339e:	4b24      	ldr	r3, [pc, #144]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	4921      	ldr	r1, [pc, #132]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033b0:	4b1f      	ldr	r3, [pc, #124]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a19      	ldr	r1, [r3, #32]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	430b      	orrs	r3, r1
 80033c2:	491b      	ldr	r1, [pc, #108]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033c8:	4b1b      	ldr	r3, [pc, #108]	; (8003438 <HAL_RCC_OscConfig+0x4cc>)
 80033ca:	2201      	movs	r2, #1
 80033cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ce:	f7ff f975 	bl	80026bc <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d6:	f7ff f971 	bl	80026bc <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e03d      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033e8:	4b11      	ldr	r3, [pc, #68]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0f0      	beq.n	80033d6 <HAL_RCC_OscConfig+0x46a>
 80033f4:	e035      	b.n	8003462 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f6:	4b10      	ldr	r3, [pc, #64]	; (8003438 <HAL_RCC_OscConfig+0x4cc>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fc:	f7ff f95e 	bl	80026bc <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7ff f95a 	bl	80026bc <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e026      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003416:	4b06      	ldr	r3, [pc, #24]	; (8003430 <HAL_RCC_OscConfig+0x4c4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x498>
 8003422:	e01e      	b.n	8003462 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d107      	bne.n	800343c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e019      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
 8003430:	40021000 	.word	0x40021000
 8003434:	40007000 	.word	0x40007000
 8003438:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <HAL_RCC_OscConfig+0x500>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a1b      	ldr	r3, [r3, #32]
 800344c:	429a      	cmp	r2, r3
 800344e:	d106      	bne.n	800345e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800345a:	429a      	cmp	r2, r3
 800345c:	d001      	beq.n	8003462 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40021000 	.word	0x40021000

08003470 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0d0      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003484:	4b6a      	ldr	r3, [pc, #424]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d910      	bls.n	80034b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003492:	4b67      	ldr	r3, [pc, #412]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f023 0207 	bic.w	r2, r3, #7
 800349a:	4965      	ldr	r1, [pc, #404]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	4313      	orrs	r3, r2
 80034a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a2:	4b63      	ldr	r3, [pc, #396]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0b8      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d020      	beq.n	8003502 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034cc:	4b59      	ldr	r3, [pc, #356]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4a58      	ldr	r2, [pc, #352]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d005      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034e4:	4b53      	ldr	r3, [pc, #332]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	4a52      	ldr	r2, [pc, #328]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80034ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f0:	4b50      	ldr	r3, [pc, #320]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	494d      	ldr	r1, [pc, #308]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d040      	beq.n	8003590 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b47      	ldr	r3, [pc, #284]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d115      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e07f      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800352e:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e073      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353e:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e06b      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800354e:	4b39      	ldr	r3, [pc, #228]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f023 0203 	bic.w	r2, r3, #3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4936      	ldr	r1, [pc, #216]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	4313      	orrs	r3, r2
 800355e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003560:	f7ff f8ac 	bl	80026bc <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	e00a      	b.n	800357e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003568:	f7ff f8a8 	bl	80026bc <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	f241 3288 	movw	r2, #5000	; 0x1388
 8003576:	4293      	cmp	r3, r2
 8003578:	d901      	bls.n	800357e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e053      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f003 020c 	and.w	r2, r3, #12
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	429a      	cmp	r2, r3
 800358e:	d1eb      	bne.n	8003568 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003590:	4b27      	ldr	r3, [pc, #156]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d210      	bcs.n	80035c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b24      	ldr	r3, [pc, #144]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f023 0207 	bic.w	r2, r3, #7
 80035a6:	4922      	ldr	r1, [pc, #136]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ae:	4b20      	ldr	r3, [pc, #128]	; (8003630 <HAL_RCC_ClockConfig+0x1c0>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0307 	and.w	r3, r3, #7
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d001      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e032      	b.n	8003626 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d008      	beq.n	80035de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035cc:	4b19      	ldr	r3, [pc, #100]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	4916      	ldr	r1, [pc, #88]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d009      	beq.n	80035fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035ea:	4b12      	ldr	r3, [pc, #72]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	490e      	ldr	r1, [pc, #56]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035fe:	f000 f821 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 8003602:	4602      	mov	r2, r0
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <HAL_RCC_ClockConfig+0x1c4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	490a      	ldr	r1, [pc, #40]	; (8003638 <HAL_RCC_ClockConfig+0x1c8>)
 8003610:	5ccb      	ldrb	r3, [r1, r3]
 8003612:	fa22 f303 	lsr.w	r3, r2, r3
 8003616:	4a09      	ldr	r2, [pc, #36]	; (800363c <HAL_RCC_ClockConfig+0x1cc>)
 8003618:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800361a:	4b09      	ldr	r3, [pc, #36]	; (8003640 <HAL_RCC_ClockConfig+0x1d0>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f7ff f80a 	bl	8002638 <HAL_InitTick>

  return HAL_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	40022000 	.word	0x40022000
 8003634:	40021000 	.word	0x40021000
 8003638:	080052f8 	.word	0x080052f8
 800363c:	20000004 	.word	0x20000004
 8003640:	20000008 	.word	0x20000008

08003644 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003644:	b480      	push	{r7}
 8003646:	b087      	sub	sp, #28
 8003648:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800364a:	2300      	movs	r3, #0
 800364c:	60fb      	str	r3, [r7, #12]
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800365e:	4b1e      	ldr	r3, [pc, #120]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f003 030c 	and.w	r3, r3, #12
 800366a:	2b04      	cmp	r3, #4
 800366c:	d002      	beq.n	8003674 <HAL_RCC_GetSysClockFreq+0x30>
 800366e:	2b08      	cmp	r3, #8
 8003670:	d003      	beq.n	800367a <HAL_RCC_GetSysClockFreq+0x36>
 8003672:	e027      	b.n	80036c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003674:	4b19      	ldr	r3, [pc, #100]	; (80036dc <HAL_RCC_GetSysClockFreq+0x98>)
 8003676:	613b      	str	r3, [r7, #16]
      break;
 8003678:	e027      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	0c9b      	lsrs	r3, r3, #18
 800367e:	f003 030f 	and.w	r3, r3, #15
 8003682:	4a17      	ldr	r2, [pc, #92]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003684:	5cd3      	ldrb	r3, [r2, r3]
 8003686:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800368e:	2b00      	cmp	r3, #0
 8003690:	d010      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003692:	4b11      	ldr	r3, [pc, #68]	; (80036d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	0c5b      	lsrs	r3, r3, #17
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	4a11      	ldr	r2, [pc, #68]	; (80036e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800369e:	5cd3      	ldrb	r3, [r2, r3]
 80036a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a0d      	ldr	r2, [pc, #52]	; (80036dc <HAL_RCC_GetSysClockFreq+0x98>)
 80036a6:	fb03 f202 	mul.w	r2, r3, r2
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	e004      	b.n	80036be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a0c      	ldr	r2, [pc, #48]	; (80036e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80036b8:	fb02 f303 	mul.w	r3, r2, r3
 80036bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	613b      	str	r3, [r7, #16]
      break;
 80036c2:	e002      	b.n	80036ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_RCC_GetSysClockFreq+0x98>)
 80036c6:	613b      	str	r3, [r7, #16]
      break;
 80036c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ca:	693b      	ldr	r3, [r7, #16]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	371c      	adds	r7, #28
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bc80      	pop	{r7}
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
 80036dc:	007a1200 	.word	0x007a1200
 80036e0:	08005310 	.word	0x08005310
 80036e4:	08005320 	.word	0x08005320
 80036e8:	003d0900 	.word	0x003d0900

080036ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f0:	4b02      	ldr	r3, [pc, #8]	; (80036fc <HAL_RCC_GetHCLKFreq+0x10>)
 80036f2:	681b      	ldr	r3, [r3, #0]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	20000004 	.word	0x20000004

08003700 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003704:	f7ff fff2 	bl	80036ec <HAL_RCC_GetHCLKFreq>
 8003708:	4602      	mov	r2, r0
 800370a:	4b05      	ldr	r3, [pc, #20]	; (8003720 <HAL_RCC_GetPCLK1Freq+0x20>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	0a1b      	lsrs	r3, r3, #8
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	4903      	ldr	r1, [pc, #12]	; (8003724 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003716:	5ccb      	ldrb	r3, [r1, r3]
 8003718:	fa22 f303 	lsr.w	r3, r2, r3
}
 800371c:	4618      	mov	r0, r3
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40021000 	.word	0x40021000
 8003724:	08005308 	.word	0x08005308

08003728 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800372c:	f7ff ffde 	bl	80036ec <HAL_RCC_GetHCLKFreq>
 8003730:	4602      	mov	r2, r0
 8003732:	4b05      	ldr	r3, [pc, #20]	; (8003748 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	0adb      	lsrs	r3, r3, #11
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	4903      	ldr	r1, [pc, #12]	; (800374c <HAL_RCC_GetPCLK2Freq+0x24>)
 800373e:	5ccb      	ldrb	r3, [r1, r3]
 8003740:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003744:	4618      	mov	r0, r3
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40021000 	.word	0x40021000
 800374c:	08005308 	.word	0x08005308

08003750 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003758:	4b0a      	ldr	r3, [pc, #40]	; (8003784 <RCC_Delay+0x34>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a0a      	ldr	r2, [pc, #40]	; (8003788 <RCC_Delay+0x38>)
 800375e:	fba2 2303 	umull	r2, r3, r2, r3
 8003762:	0a5b      	lsrs	r3, r3, #9
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	fb02 f303 	mul.w	r3, r2, r3
 800376a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800376c:	bf00      	nop
  }
  while (Delay --);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	1e5a      	subs	r2, r3, #1
 8003772:	60fa      	str	r2, [r7, #12]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d1f9      	bne.n	800376c <RCC_Delay+0x1c>
}
 8003778:	bf00      	nop
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr
 8003784:	20000004 	.word	0x20000004
 8003788:	10624dd3 	.word	0x10624dd3

0800378c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003794:	2300      	movs	r3, #0
 8003796:	613b      	str	r3, [r7, #16]
 8003798:	2300      	movs	r3, #0
 800379a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d07d      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80037a8:	2300      	movs	r3, #0
 80037aa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ac:	4b4f      	ldr	r3, [pc, #316]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ae:	69db      	ldr	r3, [r3, #28]
 80037b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10d      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037b8:	4b4c      	ldr	r3, [pc, #304]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	4a4b      	ldr	r2, [pc, #300]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c2:	61d3      	str	r3, [r2, #28]
 80037c4:	4b49      	ldr	r3, [pc, #292]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	69db      	ldr	r3, [r3, #28]
 80037c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037d0:	2301      	movs	r3, #1
 80037d2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d4:	4b46      	ldr	r3, [pc, #280]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d118      	bne.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037e0:	4b43      	ldr	r3, [pc, #268]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a42      	ldr	r2, [pc, #264]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037ec:	f7fe ff66 	bl	80026bc <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f2:	e008      	b.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f4:	f7fe ff62 	bl	80026bc <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b64      	cmp	r3, #100	; 0x64
 8003800:	d901      	bls.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e06d      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003806:	4b3a      	ldr	r3, [pc, #232]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0f0      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003812:	4b36      	ldr	r3, [pc, #216]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d02e      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	429a      	cmp	r2, r3
 800382e:	d027      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003830:	4b2e      	ldr	r3, [pc, #184]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003838:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800383a:	4b2e      	ldr	r3, [pc, #184]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800383c:	2201      	movs	r2, #1
 800383e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003840:	4b2c      	ldr	r3, [pc, #176]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003842:	2200      	movs	r2, #0
 8003844:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003846:	4a29      	ldr	r2, [pc, #164]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b00      	cmp	r3, #0
 8003854:	d014      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003856:	f7fe ff31 	bl	80026bc <HAL_GetTick>
 800385a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800385c:	e00a      	b.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385e:	f7fe ff2d 	bl	80026bc <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	f241 3288 	movw	r2, #5000	; 0x1388
 800386c:	4293      	cmp	r3, r2
 800386e:	d901      	bls.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e036      	b.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003874:	4b1d      	ldr	r3, [pc, #116]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d0ee      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003880:	4b1a      	ldr	r3, [pc, #104]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	4917      	ldr	r1, [pc, #92]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800388e:	4313      	orrs	r3, r2
 8003890:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003892:	7dfb      	ldrb	r3, [r7, #23]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003898:	4b14      	ldr	r3, [pc, #80]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	4a13      	ldr	r2, [pc, #76]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d008      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038b0:	4b0e      	ldr	r3, [pc, #56]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	490b      	ldr	r1, [pc, #44]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0310 	and.w	r3, r3, #16
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038ce:	4b07      	ldr	r3, [pc, #28]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	4904      	ldr	r1, [pc, #16]	; (80038ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3718      	adds	r7, #24
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000
 80038f0:	40007000 	.word	0x40007000
 80038f4:	42420440 	.word	0x42420440

080038f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b088      	sub	sp, #32
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	2300      	movs	r3, #0
 8003906:	61fb      	str	r3, [r7, #28]
 8003908:	2300      	movs	r3, #0
 800390a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	2300      	movs	r3, #0
 8003912:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b10      	cmp	r3, #16
 8003918:	d00a      	beq.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b10      	cmp	r3, #16
 800391e:	f200 808a 	bhi.w	8003a36 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b01      	cmp	r3, #1
 8003926:	d045      	beq.n	80039b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b02      	cmp	r3, #2
 800392c:	d075      	beq.n	8003a1a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800392e:	e082      	b.n	8003a36 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003930:	4b46      	ldr	r3, [pc, #280]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003936:	4b45      	ldr	r3, [pc, #276]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d07b      	beq.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	0c9b      	lsrs	r3, r3, #18
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	4a41      	ldr	r2, [pc, #260]	; (8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800394c:	5cd3      	ldrb	r3, [r2, r3]
 800394e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d015      	beq.n	8003986 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800395a:	4b3c      	ldr	r3, [pc, #240]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	0c5b      	lsrs	r3, r3, #17
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	4a3b      	ldr	r2, [pc, #236]	; (8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003966:	5cd3      	ldrb	r3, [r2, r3]
 8003968:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00d      	beq.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003974:	4a38      	ldr	r2, [pc, #224]	; (8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	fbb2 f2f3 	udiv	r2, r2, r3
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	fb02 f303 	mul.w	r3, r2, r3
 8003982:	61fb      	str	r3, [r7, #28]
 8003984:	e004      	b.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4a34      	ldr	r2, [pc, #208]	; (8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800398a:	fb02 f303 	mul.w	r3, r2, r3
 800398e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003990:	4b2e      	ldr	r3, [pc, #184]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003998:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800399c:	d102      	bne.n	80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	61bb      	str	r3, [r7, #24]
      break;
 80039a2:	e04a      	b.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	4a2d      	ldr	r2, [pc, #180]	; (8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039aa:	fba2 2303 	umull	r2, r3, r2, r3
 80039ae:	085b      	lsrs	r3, r3, #1
 80039b0:	61bb      	str	r3, [r7, #24]
      break;
 80039b2:	e042      	b.n	8003a3a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80039b4:	4b25      	ldr	r3, [pc, #148]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039c4:	d108      	bne.n	80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d003      	beq.n	80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80039d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039d4:	61bb      	str	r3, [r7, #24]
 80039d6:	e01f      	b.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039e2:	d109      	bne.n	80039f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80039e4:	4b19      	ldr	r3, [pc, #100]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80039f0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80039f4:	61bb      	str	r3, [r7, #24]
 80039f6:	e00f      	b.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a02:	d11c      	bne.n	8003a3e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a04:	4b11      	ldr	r3, [pc, #68]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d016      	beq.n	8003a3e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003a10:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003a14:	61bb      	str	r3, [r7, #24]
      break;
 8003a16:	e012      	b.n	8003a3e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a18:	e011      	b.n	8003a3e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003a1a:	f7ff fe85 	bl	8003728 <HAL_RCC_GetPCLK2Freq>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	0b9b      	lsrs	r3, r3, #14
 8003a26:	f003 0303 	and.w	r3, r3, #3
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a32:	61bb      	str	r3, [r7, #24]
      break;
 8003a34:	e004      	b.n	8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a36:	bf00      	nop
 8003a38:	e002      	b.n	8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a3a:	bf00      	nop
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a3e:	bf00      	nop
    }
  }
  return (frequency);
 8003a40:	69bb      	ldr	r3, [r7, #24]
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40021000 	.word	0x40021000
 8003a50:	08005324 	.word	0x08005324
 8003a54:	08005334 	.word	0x08005334
 8003a58:	007a1200 	.word	0x007a1200
 8003a5c:	003d0900 	.word	0x003d0900
 8003a60:	aaaaaaab 	.word	0xaaaaaaab

08003a64 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e07a      	b.n	8003b70 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	7c5b      	ldrb	r3, [r3, #17]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d105      	bne.n	8003a90 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7fe fce2 	bl	8002454 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f000 fb78 	bl	800418c <HAL_RTC_WaitForSynchro>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d004      	beq.n	8003aac <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2204      	movs	r2, #4
 8003aa6:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e061      	b.n	8003b70 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f000 fc31 	bl	8004314 <RTC_EnterInitMode>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d004      	beq.n	8003ac2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2204      	movs	r2, #4
 8003abc:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e056      	b.n	8003b70 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0207 	bic.w	r2, r2, #7
 8003ad0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003ada:	4b27      	ldr	r3, [pc, #156]	; (8003b78 <HAL_RTC_Init+0x114>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	4a26      	ldr	r2, [pc, #152]	; (8003b78 <HAL_RTC_Init+0x114>)
 8003ae0:	f023 0301 	bic.w	r3, r3, #1
 8003ae4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003ae6:	4b24      	ldr	r3, [pc, #144]	; (8003b78 <HAL_RTC_Init+0x114>)
 8003ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aea:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	4921      	ldr	r1, [pc, #132]	; (8003b78 <HAL_RTC_Init+0x114>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b00:	d003      	beq.n	8003b0a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	e00e      	b.n	8003b28 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003b0a:	2001      	movs	r0, #1
 8003b0c:	f7ff fef4 	bl	80038f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b10:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d104      	bne.n	8003b22 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2204      	movs	r2, #4
 8003b1c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e026      	b.n	8003b70 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3b01      	subs	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	0c1a      	lsrs	r2, r3, #16
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f002 020f 	and.w	r2, r2, #15
 8003b34:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	b292      	uxth	r2, r2
 8003b3e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003b40:	6878      	ldr	r0, [r7, #4]
 8003b42:	f000 fc0f 	bl	8004364 <RTC_ExitInitMode>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d004      	beq.n	8003b56 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2204      	movs	r2, #4
 8003b50:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e00c      	b.n	8003b70 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2201      	movs	r2, #1
 8003b66:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
  }
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	40006c00 	.word	0x40006c00

08003b7c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b7c:	b590      	push	{r4, r7, lr}
 8003b7e:	b087      	sub	sp, #28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_RTC_SetTime+0x20>
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e080      	b.n	8003ca2 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	7c1b      	ldrb	r3, [r3, #16]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d101      	bne.n	8003bac <HAL_RTC_SetTime+0x30>
 8003ba8:	2302      	movs	r3, #2
 8003baa:	e07a      	b.n	8003ca2 <HAL_RTC_SetTime+0x126>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d113      	bne.n	8003be6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003bc8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	785b      	ldrb	r3, [r3, #1]
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	011b      	lsls	r3, r3, #4
 8003bd6:	1a5b      	subs	r3, r3, r1
 8003bd8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003bda:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003bdc:	68ba      	ldr	r2, [r7, #8]
 8003bde:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003be0:	4413      	add	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	e01e      	b.n	8003c24 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f000 fbff 	bl	80043ee <RTC_Bcd2ToByte>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003bf8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	785b      	ldrb	r3, [r3, #1]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fbf4 	bl	80043ee <RTC_Bcd2ToByte>
 8003c06:	4603      	mov	r3, r0
 8003c08:	461a      	mov	r2, r3
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	1a9b      	subs	r3, r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003c12:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	789b      	ldrb	r3, [r3, #2]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fbe8 	bl	80043ee <RTC_Bcd2ToByte>
 8003c1e:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003c20:	4423      	add	r3, r4
 8003c22:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003c24:	6979      	ldr	r1, [r7, #20]
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 fb0d 	bl	8004246 <RTC_WriteTimeCounter>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d007      	beq.n	8003c42 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2204      	movs	r2, #4
 8003c36:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e02f      	b.n	8003ca2 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0205 	bic.w	r2, r2, #5
 8003c50:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 fb1e 	bl	8004294 <RTC_ReadAlarmCounter>
 8003c58:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c60:	d018      	beq.n	8003c94 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d214      	bcs.n	8003c94 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003c70:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003c74:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003c76:	6939      	ldr	r1, [r7, #16]
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 fb24 	bl	80042c6 <RTC_WriteAlarmCounter>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d007      	beq.n	8003c94 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2204      	movs	r2, #4
 8003c88:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	e006      	b.n	8003ca2 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	371c      	adds	r7, #28
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd90      	pop	{r4, r7, pc}
	...

08003cac <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	61bb      	str	r3, [r7, #24]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61fb      	str	r3, [r7, #28]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	617b      	str	r3, [r7, #20]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d002      	beq.n	8003cd4 <HAL_RTC_GetTime+0x28>
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e0b5      	b.n	8003e44 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e0ac      	b.n	8003e44 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 fa7b 	bl	80041e6 <RTC_ReadTimeCounter>
 8003cf0:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	4a55      	ldr	r2, [pc, #340]	; (8003e4c <HAL_RTC_GetTime+0x1a0>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	0adb      	lsrs	r3, r3, #11
 8003cfc:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4b52      	ldr	r3, [pc, #328]	; (8003e4c <HAL_RTC_GetTime+0x1a0>)
 8003d02:	fba3 1302 	umull	r1, r3, r3, r2
 8003d06:	0adb      	lsrs	r3, r3, #11
 8003d08:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003d0c:	fb01 f303 	mul.w	r3, r1, r3
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	4a4f      	ldr	r2, [pc, #316]	; (8003e50 <HAL_RTC_GetTime+0x1a4>)
 8003d14:	fba2 2303 	umull	r2, r3, r2, r3
 8003d18:	095b      	lsrs	r3, r3, #5
 8003d1a:	b2da      	uxtb	r2, r3
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	4a4a      	ldr	r2, [pc, #296]	; (8003e4c <HAL_RTC_GetTime+0x1a0>)
 8003d24:	fba2 1203 	umull	r1, r2, r2, r3
 8003d28:	0ad2      	lsrs	r2, r2, #11
 8003d2a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003d2e:	fb01 f202 	mul.w	r2, r1, r2
 8003d32:	1a9a      	subs	r2, r3, r2
 8003d34:	4b46      	ldr	r3, [pc, #280]	; (8003e50 <HAL_RTC_GetTime+0x1a4>)
 8003d36:	fba3 1302 	umull	r1, r3, r3, r2
 8003d3a:	0959      	lsrs	r1, r3, #5
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	1a5b      	subs	r3, r3, r1
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	1ad1      	subs	r1, r2, r3
 8003d46:	b2ca      	uxtb	r2, r1
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	2b17      	cmp	r3, #23
 8003d50:	d955      	bls.n	8003dfe <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	4a3f      	ldr	r2, [pc, #252]	; (8003e54 <HAL_RTC_GetTime+0x1a8>)
 8003d56:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5a:	091b      	lsrs	r3, r3, #4
 8003d5c:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003d5e:	6939      	ldr	r1, [r7, #16]
 8003d60:	4b3c      	ldr	r3, [pc, #240]	; (8003e54 <HAL_RTC_GetTime+0x1a8>)
 8003d62:	fba3 2301 	umull	r2, r3, r3, r1
 8003d66:	091a      	lsrs	r2, r3, #4
 8003d68:	4613      	mov	r3, r2
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	4413      	add	r3, r2
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	1aca      	subs	r2, r1, r3
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 fa8b 	bl	8004294 <RTC_ReadAlarmCounter>
 8003d7e:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d86:	d008      	beq.n	8003d9a <HAL_RTC_GetTime+0xee>
 8003d88:	69fa      	ldr	r2, [r7, #28]
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d904      	bls.n	8003d9a <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003d90:	69fa      	ldr	r2, [r7, #28]
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	61fb      	str	r3, [r7, #28]
 8003d98:	e002      	b.n	8003da0 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9e:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	4a2d      	ldr	r2, [pc, #180]	; (8003e58 <HAL_RTC_GetTime+0x1ac>)
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003dae:	69b9      	ldr	r1, [r7, #24]
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 fa48 	bl	8004246 <RTC_WriteTimeCounter>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e041      	b.n	8003e44 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc6:	d00c      	beq.n	8003de2 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003dc8:	69fa      	ldr	r2, [r7, #28]
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	4413      	add	r3, r2
 8003dce:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003dd0:	69f9      	ldr	r1, [r7, #28]
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f000 fa77 	bl	80042c6 <RTC_WriteAlarmCounter>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e030      	b.n	8003e44 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003de2:	69f9      	ldr	r1, [r7, #28]
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fa6e 	bl	80042c6 <RTC_WriteAlarmCounter>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e027      	b.n	8003e44 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003df4:	6979      	ldr	r1, [r7, #20]
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 fb16 	bl	8004428 <RTC_DateUpdate>
 8003dfc:	e003      	b.n	8003e06 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d01a      	beq.n	8003e42 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 facf 	bl	80043b4 <RTC_ByteToBcd2>
 8003e16:	4603      	mov	r3, r0
 8003e18:	461a      	mov	r2, r3
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	785b      	ldrb	r3, [r3, #1]
 8003e22:	4618      	mov	r0, r3
 8003e24:	f000 fac6 	bl	80043b4 <RTC_ByteToBcd2>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	789b      	ldrb	r3, [r3, #2]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fabd 	bl	80043b4 <RTC_ByteToBcd2>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3720      	adds	r7, #32
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	91a2b3c5 	.word	0x91a2b3c5
 8003e50:	88888889 	.word	0x88888889
 8003e54:	aaaaaaab 	.word	0xaaaaaaab
 8003e58:	00015180 	.word	0x00015180

08003e5c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b088      	sub	sp, #32
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61fb      	str	r3, [r7, #28]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d002      	beq.n	8003e80 <HAL_RTC_SetDate+0x24>
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d101      	bne.n	8003e84 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e097      	b.n	8003fb4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	7c1b      	ldrb	r3, [r3, #16]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d101      	bne.n	8003e90 <HAL_RTC_SetDate+0x34>
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	e091      	b.n	8003fb4 <HAL_RTC_SetDate+0x158>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2201      	movs	r2, #1
 8003e94:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2202      	movs	r2, #2
 8003e9a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	78da      	ldrb	r2, [r3, #3]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003eaa:	68bb      	ldr	r3, [r7, #8]
 8003eac:	785a      	ldrb	r2, [r3, #1]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	789a      	ldrb	r2, [r3, #2]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	739a      	strb	r2, [r3, #14]
 8003eba:	e01a      	b.n	8003ef2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	78db      	ldrb	r3, [r3, #3]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fa94 	bl	80043ee <RTC_Bcd2ToByte>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	461a      	mov	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	785b      	ldrb	r3, [r3, #1]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fa8b 	bl	80043ee <RTC_Bcd2ToByte>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	461a      	mov	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	789b      	ldrb	r3, [r3, #2]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f000 fa82 	bl	80043ee <RTC_Bcd2ToByte>
 8003eea:	4603      	mov	r3, r0
 8003eec:	461a      	mov	r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	7bdb      	ldrb	r3, [r3, #15]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	7b59      	ldrb	r1, [r3, #13]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	7b9b      	ldrb	r3, [r3, #14]
 8003f00:	461a      	mov	r2, r3
 8003f02:	f000 fb6d 	bl	80045e0 <RTC_WeekDayNum>
 8003f06:	4603      	mov	r3, r0
 8003f08:	461a      	mov	r2, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	7b1a      	ldrb	r2, [r3, #12]
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 f965 	bl	80041e6 <RTC_ReadTimeCounter>
 8003f1c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	4a26      	ldr	r2, [pc, #152]	; (8003fbc <HAL_RTC_SetDate+0x160>)
 8003f22:	fba2 2303 	umull	r2, r3, r2, r3
 8003f26:	0adb      	lsrs	r3, r3, #11
 8003f28:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b18      	cmp	r3, #24
 8003f2e:	d93a      	bls.n	8003fa6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <HAL_RTC_SetDate+0x164>)
 8003f34:	fba2 2303 	umull	r2, r3, r2, r3
 8003f38:	091b      	lsrs	r3, r3, #4
 8003f3a:	4a22      	ldr	r2, [pc, #136]	; (8003fc4 <HAL_RTC_SetDate+0x168>)
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	69fa      	ldr	r2, [r7, #28]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003f46:	69f9      	ldr	r1, [r7, #28]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 f97c 	bl	8004246 <RTC_WriteTimeCounter>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d007      	beq.n	8003f64 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2204      	movs	r2, #4
 8003f58:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e027      	b.n	8003fb4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 f995 	bl	8004294 <RTC_ReadAlarmCounter>
 8003f6a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f72:	d018      	beq.n	8003fa6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d214      	bcs.n	8003fa6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003f82:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003f86:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003f88:	69b9      	ldr	r1, [r7, #24]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 f99b 	bl	80042c6 <RTC_WriteAlarmCounter>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d007      	beq.n	8003fa6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2204      	movs	r2, #4
 8003f9a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e006      	b.n	8003fb4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	3720      	adds	r7, #32
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	91a2b3c5 	.word	0x91a2b3c5
 8003fc0:	aaaaaaab 	.word	0xaaaaaaab
 8003fc4:	00015180 	.word	0x00015180

08003fc8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003fc8:	b590      	push	{r4, r7, lr}
 8003fca:	b089      	sub	sp, #36	; 0x24
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	60f8      	str	r0, [r7, #12]
 8003fd0:	60b9      	str	r1, [r7, #8]
 8003fd2:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8003fd8:	f107 0314 	add.w	r3, r7, #20
 8003fdc:	2100      	movs	r1, #0
 8003fde:	460a      	mov	r2, r1
 8003fe0:	801a      	strh	r2, [r3, #0]
 8003fe2:	460a      	mov	r2, r1
 8003fe4:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <HAL_RTC_SetAlarm_IT+0x2a>
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e099      	b.n	800412a <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	7c1b      	ldrb	r3, [r3, #16]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d101      	bne.n	8004002 <HAL_RTC_SetAlarm_IT+0x3a>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e093      	b.n	800412a <HAL_RTC_SetAlarm_IT+0x162>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2201      	movs	r2, #1
 8004006:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2202      	movs	r2, #2
 800400c:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800400e:	f107 0314 	add.w	r3, r7, #20
 8004012:	2200      	movs	r2, #0
 8004014:	4619      	mov	r1, r3
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f7ff fe48 	bl	8003cac <HAL_RTC_GetTime>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e081      	b.n	800412a <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004026:	7d3b      	ldrb	r3, [r7, #20]
 8004028:	461a      	mov	r2, r3
 800402a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800402e:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8004032:	7d7b      	ldrb	r3, [r7, #21]
 8004034:	4619      	mov	r1, r3
 8004036:	460b      	mov	r3, r1
 8004038:	011b      	lsls	r3, r3, #4
 800403a:	1a5b      	subs	r3, r3, r1
 800403c:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800403e:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8004040:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004042:	4413      	add	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d113      	bne.n	8004074 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	461a      	mov	r2, r3
 8004052:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004056:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	785b      	ldrb	r3, [r3, #1]
 800405e:	4619      	mov	r1, r3
 8004060:	460b      	mov	r3, r1
 8004062:	011b      	lsls	r3, r3, #4
 8004064:	1a5b      	subs	r3, r3, r1
 8004066:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004068:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800406e:	4413      	add	r3, r2
 8004070:	61fb      	str	r3, [r7, #28]
 8004072:	e01e      	b.n	80040b2 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	4618      	mov	r0, r3
 800407a:	f000 f9b8 	bl	80043ee <RTC_Bcd2ToByte>
 800407e:	4603      	mov	r3, r0
 8004080:	461a      	mov	r2, r3
 8004082:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8004086:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	785b      	ldrb	r3, [r3, #1]
 800408e:	4618      	mov	r0, r3
 8004090:	f000 f9ad 	bl	80043ee <RTC_Bcd2ToByte>
 8004094:	4603      	mov	r3, r0
 8004096:	461a      	mov	r2, r3
 8004098:	4613      	mov	r3, r2
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80040a0:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	789b      	ldrb	r3, [r3, #2]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f000 f9a1 	bl	80043ee <RTC_Bcd2ToByte>
 80040ac:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80040ae:	4423      	add	r3, r4
 80040b0:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d205      	bcs.n	80040c6 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80040c0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80040c4:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80040c6:	69f9      	ldr	r1, [r7, #28]
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 f8fc 	bl	80042c6 <RTC_WriteAlarmCounter>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d007      	beq.n	80040e4 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2204      	movs	r2, #4
 80040d8:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e022      	b.n	800412a <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f022 0202 	bic.w	r2, r2, #2
 80040f2:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0202 	orr.w	r2, r2, #2
 8004102:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8004104:	4b0b      	ldr	r3, [pc, #44]	; (8004134 <HAL_RTC_SetAlarm_IT+0x16c>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a0a      	ldr	r2, [pc, #40]	; (8004134 <HAL_RTC_SetAlarm_IT+0x16c>)
 800410a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800410e:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004110:	4b08      	ldr	r3, [pc, #32]	; (8004134 <HAL_RTC_SetAlarm_IT+0x16c>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	4a07      	ldr	r2, [pc, #28]	; (8004134 <HAL_RTC_SetAlarm_IT+0x16c>)
 8004116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800411a:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2201      	movs	r2, #1
 8004120:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004128:	2300      	movs	r3, #0
  }
}
 800412a:	4618      	mov	r0, r3
 800412c:	3724      	adds	r7, #36	; 0x24
 800412e:	46bd      	mov	sp, r7
 8004130:	bd90      	pop	{r4, r7, pc}
 8004132:	bf00      	nop
 8004134:	40010400 	.word	0x40010400

08004138 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d011      	beq.n	8004172 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00a      	beq.n	8004172 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7fd fdc5 	bl	8001cec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0202 	bic.w	r2, r2, #2
 8004170:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004172:	4b05      	ldr	r3, [pc, #20]	; (8004188 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004174:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004178:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	745a      	strb	r2, [r3, #17]
}
 8004180:	bf00      	nop
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40010400 	.word	0x40010400

0800418c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e01d      	b.n	80041de <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	685a      	ldr	r2, [r3, #4]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f022 0208 	bic.w	r2, r2, #8
 80041b0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80041b2:	f7fe fa83 	bl	80026bc <HAL_GetTick>
 80041b6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80041b8:	e009      	b.n	80041ce <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80041ba:	f7fe fa7f 	bl	80026bc <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041c8:	d901      	bls.n	80041ce <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e007      	b.n	80041de <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ee      	beq.n	80041ba <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80041dc:	2300      	movs	r3, #0
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b087      	sub	sp, #28
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	827b      	strh	r3, [r7, #18]
 80041f2:	2300      	movs	r3, #0
 80041f4:	823b      	strh	r3, [r7, #16]
 80041f6:	2300      	movs	r3, #0
 80041f8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80041fa:	2300      	movs	r3, #0
 80041fc:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69db      	ldr	r3, [r3, #28]
 800420c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004216:	8a7a      	ldrh	r2, [r7, #18]
 8004218:	8a3b      	ldrh	r3, [r7, #16]
 800421a:	429a      	cmp	r2, r3
 800421c:	d008      	beq.n	8004230 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800421e:	8a3b      	ldrh	r3, [r7, #16]
 8004220:	041a      	lsls	r2, r3, #16
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	b29b      	uxth	r3, r3
 800422a:	4313      	orrs	r3, r2
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	e004      	b.n	800423a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004230:	8a7b      	ldrh	r3, [r7, #18]
 8004232:	041a      	lsls	r2, r3, #16
 8004234:	89fb      	ldrh	r3, [r7, #14]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800423a:	697b      	ldr	r3, [r7, #20]
}
 800423c:	4618      	mov	r0, r3
 800423e:	371c      	adds	r7, #28
 8004240:	46bd      	mov	sp, r7
 8004242:	bc80      	pop	{r7}
 8004244:	4770      	bx	lr

08004246 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b084      	sub	sp, #16
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f85d 	bl	8004314 <RTC_EnterInitMode>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d002      	beq.n	8004266 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004260:	2301      	movs	r3, #1
 8004262:	73fb      	strb	r3, [r7, #15]
 8004264:	e011      	b.n	800428a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	0c12      	lsrs	r2, r2, #16
 800426e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	683a      	ldr	r2, [r7, #0]
 8004276:	b292      	uxth	r2, r2
 8004278:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f872 	bl	8004364 <RTC_ExitInitMode>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d001      	beq.n	800428a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800428a:	7bfb      	ldrb	r3, [r7, #15]
}
 800428c:	4618      	mov	r0, r3
 800428e:	3710      	adds	r7, #16
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	81fb      	strh	r3, [r7, #14]
 80042a0:	2300      	movs	r3, #0
 80042a2:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80042b4:	89fb      	ldrh	r3, [r7, #14]
 80042b6:	041a      	lsls	r2, r3, #16
 80042b8:	89bb      	ldrh	r3, [r7, #12]
 80042ba:	4313      	orrs	r3, r2
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bc80      	pop	{r7}
 80042c4:	4770      	bx	lr

080042c6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80042c6:	b580      	push	{r7, lr}
 80042c8:	b084      	sub	sp, #16
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
 80042ce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042d0:	2300      	movs	r3, #0
 80042d2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 f81d 	bl	8004314 <RTC_EnterInitMode>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	73fb      	strb	r3, [r7, #15]
 80042e4:	e011      	b.n	800430a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	0c12      	lsrs	r2, r2, #16
 80042ee:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	b292      	uxth	r2, r2
 80042f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f832 	bl	8004364 <RTC_ExitInitMode>
 8004300:	4603      	mov	r3, r0
 8004302:	2b00      	cmp	r3, #0
 8004304:	d001      	beq.n	800430a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800430a:	7bfb      	ldrb	r3, [r7, #15]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800431c:	2300      	movs	r3, #0
 800431e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004320:	f7fe f9cc 	bl	80026bc <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004326:	e009      	b.n	800433c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004328:	f7fe f9c8 	bl	80026bc <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004336:	d901      	bls.n	800433c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e00f      	b.n	800435c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f003 0320 	and.w	r3, r3, #32
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0ee      	beq.n	8004328 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685a      	ldr	r2, [r3, #4]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f042 0210 	orr.w	r2, r2, #16
 8004358:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}

08004364 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0210 	bic.w	r2, r2, #16
 800437e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004380:	f7fe f99c 	bl	80026bc <HAL_GetTick>
 8004384:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004386:	e009      	b.n	800439c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004388:	f7fe f998 	bl	80026bc <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004396:	d901      	bls.n	800439c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e007      	b.n	80043ac <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0ee      	beq.n	8004388 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b085      	sub	sp, #20
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80043be:	2300      	movs	r3, #0
 80043c0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80043c2:	e005      	b.n	80043d0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3301      	adds	r3, #1
 80043c8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	3b0a      	subs	r3, #10
 80043ce:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	2b09      	cmp	r3, #9
 80043d4:	d8f6      	bhi.n	80043c4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	011b      	lsls	r3, r3, #4
 80043dc:	b2da      	uxtb	r2, r3
 80043de:	79fb      	ldrb	r3, [r7, #7]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	b2db      	uxtb	r3, r3
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bc80      	pop	{r7}
 80043ec:	4770      	bx	lr

080043ee <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b085      	sub	sp, #20
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	4603      	mov	r3, r0
 80043f6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80043f8:	2300      	movs	r3, #0
 80043fa:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	091b      	lsrs	r3, r3, #4
 8004400:	b2db      	uxtb	r3, r3
 8004402:	461a      	mov	r2, r3
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	005b      	lsls	r3, r3, #1
 800440c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800440e:	79fb      	ldrb	r3, [r7, #7]
 8004410:	f003 030f 	and.w	r3, r3, #15
 8004414:	b2da      	uxtb	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	b2db      	uxtb	r3, r3
 800441a:	4413      	add	r3, r2
 800441c:	b2db      	uxtb	r3, r3
}
 800441e:	4618      	mov	r0, r3
 8004420:	3714      	adds	r7, #20
 8004422:	46bd      	mov	sp, r7
 8004424:	bc80      	pop	{r7}
 8004426:	4770      	bx	lr

08004428 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b086      	sub	sp, #24
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
 8004436:	2300      	movs	r3, #0
 8004438:	613b      	str	r3, [r7, #16]
 800443a:	2300      	movs	r3, #0
 800443c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	7bdb      	ldrb	r3, [r3, #15]
 8004446:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	7b5b      	ldrb	r3, [r3, #13]
 800444c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	7b9b      	ldrb	r3, [r3, #14]
 8004452:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004454:	2300      	movs	r3, #0
 8004456:	60bb      	str	r3, [r7, #8]
 8004458:	e06f      	b.n	800453a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d011      	beq.n	8004484 <RTC_DateUpdate+0x5c>
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	2b03      	cmp	r3, #3
 8004464:	d00e      	beq.n	8004484 <RTC_DateUpdate+0x5c>
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b05      	cmp	r3, #5
 800446a:	d00b      	beq.n	8004484 <RTC_DateUpdate+0x5c>
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	2b07      	cmp	r3, #7
 8004470:	d008      	beq.n	8004484 <RTC_DateUpdate+0x5c>
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	2b08      	cmp	r3, #8
 8004476:	d005      	beq.n	8004484 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b0a      	cmp	r3, #10
 800447c:	d002      	beq.n	8004484 <RTC_DateUpdate+0x5c>
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	2b0c      	cmp	r3, #12
 8004482:	d117      	bne.n	80044b4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b1e      	cmp	r3, #30
 8004488:	d803      	bhi.n	8004492 <RTC_DateUpdate+0x6a>
      {
        day++;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	3301      	adds	r3, #1
 800448e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004490:	e050      	b.n	8004534 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b0c      	cmp	r3, #12
 8004496:	d005      	beq.n	80044a4 <RTC_DateUpdate+0x7c>
        {
          month++;
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	3301      	adds	r3, #1
 800449c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800449e:	2301      	movs	r3, #1
 80044a0:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80044a2:	e047      	b.n	8004534 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80044a4:	2301      	movs	r3, #1
 80044a6:	613b      	str	r3, [r7, #16]
          day = 1U;
 80044a8:	2301      	movs	r3, #1
 80044aa:	60fb      	str	r3, [r7, #12]
          year++;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	3301      	adds	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80044b2:	e03f      	b.n	8004534 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d008      	beq.n	80044cc <RTC_DateUpdate+0xa4>
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	2b06      	cmp	r3, #6
 80044be:	d005      	beq.n	80044cc <RTC_DateUpdate+0xa4>
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	2b09      	cmp	r3, #9
 80044c4:	d002      	beq.n	80044cc <RTC_DateUpdate+0xa4>
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	2b0b      	cmp	r3, #11
 80044ca:	d10c      	bne.n	80044e6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2b1d      	cmp	r3, #29
 80044d0:	d803      	bhi.n	80044da <RTC_DateUpdate+0xb2>
      {
        day++;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	3301      	adds	r3, #1
 80044d6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80044d8:	e02c      	b.n	8004534 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	3301      	adds	r3, #1
 80044de:	613b      	str	r3, [r7, #16]
        day = 1U;
 80044e0:	2301      	movs	r3, #1
 80044e2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80044e4:	e026      	b.n	8004534 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d123      	bne.n	8004534 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2b1b      	cmp	r3, #27
 80044f0:	d803      	bhi.n	80044fa <RTC_DateUpdate+0xd2>
      {
        day++;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	3301      	adds	r3, #1
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	e01c      	b.n	8004534 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2b1c      	cmp	r3, #28
 80044fe:	d111      	bne.n	8004524 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	b29b      	uxth	r3, r3
 8004504:	4618      	mov	r0, r3
 8004506:	f000 f839 	bl	800457c <RTC_IsLeapYear>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d003      	beq.n	8004518 <RTC_DateUpdate+0xf0>
        {
          day++;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	3301      	adds	r3, #1
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	e00d      	b.n	8004534 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	3301      	adds	r3, #1
 800451c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800451e:	2301      	movs	r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	e007      	b.n	8004534 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2b1d      	cmp	r3, #29
 8004528:	d104      	bne.n	8004534 <RTC_DateUpdate+0x10c>
      {
        month++;
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	3301      	adds	r3, #1
 800452e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004530:	2301      	movs	r3, #1
 8004532:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	3301      	adds	r3, #1
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	429a      	cmp	r2, r3
 8004540:	d38b      	bcc.n	800445a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	b2da      	uxtb	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	b2da      	uxtb	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	b2da      	uxtb	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	b2d2      	uxtb	r2, r2
 8004562:	4619      	mov	r1, r3
 8004564:	6978      	ldr	r0, [r7, #20]
 8004566:	f000 f83b 	bl	80045e0 <RTC_WeekDayNum>
 800456a:	4603      	mov	r3, r0
 800456c:	461a      	mov	r2, r3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	731a      	strb	r2, [r3, #12]
}
 8004572:	bf00      	nop
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	4603      	mov	r3, r0
 8004584:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004586:	88fb      	ldrh	r3, [r7, #6]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	b29b      	uxth	r3, r3
 800458e:	2b00      	cmp	r3, #0
 8004590:	d001      	beq.n	8004596 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004592:	2300      	movs	r3, #0
 8004594:	e01d      	b.n	80045d2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	4a10      	ldr	r2, [pc, #64]	; (80045dc <RTC_IsLeapYear+0x60>)
 800459a:	fba2 1203 	umull	r1, r2, r2, r3
 800459e:	0952      	lsrs	r2, r2, #5
 80045a0:	2164      	movs	r1, #100	; 0x64
 80045a2:	fb01 f202 	mul.w	r2, r1, r2
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e00f      	b.n	80045d2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80045b2:	88fb      	ldrh	r3, [r7, #6]
 80045b4:	4a09      	ldr	r2, [pc, #36]	; (80045dc <RTC_IsLeapYear+0x60>)
 80045b6:	fba2 1203 	umull	r1, r2, r2, r3
 80045ba:	09d2      	lsrs	r2, r2, #7
 80045bc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80045c0:	fb01 f202 	mul.w	r2, r1, r2
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e000      	b.n	80045d2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80045d0:	2300      	movs	r3, #0
  }
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	370c      	adds	r7, #12
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bc80      	pop	{r7}
 80045da:	4770      	bx	lr
 80045dc:	51eb851f 	.word	0x51eb851f

080045e0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b085      	sub	sp, #20
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	70fb      	strb	r3, [r7, #3]
 80045ec:	4613      	mov	r3, r2
 80045ee:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60bb      	str	r3, [r7, #8]
 80045f4:	2300      	movs	r3, #0
 80045f6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80045fe:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004600:	78fb      	ldrb	r3, [r7, #3]
 8004602:	2b02      	cmp	r3, #2
 8004604:	d82d      	bhi.n	8004662 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	4613      	mov	r3, r2
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	4413      	add	r3, r2
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	1a9b      	subs	r3, r3, r2
 8004612:	4a2c      	ldr	r2, [pc, #176]	; (80046c4 <RTC_WeekDayNum+0xe4>)
 8004614:	fba2 2303 	umull	r2, r3, r2, r3
 8004618:	085a      	lsrs	r2, r3, #1
 800461a:	78bb      	ldrb	r3, [r7, #2]
 800461c:	441a      	add	r2, r3
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	441a      	add	r2, r3
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	3b01      	subs	r3, #1
 8004626:	089b      	lsrs	r3, r3, #2
 8004628:	441a      	add	r2, r3
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	3b01      	subs	r3, #1
 800462e:	4926      	ldr	r1, [pc, #152]	; (80046c8 <RTC_WeekDayNum+0xe8>)
 8004630:	fba1 1303 	umull	r1, r3, r1, r3
 8004634:	095b      	lsrs	r3, r3, #5
 8004636:	1ad2      	subs	r2, r2, r3
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	3b01      	subs	r3, #1
 800463c:	4922      	ldr	r1, [pc, #136]	; (80046c8 <RTC_WeekDayNum+0xe8>)
 800463e:	fba1 1303 	umull	r1, r3, r1, r3
 8004642:	09db      	lsrs	r3, r3, #7
 8004644:	4413      	add	r3, r2
 8004646:	1d1a      	adds	r2, r3, #4
 8004648:	4b20      	ldr	r3, [pc, #128]	; (80046cc <RTC_WeekDayNum+0xec>)
 800464a:	fba3 1302 	umull	r1, r3, r3, r2
 800464e:	1ad1      	subs	r1, r2, r3
 8004650:	0849      	lsrs	r1, r1, #1
 8004652:	440b      	add	r3, r1
 8004654:	0899      	lsrs	r1, r3, #2
 8004656:	460b      	mov	r3, r1
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	1a5b      	subs	r3, r3, r1
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	e029      	b.n	80046b6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004662:	78fa      	ldrb	r2, [r7, #3]
 8004664:	4613      	mov	r3, r2
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	4413      	add	r3, r2
 800466a:	00db      	lsls	r3, r3, #3
 800466c:	1a9b      	subs	r3, r3, r2
 800466e:	4a15      	ldr	r2, [pc, #84]	; (80046c4 <RTC_WeekDayNum+0xe4>)
 8004670:	fba2 2303 	umull	r2, r3, r2, r3
 8004674:	085a      	lsrs	r2, r3, #1
 8004676:	78bb      	ldrb	r3, [r7, #2]
 8004678:	441a      	add	r2, r3
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	441a      	add	r2, r3
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	089b      	lsrs	r3, r3, #2
 8004682:	441a      	add	r2, r3
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4910      	ldr	r1, [pc, #64]	; (80046c8 <RTC_WeekDayNum+0xe8>)
 8004688:	fba1 1303 	umull	r1, r3, r1, r3
 800468c:	095b      	lsrs	r3, r3, #5
 800468e:	1ad2      	subs	r2, r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	490d      	ldr	r1, [pc, #52]	; (80046c8 <RTC_WeekDayNum+0xe8>)
 8004694:	fba1 1303 	umull	r1, r3, r1, r3
 8004698:	09db      	lsrs	r3, r3, #7
 800469a:	4413      	add	r3, r2
 800469c:	1c9a      	adds	r2, r3, #2
 800469e:	4b0b      	ldr	r3, [pc, #44]	; (80046cc <RTC_WeekDayNum+0xec>)
 80046a0:	fba3 1302 	umull	r1, r3, r3, r2
 80046a4:	1ad1      	subs	r1, r2, r3
 80046a6:	0849      	lsrs	r1, r1, #1
 80046a8:	440b      	add	r3, r1
 80046aa:	0899      	lsrs	r1, r3, #2
 80046ac:	460b      	mov	r3, r1
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	1a5b      	subs	r3, r3, r1
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	b2db      	uxtb	r3, r3
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr
 80046c4:	38e38e39 	.word	0x38e38e39
 80046c8:	51eb851f 	.word	0x51eb851f
 80046cc:	24924925 	.word	0x24924925

080046d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e076      	b.n	80047d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d009      	beq.n	8004708 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	61da      	str	r2, [r3, #28]
 80046fa:	e005      	b.n	8004708 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fd fec2 	bl	80024ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	431a      	orrs	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478c:	ea42 0103 	orr.w	r1, r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	0c1a      	lsrs	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f002 0204 	and.w	r2, r2, #4
 80047ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b088      	sub	sp, #32
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047e8:	f7fd ff68 	bl	80026bc <HAL_GetTick>
 80047ec:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80047ee:	88fb      	ldrh	r3, [r7, #6]
 80047f0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d001      	beq.n	8004802 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80047fe:	2302      	movs	r3, #2
 8004800:	e12a      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <HAL_SPI_Transmit+0x36>
 8004808:	88fb      	ldrh	r3, [r7, #6]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e122      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004818:	2b01      	cmp	r3, #1
 800481a:	d101      	bne.n	8004820 <HAL_SPI_Transmit+0x48>
 800481c:	2302      	movs	r3, #2
 800481e:	e11b      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2203      	movs	r2, #3
 800482c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2200      	movs	r2, #0
 8004834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	88fa      	ldrh	r2, [r7, #6]
 8004840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	88fa      	ldrh	r2, [r7, #6]
 8004846:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800486e:	d10f      	bne.n	8004890 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800487e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	681a      	ldr	r2, [r3, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800488e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800489a:	2b40      	cmp	r3, #64	; 0x40
 800489c:	d007      	beq.n	80048ae <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048b6:	d152      	bne.n	800495e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_SPI_Transmit+0xee>
 80048c0:	8b7b      	ldrh	r3, [r7, #26]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d145      	bne.n	8004952 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	881a      	ldrh	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	1c9a      	adds	r2, r3, #2
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3b01      	subs	r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048ea:	e032      	b.n	8004952 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d112      	bne.n	8004920 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	881a      	ldrh	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	1c9a      	adds	r2, r3, #2
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004914:	b29b      	uxth	r3, r3
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	86da      	strh	r2, [r3, #54]	; 0x36
 800491e:	e018      	b.n	8004952 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004920:	f7fd fecc 	bl	80026bc <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	683a      	ldr	r2, [r7, #0]
 800492c:	429a      	cmp	r2, r3
 800492e:	d803      	bhi.n	8004938 <HAL_SPI_Transmit+0x160>
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d102      	bne.n	800493e <HAL_SPI_Transmit+0x166>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e082      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1c7      	bne.n	80048ec <HAL_SPI_Transmit+0x114>
 800495c:	e053      	b.n	8004a06 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_SPI_Transmit+0x194>
 8004966:	8b7b      	ldrh	r3, [r7, #26]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d147      	bne.n	80049fc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	330c      	adds	r3, #12
 8004976:	7812      	ldrb	r2, [r2, #0]
 8004978:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497e:	1c5a      	adds	r2, r3, #1
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004988:	b29b      	uxth	r3, r3
 800498a:	3b01      	subs	r3, #1
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004992:	e033      	b.n	80049fc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f003 0302 	and.w	r3, r3, #2
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d113      	bne.n	80049ca <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	330c      	adds	r3, #12
 80049ac:	7812      	ldrb	r2, [r2, #0]
 80049ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b4:	1c5a      	adds	r2, r3, #1
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	86da      	strh	r2, [r3, #54]	; 0x36
 80049c8:	e018      	b.n	80049fc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049ca:	f7fd fe77 	bl	80026bc <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	69fb      	ldr	r3, [r7, #28]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d803      	bhi.n	80049e2 <HAL_SPI_Transmit+0x20a>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e0:	d102      	bne.n	80049e8 <HAL_SPI_Transmit+0x210>
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e02d      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1c6      	bne.n	8004994 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	6839      	ldr	r1, [r7, #0]
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 fbd2 	bl	80051b4 <SPI_EndRxTxTransaction>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2220      	movs	r2, #32
 8004a1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10a      	bne.n	8004a3a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	617b      	str	r3, [r7, #20]
 8004a38:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e000      	b.n	8004a58 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004a56:	2300      	movs	r3, #0
  }
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3720      	adds	r7, #32
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b088      	sub	sp, #32
 8004a64:	af02      	add	r7, sp, #8
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a76:	b2db      	uxtb	r3, r3
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d001      	beq.n	8004a80 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	e104      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a88:	d112      	bne.n	8004ab0 <HAL_SPI_Receive+0x50>
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10e      	bne.n	8004ab0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2204      	movs	r2, #4
 8004a96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a9a:	88fa      	ldrh	r2, [r7, #6]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	9300      	str	r3, [sp, #0]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	68ba      	ldr	r2, [r7, #8]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f8f3 	bl	8004c92 <HAL_SPI_TransmitReceive>
 8004aac:	4603      	mov	r3, r0
 8004aae:	e0ec      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ab0:	f7fd fe04 	bl	80026bc <HAL_GetTick>
 8004ab4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d002      	beq.n	8004ac2 <HAL_SPI_Receive+0x62>
 8004abc:	88fb      	ldrh	r3, [r7, #6]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e0e1      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d101      	bne.n	8004ad4 <HAL_SPI_Receive+0x74>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	e0da      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2204      	movs	r2, #4
 8004ae0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	88fa      	ldrh	r2, [r7, #6]
 8004af4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	88fa      	ldrh	r2, [r7, #6]
 8004afa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b22:	d10f      	bne.n	8004b44 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004b42:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b4e:	2b40      	cmp	r3, #64	; 0x40
 8004b50:	d007      	beq.n	8004b62 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b60:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d170      	bne.n	8004c4c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b6a:	e035      	b.n	8004bd8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d115      	bne.n	8004ba6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f103 020c 	add.w	r2, r3, #12
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b86:	7812      	ldrb	r2, [r2, #0]
 8004b88:	b2d2      	uxtb	r2, r2
 8004b8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b90:	1c5a      	adds	r2, r3, #1
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	3b01      	subs	r3, #1
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ba4:	e018      	b.n	8004bd8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ba6:	f7fd fd89 	bl	80026bc <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d803      	bhi.n	8004bbe <HAL_SPI_Receive+0x15e>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bbc:	d102      	bne.n	8004bc4 <HAL_SPI_Receive+0x164>
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d109      	bne.n	8004bd8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e058      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1c4      	bne.n	8004b6c <HAL_SPI_Receive+0x10c>
 8004be2:	e038      	b.n	8004c56 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 0301 	and.w	r3, r3, #1
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d113      	bne.n	8004c1a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfc:	b292      	uxth	r2, r2
 8004bfe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c04:	1c9a      	adds	r2, r3, #2
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c18:	e018      	b.n	8004c4c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c1a:	f7fd fd4f 	bl	80026bc <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d803      	bhi.n	8004c32 <HAL_SPI_Receive+0x1d2>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c30:	d102      	bne.n	8004c38 <HAL_SPI_Receive+0x1d8>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d109      	bne.n	8004c4c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e01e      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1c6      	bne.n	8004be4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	6839      	ldr	r1, [r7, #0]
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f000 fa58 	bl	8005110 <SPI_EndRxTransaction>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d002      	beq.n	8004c6c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e000      	b.n	8004c8a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004c88:	2300      	movs	r3, #0
  }
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3718      	adds	r7, #24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b08a      	sub	sp, #40	; 0x28
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
 8004c9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ca4:	f7fd fd0a 	bl	80026bc <HAL_GetTick>
 8004ca8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cb0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004cb8:	887b      	ldrh	r3, [r7, #2]
 8004cba:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004cbc:	7ffb      	ldrb	r3, [r7, #31]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d00c      	beq.n	8004cdc <HAL_SPI_TransmitReceive+0x4a>
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cc8:	d106      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <HAL_SPI_TransmitReceive+0x46>
 8004cd2:	7ffb      	ldrb	r3, [r7, #31]
 8004cd4:	2b04      	cmp	r3, #4
 8004cd6:	d001      	beq.n	8004cdc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004cd8:	2302      	movs	r3, #2
 8004cda:	e17f      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <HAL_SPI_TransmitReceive+0x5c>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_SPI_TransmitReceive+0x5c>
 8004ce8:	887b      	ldrh	r3, [r7, #2]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e174      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d101      	bne.n	8004d00 <HAL_SPI_TransmitReceive+0x6e>
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	e16d      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b04      	cmp	r3, #4
 8004d12:	d003      	beq.n	8004d1c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2205      	movs	r2, #5
 8004d18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	887a      	ldrh	r2, [r7, #2]
 8004d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	887a      	ldrh	r2, [r7, #2]
 8004d32:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	887a      	ldrh	r2, [r7, #2]
 8004d3e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	887a      	ldrh	r2, [r7, #2]
 8004d44:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5c:	2b40      	cmp	r3, #64	; 0x40
 8004d5e:	d007      	beq.n	8004d70 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d78:	d17e      	bne.n	8004e78 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d002      	beq.n	8004d88 <HAL_SPI_TransmitReceive+0xf6>
 8004d82:	8afb      	ldrh	r3, [r7, #22]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d16c      	bne.n	8004e62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d8c:	881a      	ldrh	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d98:	1c9a      	adds	r2, r3, #2
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	3b01      	subs	r3, #1
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dac:	e059      	b.n	8004e62 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d11b      	bne.n	8004df4 <HAL_SPI_TransmitReceive+0x162>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d016      	beq.n	8004df4 <HAL_SPI_TransmitReceive+0x162>
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d113      	bne.n	8004df4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd0:	881a      	ldrh	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ddc:	1c9a      	adds	r2, r3, #2
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	3b01      	subs	r3, #1
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d119      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x1a4>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d014      	beq.n	8004e36 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e16:	b292      	uxth	r2, r2
 8004e18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e1e:	1c9a      	adds	r2, r3, #2
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e32:	2301      	movs	r3, #1
 8004e34:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e36:	f7fd fc41 	bl	80026bc <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	6a3b      	ldr	r3, [r7, #32]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d80d      	bhi.n	8004e62 <HAL_SPI_TransmitReceive+0x1d0>
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e4c:	d009      	beq.n	8004e62 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e0bc      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1a0      	bne.n	8004dae <HAL_SPI_TransmitReceive+0x11c>
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d19b      	bne.n	8004dae <HAL_SPI_TransmitReceive+0x11c>
 8004e76:	e082      	b.n	8004f7e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_SPI_TransmitReceive+0x1f4>
 8004e80:	8afb      	ldrh	r3, [r7, #22]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d171      	bne.n	8004f6a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	330c      	adds	r3, #12
 8004e90:	7812      	ldrb	r2, [r2, #0]
 8004e92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004eac:	e05d      	b.n	8004f6a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d11c      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x264>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ec0:	b29b      	uxth	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d017      	beq.n	8004ef6 <HAL_SPI_TransmitReceive+0x264>
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d114      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	330c      	adds	r3, #12
 8004ed6:	7812      	ldrb	r2, [r2, #0]
 8004ed8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ede:	1c5a      	adds	r2, r3, #1
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d119      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x2a6>
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d014      	beq.n	8004f38 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f18:	b2d2      	uxtb	r2, r2
 8004f1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f20:	1c5a      	adds	r2, r3, #1
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f34:	2301      	movs	r3, #1
 8004f36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f38:	f7fd fbc0 	bl	80026bc <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	6a3b      	ldr	r3, [r7, #32]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d803      	bhi.n	8004f50 <HAL_SPI_TransmitReceive+0x2be>
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4e:	d102      	bne.n	8004f56 <HAL_SPI_TransmitReceive+0x2c4>
 8004f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e038      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d19c      	bne.n	8004eae <HAL_SPI_TransmitReceive+0x21c>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d197      	bne.n	8004eae <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f7e:	6a3a      	ldr	r2, [r7, #32]
 8004f80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f000 f916 	bl	80051b4 <SPI_EndRxTxTransaction>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d008      	beq.n	8004fa0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2220      	movs	r2, #32
 8004f92:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e01d      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10a      	bne.n	8004fbe <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004fa8:	2300      	movs	r3, #0
 8004faa:	613b      	str	r3, [r7, #16]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	613b      	str	r3, [r7, #16]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	613b      	str	r3, [r7, #16]
 8004fbc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e000      	b.n	8004fdc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004fda:	2300      	movs	r3, #0
  }
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3728      	adds	r7, #40	; 0x28
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ff2:	b2db      	uxtb	r3, r3
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bc80      	pop	{r7}
 8004ffc:	4770      	bx	lr
	...

08005000 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b088      	sub	sp, #32
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	603b      	str	r3, [r7, #0]
 800500c:	4613      	mov	r3, r2
 800500e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005010:	f7fd fb54 	bl	80026bc <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	683a      	ldr	r2, [r7, #0]
 800501c:	4413      	add	r3, r2
 800501e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005020:	f7fd fb4c 	bl	80026bc <HAL_GetTick>
 8005024:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005026:	4b39      	ldr	r3, [pc, #228]	; (800510c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	015b      	lsls	r3, r3, #5
 800502c:	0d1b      	lsrs	r3, r3, #20
 800502e:	69fa      	ldr	r2, [r7, #28]
 8005030:	fb02 f303 	mul.w	r3, r2, r3
 8005034:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005036:	e054      	b.n	80050e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503e:	d050      	beq.n	80050e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005040:	f7fd fb3c 	bl	80026bc <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	69fa      	ldr	r2, [r7, #28]
 800504c:	429a      	cmp	r2, r3
 800504e:	d902      	bls.n	8005056 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d13d      	bne.n	80050d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005064:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506e:	d111      	bne.n	8005094 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005078:	d004      	beq.n	8005084 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005082:	d107      	bne.n	8005094 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005092:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800509c:	d10f      	bne.n	80050be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050ac:	601a      	str	r2, [r3, #0]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e017      	b.n	8005102 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d101      	bne.n	80050dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80050d8:	2300      	movs	r3, #0
 80050da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	3b01      	subs	r3, #1
 80050e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	4013      	ands	r3, r2
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	bf0c      	ite	eq
 80050f2:	2301      	moveq	r3, #1
 80050f4:	2300      	movne	r3, #0
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	461a      	mov	r2, r3
 80050fa:	79fb      	ldrb	r3, [r7, #7]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d19b      	bne.n	8005038 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3720      	adds	r7, #32
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	20000004 	.word	0x20000004

08005110 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b086      	sub	sp, #24
 8005114:	af02      	add	r7, sp, #8
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005124:	d111      	bne.n	800514a <SPI_EndRxTransaction+0x3a>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800512e:	d004      	beq.n	800513a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005138:	d107      	bne.n	800514a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005148:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005152:	d117      	bne.n	8005184 <SPI_EndRxTransaction+0x74>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800515c:	d112      	bne.n	8005184 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	9300      	str	r3, [sp, #0]
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	2200      	movs	r2, #0
 8005166:	2101      	movs	r1, #1
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f7ff ff49 	bl	8005000 <SPI_WaitFlagStateUntilTimeout>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01a      	beq.n	80051aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005178:	f043 0220 	orr.w	r2, r3, #32
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e013      	b.n	80051ac <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	2200      	movs	r2, #0
 800518c:	2180      	movs	r1, #128	; 0x80
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f7ff ff36 	bl	8005000 <SPI_WaitFlagStateUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d007      	beq.n	80051aa <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800519e:	f043 0220 	orr.w	r2, r3, #32
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e000      	b.n	80051ac <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af02      	add	r7, sp, #8
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2201      	movs	r2, #1
 80051c8:	2102      	movs	r1, #2
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7ff ff18 	bl	8005000 <SPI_WaitFlagStateUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d007      	beq.n	80051e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051da:	f043 0220 	orr.w	r2, r3, #32
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e013      	b.n	800520e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	9300      	str	r3, [sp, #0]
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2200      	movs	r2, #0
 80051ee:	2180      	movs	r1, #128	; 0x80
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff ff05 	bl	8005000 <SPI_WaitFlagStateUntilTimeout>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d007      	beq.n	800520c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005200:	f043 0220 	orr.w	r2, r3, #32
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e000      	b.n	800520e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}

08005216 <memset>:
 8005216:	4603      	mov	r3, r0
 8005218:	4402      	add	r2, r0
 800521a:	4293      	cmp	r3, r2
 800521c:	d100      	bne.n	8005220 <memset+0xa>
 800521e:	4770      	bx	lr
 8005220:	f803 1b01 	strb.w	r1, [r3], #1
 8005224:	e7f9      	b.n	800521a <memset+0x4>
	...

08005228 <__libc_init_array>:
 8005228:	b570      	push	{r4, r5, r6, lr}
 800522a:	2600      	movs	r6, #0
 800522c:	4d0c      	ldr	r5, [pc, #48]	; (8005260 <__libc_init_array+0x38>)
 800522e:	4c0d      	ldr	r4, [pc, #52]	; (8005264 <__libc_init_array+0x3c>)
 8005230:	1b64      	subs	r4, r4, r5
 8005232:	10a4      	asrs	r4, r4, #2
 8005234:	42a6      	cmp	r6, r4
 8005236:	d109      	bne.n	800524c <__libc_init_array+0x24>
 8005238:	f000 f828 	bl	800528c <_init>
 800523c:	2600      	movs	r6, #0
 800523e:	4d0a      	ldr	r5, [pc, #40]	; (8005268 <__libc_init_array+0x40>)
 8005240:	4c0a      	ldr	r4, [pc, #40]	; (800526c <__libc_init_array+0x44>)
 8005242:	1b64      	subs	r4, r4, r5
 8005244:	10a4      	asrs	r4, r4, #2
 8005246:	42a6      	cmp	r6, r4
 8005248:	d105      	bne.n	8005256 <__libc_init_array+0x2e>
 800524a:	bd70      	pop	{r4, r5, r6, pc}
 800524c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005250:	4798      	blx	r3
 8005252:	3601      	adds	r6, #1
 8005254:	e7ee      	b.n	8005234 <__libc_init_array+0xc>
 8005256:	f855 3b04 	ldr.w	r3, [r5], #4
 800525a:	4798      	blx	r3
 800525c:	3601      	adds	r6, #1
 800525e:	e7f2      	b.n	8005246 <__libc_init_array+0x1e>
 8005260:	08005338 	.word	0x08005338
 8005264:	08005338 	.word	0x08005338
 8005268:	08005338 	.word	0x08005338
 800526c:	0800533c 	.word	0x0800533c

08005270 <memcpy>:
 8005270:	440a      	add	r2, r1
 8005272:	4291      	cmp	r1, r2
 8005274:	f100 33ff 	add.w	r3, r0, #4294967295
 8005278:	d100      	bne.n	800527c <memcpy+0xc>
 800527a:	4770      	bx	lr
 800527c:	b510      	push	{r4, lr}
 800527e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005282:	4291      	cmp	r1, r2
 8005284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005288:	d1f9      	bne.n	800527e <memcpy+0xe>
 800528a:	bd10      	pop	{r4, pc}

0800528c <_init>:
 800528c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528e:	bf00      	nop
 8005290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005292:	bc08      	pop	{r3}
 8005294:	469e      	mov	lr, r3
 8005296:	4770      	bx	lr

08005298 <_fini>:
 8005298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800529a:	bf00      	nop
 800529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529e:	bc08      	pop	{r3}
 80052a0:	469e      	mov	lr, r3
 80052a2:	4770      	bx	lr
