// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config16_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state7 = 40'd32;
parameter    ap_ST_fsm_state8 = 40'd64;
parameter    ap_ST_fsm_state9 = 40'd128;
parameter    ap_ST_fsm_state10 = 40'd256;
parameter    ap_ST_fsm_state11 = 40'd512;
parameter    ap_ST_fsm_state12 = 40'd1024;
parameter    ap_ST_fsm_state13 = 40'd2048;
parameter    ap_ST_fsm_state14 = 40'd4096;
parameter    ap_ST_fsm_state15 = 40'd8192;
parameter    ap_ST_fsm_state16 = 40'd16384;
parameter    ap_ST_fsm_state17 = 40'd32768;
parameter    ap_ST_fsm_state18 = 40'd65536;
parameter    ap_ST_fsm_state19 = 40'd131072;
parameter    ap_ST_fsm_state20 = 40'd262144;
parameter    ap_ST_fsm_state21 = 40'd524288;
parameter    ap_ST_fsm_state22 = 40'd1048576;
parameter    ap_ST_fsm_state23 = 40'd2097152;
parameter    ap_ST_fsm_state24 = 40'd4194304;
parameter    ap_ST_fsm_state25 = 40'd8388608;
parameter    ap_ST_fsm_state26 = 40'd16777216;
parameter    ap_ST_fsm_state27 = 40'd33554432;
parameter    ap_ST_fsm_state28 = 40'd67108864;
parameter    ap_ST_fsm_state29 = 40'd134217728;
parameter    ap_ST_fsm_state30 = 40'd268435456;
parameter    ap_ST_fsm_state31 = 40'd536870912;
parameter    ap_ST_fsm_state32 = 40'd1073741824;
parameter    ap_ST_fsm_state33 = 40'd2147483648;
parameter    ap_ST_fsm_state34 = 40'd4294967296;
parameter    ap_ST_fsm_state35 = 40'd8589934592;
parameter    ap_ST_fsm_state36 = 40'd17179869184;
parameter    ap_ST_fsm_state37 = 40'd34359738368;
parameter    ap_ST_fsm_state38 = 40'd68719476736;
parameter    ap_ST_fsm_state39 = 40'd137438953472;
parameter    ap_ST_fsm_state40 = 40'd274877906944;
parameter    ap_ST_fsm_state41 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [8:0] layer_in_V_9_address0;
reg    layer_in_V_9_ce0;
reg    layer_in_V_9_we0;
wire  signed [15:0] layer_in_V_9_q0;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
wire   [8:0] w16_V_address0;
reg    w16_V_ce0;
wire   [508:0] w16_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln315_fu_1939_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state40;
reg   [23:0] acc_V_63_0_reg_1117;
reg   [23:0] acc_V_62_0_reg_1129;
reg   [23:0] acc_V_61_0_reg_1141;
reg   [23:0] acc_V_60_0_reg_1153;
reg   [23:0] acc_V_59_0_reg_1165;
reg   [23:0] acc_V_58_0_reg_1177;
reg   [23:0] acc_V_57_0_reg_1189;
reg   [23:0] acc_V_56_0_reg_1201;
reg   [23:0] acc_V_55_0_reg_1213;
reg   [23:0] acc_V_54_0_reg_1225;
reg   [23:0] acc_V_53_0_reg_1237;
reg   [23:0] acc_V_52_0_reg_1249;
reg   [23:0] acc_V_51_0_reg_1261;
reg   [23:0] acc_V_50_0_reg_1273;
reg   [23:0] acc_V_49_0_reg_1285;
reg   [23:0] acc_V_48_0_reg_1297;
reg   [23:0] acc_V_47_0_reg_1309;
reg   [23:0] acc_V_46_0_reg_1321;
reg   [23:0] acc_V_45_0_reg_1333;
reg   [23:0] acc_V_44_0_reg_1345;
reg   [23:0] acc_V_43_0_reg_1357;
reg   [23:0] acc_V_42_0_reg_1369;
reg   [23:0] acc_V_41_0_reg_1381;
reg   [23:0] acc_V_40_0_reg_1393;
reg   [23:0] acc_V_39_0_reg_1405;
reg   [23:0] acc_V_38_0_reg_1417;
reg   [23:0] acc_V_37_0_reg_1429;
reg   [23:0] acc_V_36_0_reg_1441;
reg   [23:0] acc_V_35_0_reg_1453;
reg   [23:0] acc_V_34_0_reg_1465;
reg   [23:0] acc_V_33_0_reg_1477;
reg   [23:0] acc_V_32_0_reg_1489;
reg   [23:0] acc_V_31_0_reg_1501;
reg   [23:0] acc_V_30_0_reg_1513;
reg   [23:0] acc_V_29_0_reg_1525;
reg   [23:0] acc_V_28_0_reg_1537;
reg   [23:0] acc_V_27_0_reg_1549;
reg   [23:0] acc_V_26_0_reg_1561;
reg   [23:0] acc_V_25_0_reg_1573;
reg   [23:0] acc_V_24_0_reg_1585;
reg   [23:0] acc_V_23_0_reg_1597;
reg   [23:0] acc_V_22_0_reg_1609;
reg   [23:0] acc_V_21_0_reg_1621;
reg   [23:0] acc_V_20_0_reg_1633;
reg   [23:0] acc_V_19_0_reg_1645;
reg   [23:0] acc_V_18_0_reg_1657;
reg   [23:0] acc_V_17_0_reg_1669;
reg   [23:0] acc_V_16_0_reg_1681;
reg   [23:0] acc_V_15_0_reg_1693;
reg   [23:0] acc_V_14_0_reg_1705;
reg   [23:0] acc_V_13_0_reg_1717;
reg   [23:0] acc_V_12_0_reg_1729;
reg   [23:0] acc_V_11_0_reg_1741;
reg   [23:0] acc_V_10_0_reg_1753;
reg   [23:0] acc_V_9_0_reg_1765;
reg   [23:0] acc_V_8_0_reg_1777;
reg   [23:0] acc_V_7_0_reg_1789;
reg   [23:0] acc_V_6_0_reg_1801;
reg   [23:0] acc_V_5_0_reg_1813;
reg   [23:0] acc_V_4_0_reg_1825;
reg   [23:0] acc_V_3_0_reg_1837;
reg   [23:0] acc_V_2_0_reg_1849;
reg   [23:0] acc_V_1_0_reg_1861;
reg   [23:0] acc_V_0_0_reg_1873;
reg   [8:0] in_index_reg_1885;
reg    ap_block_state1;
wire   [8:0] i_fu_1933_p2;
reg   [8:0] i_reg_4530;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1945_p2;
reg    ap_block_state3;
reg   [31:0] sX_4_load_reg_4543;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done;
wire   [0:0] icmp_ln326_fu_1960_p2;
reg   [0:0] icmp_ln326_reg_4548;
reg   [31:0] sY_4_load_reg_4553;
wire   [0:0] icmp_ln326_13_fu_1970_p2;
reg   [0:0] icmp_ln326_13_reg_4558;
reg   [31:0] pY_4_load_reg_4563;
reg   [31:0] pX_4_load_reg_4569;
wire   [0:0] and_ln326_10_fu_2028_p2;
reg   [0:0] and_ln326_10_reg_4575;
wire   [0:0] icmp_ln324_fu_2034_p2;
reg   [0:0] icmp_ln324_reg_4579;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [8:0] ir_fu_2040_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [23:0] grp_fu_3695_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [23:0] grp_fu_3703_p3;
wire  signed [23:0] grp_fu_3711_p3;
wire  signed [23:0] grp_fu_3719_p3;
wire  signed [23:0] grp_fu_3727_p3;
wire  signed [23:0] grp_fu_3735_p3;
wire  signed [23:0] grp_fu_3743_p3;
wire  signed [23:0] grp_fu_3751_p3;
wire  signed [23:0] grp_fu_3759_p3;
wire  signed [23:0] grp_fu_3767_p3;
wire  signed [23:0] grp_fu_3775_p3;
wire  signed [23:0] grp_fu_3783_p3;
wire  signed [23:0] grp_fu_3791_p3;
wire  signed [23:0] grp_fu_3799_p3;
wire  signed [23:0] grp_fu_3807_p3;
wire  signed [23:0] grp_fu_3815_p3;
wire  signed [23:0] grp_fu_3823_p3;
wire  signed [23:0] grp_fu_3831_p3;
wire  signed [23:0] grp_fu_3839_p3;
wire  signed [23:0] grp_fu_3847_p3;
wire  signed [23:0] grp_fu_3855_p3;
wire  signed [23:0] grp_fu_3863_p3;
wire  signed [23:0] grp_fu_3871_p3;
wire  signed [23:0] grp_fu_3879_p3;
wire  signed [23:0] grp_fu_3887_p3;
wire  signed [23:0] grp_fu_3895_p3;
wire  signed [23:0] grp_fu_3903_p3;
wire  signed [23:0] grp_fu_3911_p3;
wire  signed [23:0] grp_fu_3919_p3;
wire  signed [23:0] grp_fu_3927_p3;
wire  signed [23:0] grp_fu_3935_p3;
wire  signed [23:0] grp_fu_3943_p3;
wire  signed [23:0] grp_fu_3951_p3;
wire  signed [23:0] grp_fu_3959_p3;
wire  signed [23:0] grp_fu_3967_p3;
wire  signed [23:0] grp_fu_3975_p3;
wire  signed [23:0] grp_fu_3983_p3;
wire  signed [23:0] grp_fu_3991_p3;
wire  signed [23:0] grp_fu_3999_p3;
wire  signed [23:0] grp_fu_4007_p3;
wire  signed [23:0] grp_fu_4015_p3;
wire  signed [23:0] grp_fu_4023_p3;
wire  signed [23:0] grp_fu_4031_p3;
wire  signed [23:0] grp_fu_4039_p3;
wire  signed [23:0] grp_fu_4047_p3;
wire  signed [23:0] grp_fu_4055_p3;
wire  signed [23:0] grp_fu_4063_p3;
wire  signed [23:0] grp_fu_4071_p3;
wire  signed [23:0] grp_fu_4079_p3;
wire  signed [23:0] grp_fu_4087_p3;
wire  signed [23:0] grp_fu_4095_p3;
wire  signed [23:0] grp_fu_4103_p3;
wire  signed [23:0] grp_fu_4111_p3;
wire  signed [23:0] grp_fu_4119_p3;
wire  signed [23:0] grp_fu_4127_p3;
wire  signed [23:0] grp_fu_4135_p3;
wire  signed [23:0] grp_fu_4143_p3;
wire  signed [23:0] grp_fu_4151_p3;
wire  signed [23:0] grp_fu_4159_p3;
wire  signed [23:0] grp_fu_4167_p3;
wire  signed [23:0] grp_fu_4175_p3;
wire  signed [23:0] grp_fu_4183_p3;
wire  signed [23:0] grp_fu_4191_p3;
wire  signed [23:0] grp_fu_4199_p3;
reg   [15:0] trunc_ln708_169_reg_4918;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln708_170_reg_4923;
reg   [15:0] trunc_ln708_171_reg_4928;
reg   [15:0] trunc_ln708_172_reg_4933;
reg   [15:0] trunc_ln708_173_reg_4938;
reg   [15:0] trunc_ln708_174_reg_4943;
reg   [15:0] trunc_ln708_175_reg_4948;
reg   [15:0] trunc_ln708_176_reg_4953;
reg   [15:0] trunc_ln708_177_reg_4958;
reg   [15:0] trunc_ln708_178_reg_4963;
reg   [15:0] trunc_ln708_179_reg_4968;
reg   [15:0] trunc_ln708_180_reg_4973;
reg   [15:0] trunc_ln708_181_reg_4978;
reg   [15:0] trunc_ln708_182_reg_4983;
reg   [15:0] trunc_ln708_183_reg_4988;
reg   [15:0] trunc_ln708_184_reg_4993;
reg   [15:0] trunc_ln708_185_reg_4998;
reg   [15:0] trunc_ln708_186_reg_5003;
reg   [15:0] trunc_ln708_187_reg_5008;
reg   [15:0] trunc_ln708_188_reg_5013;
reg   [15:0] trunc_ln708_189_reg_5018;
reg   [15:0] trunc_ln708_190_reg_5023;
reg   [15:0] trunc_ln708_191_reg_5028;
reg   [15:0] trunc_ln708_192_reg_5033;
reg   [15:0] trunc_ln708_193_reg_5038;
reg   [15:0] trunc_ln708_194_reg_5043;
reg   [15:0] trunc_ln708_195_reg_5048;
reg   [15:0] trunc_ln708_196_reg_5053;
reg   [15:0] trunc_ln708_197_reg_5058;
reg   [15:0] trunc_ln708_198_reg_5063;
reg   [15:0] trunc_ln708_199_reg_5068;
reg   [15:0] trunc_ln708_200_reg_5073;
reg   [15:0] trunc_ln708_201_reg_5078;
reg   [15:0] trunc_ln708_202_reg_5083;
reg   [15:0] trunc_ln708_203_reg_5088;
reg   [15:0] trunc_ln708_204_reg_5093;
reg   [15:0] trunc_ln708_205_reg_5098;
reg   [15:0] trunc_ln708_206_reg_5103;
reg   [15:0] trunc_ln708_207_reg_5108;
reg   [15:0] trunc_ln708_208_reg_5113;
reg   [15:0] trunc_ln708_209_reg_5118;
reg   [15:0] trunc_ln708_210_reg_5123;
reg   [15:0] trunc_ln708_211_reg_5128;
reg   [15:0] trunc_ln708_212_reg_5133;
reg   [15:0] trunc_ln708_213_reg_5138;
reg   [15:0] trunc_ln708_214_reg_5143;
reg   [15:0] trunc_ln708_215_reg_5148;
reg   [15:0] trunc_ln708_216_reg_5153;
reg   [15:0] trunc_ln708_217_reg_5158;
reg   [15:0] trunc_ln708_218_reg_5163;
reg   [15:0] trunc_ln708_219_reg_5168;
reg   [15:0] trunc_ln708_220_reg_5173;
reg   [15:0] trunc_ln708_221_reg_5178;
reg   [15:0] trunc_ln708_222_reg_5183;
reg   [15:0] trunc_ln708_223_reg_5188;
reg   [15:0] trunc_ln708_224_reg_5193;
reg   [15:0] trunc_ln708_225_reg_5198;
reg   [15:0] trunc_ln708_226_reg_5203;
reg   [15:0] trunc_ln708_227_reg_5208;
reg   [15:0] trunc_ln708_228_reg_5213;
reg   [15:0] trunc_ln708_229_reg_5218;
reg   [15:0] trunc_ln708_230_reg_5223;
wire   [6:0] i_ic_fu_3598_p2;
reg   [6:0] i_ic_reg_5231;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln338_fu_3592_p2;
wire   [0:0] icmp_ln346_fu_3609_p2;
reg   [0:0] icmp_ln346_reg_5241;
wire   [31:0] select_ln356_fu_3676_p3;
wire   [0:0] icmp_ln350_fu_3655_p2;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_d0;
reg   [8:0] i_0_i_reg_1095;
wire    ap_CS_fsm_state41;
reg   [5:0] i1_0_i_reg_1106;
wire   [0:0] icmp_ln313_fu_1927_p2;
wire    ap_block_pp0_stage0;
reg   [6:0] i_ic_0_i_reg_1896;
wire    ap_CS_fsm_state38;
reg   [31:0] storemerge_i_reg_1907;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg;
reg    ap_block_state3_ignore_call0;
wire   [63:0] zext_ln317_fu_1951_p1;
wire   [63:0] zext_ln332_fu_2046_p1;
wire   [63:0] zext_ln340_fu_3604_p1;
wire   [31:0] select_ln361_fu_3630_p3;
wire   [31:0] add_ln354_fu_3660_p2;
wire   [31:0] add_ln359_fu_3614_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire   [30:0] tmp_11_fu_1980_p4;
wire   [30:0] tmp_12_fu_2000_p4;
wire   [0:0] icmp_ln326_14_fu_1990_p2;
wire   [0:0] icmp_ln326_15_fu_2010_p2;
wire   [0:0] and_ln326_9_fu_2022_p2;
wire   [0:0] and_ln326_fu_2016_p2;
wire  signed [15:0] sext_ln1116_fu_2056_p0;
wire  signed [7:0] trunc_ln332_fu_2052_p1;
wire  signed [7:0] tmp_220_fu_2068_p4;
wire  signed [7:0] tmp_221_fu_2082_p4;
wire  signed [7:0] tmp_222_fu_2096_p4;
wire  signed [7:0] tmp_223_fu_2110_p4;
wire  signed [7:0] tmp_224_fu_2124_p4;
wire  signed [7:0] tmp_225_fu_2138_p4;
wire  signed [7:0] tmp_226_fu_2152_p4;
wire  signed [7:0] tmp_227_fu_2166_p4;
wire  signed [7:0] tmp_228_fu_2180_p4;
wire  signed [7:0] tmp_229_fu_2194_p4;
wire  signed [7:0] tmp_230_fu_2208_p4;
wire  signed [7:0] tmp_231_fu_2222_p4;
wire  signed [7:0] tmp_232_fu_2236_p4;
wire  signed [7:0] tmp_233_fu_2250_p4;
wire  signed [7:0] tmp_234_fu_2264_p4;
wire  signed [7:0] tmp_235_fu_2278_p4;
wire  signed [7:0] tmp_236_fu_2292_p4;
wire  signed [7:0] tmp_237_fu_2306_p4;
wire  signed [7:0] tmp_238_fu_2320_p4;
wire  signed [7:0] tmp_239_fu_2334_p4;
wire  signed [7:0] tmp_240_fu_2348_p4;
wire  signed [7:0] tmp_241_fu_2362_p4;
wire  signed [7:0] tmp_242_fu_2376_p4;
wire  signed [7:0] tmp_243_fu_2390_p4;
wire  signed [7:0] tmp_244_fu_2404_p4;
wire  signed [7:0] tmp_245_fu_2418_p4;
wire  signed [7:0] tmp_246_fu_2432_p4;
wire  signed [7:0] tmp_247_fu_2446_p4;
wire  signed [7:0] tmp_248_fu_2460_p4;
wire  signed [7:0] tmp_249_fu_2474_p4;
wire  signed [7:0] tmp_250_fu_2488_p4;
wire  signed [7:0] tmp_251_fu_2502_p4;
wire  signed [7:0] tmp_252_fu_2516_p4;
wire  signed [7:0] tmp_253_fu_2530_p4;
wire  signed [7:0] tmp_254_fu_2544_p4;
wire  signed [7:0] tmp_255_fu_2558_p4;
wire  signed [7:0] tmp_256_fu_2572_p4;
wire  signed [7:0] tmp_257_fu_2586_p4;
wire  signed [7:0] tmp_258_fu_2600_p4;
wire  signed [7:0] tmp_259_fu_2614_p4;
wire  signed [7:0] tmp_260_fu_2628_p4;
wire  signed [7:0] tmp_261_fu_2642_p4;
wire  signed [7:0] tmp_262_fu_2656_p4;
wire  signed [7:0] tmp_263_fu_2670_p4;
wire  signed [7:0] tmp_264_fu_2684_p4;
wire  signed [7:0] tmp_265_fu_2698_p4;
wire  signed [7:0] tmp_266_fu_2712_p4;
wire  signed [7:0] tmp_267_fu_2726_p4;
wire  signed [7:0] tmp_268_fu_2740_p4;
wire  signed [7:0] tmp_269_fu_2754_p4;
wire  signed [7:0] tmp_270_fu_2768_p4;
wire  signed [7:0] tmp_271_fu_2782_p4;
wire  signed [7:0] tmp_272_fu_2796_p4;
wire  signed [7:0] tmp_273_fu_2810_p4;
wire  signed [7:0] tmp_274_fu_2824_p4;
wire  signed [7:0] tmp_275_fu_2838_p4;
wire  signed [7:0] tmp_276_fu_2852_p4;
wire  signed [7:0] tmp_277_fu_2866_p4;
wire  signed [7:0] tmp_278_fu_2880_p4;
wire  signed [7:0] tmp_279_fu_2894_p4;
wire  signed [7:0] tmp_280_fu_2908_p4;
wire  signed [7:0] tmp_281_fu_2922_p4;
wire  signed [4:0] tmp_6_fu_2936_p4;
wire   [31:0] add_ln361_fu_3625_p2;
wire   [31:0] add_ln356_fu_3671_p2;
wire  signed [15:0] grp_fu_3695_p1;
wire  signed [23:0] sext_ln1116_fu_2056_p1;
wire  signed [15:0] grp_fu_3703_p1;
wire  signed [15:0] grp_fu_3711_p1;
wire  signed [15:0] grp_fu_3719_p1;
wire  signed [15:0] grp_fu_3727_p1;
wire  signed [15:0] grp_fu_3735_p1;
wire  signed [15:0] grp_fu_3743_p1;
wire  signed [15:0] grp_fu_3751_p1;
wire  signed [15:0] grp_fu_3759_p1;
wire  signed [15:0] grp_fu_3767_p1;
wire  signed [15:0] grp_fu_3775_p1;
wire  signed [15:0] grp_fu_3783_p1;
wire  signed [15:0] grp_fu_3791_p1;
wire  signed [15:0] grp_fu_3799_p1;
wire  signed [15:0] grp_fu_3807_p1;
wire  signed [15:0] grp_fu_3815_p1;
wire  signed [15:0] grp_fu_3823_p1;
wire  signed [15:0] grp_fu_3831_p1;
wire  signed [15:0] grp_fu_3839_p1;
wire  signed [15:0] grp_fu_3847_p1;
wire  signed [15:0] grp_fu_3855_p1;
wire  signed [15:0] grp_fu_3863_p1;
wire  signed [15:0] grp_fu_3871_p1;
wire  signed [15:0] grp_fu_3879_p1;
wire  signed [15:0] grp_fu_3887_p1;
wire  signed [15:0] grp_fu_3895_p1;
wire  signed [15:0] grp_fu_3903_p1;
wire  signed [15:0] grp_fu_3911_p1;
wire  signed [15:0] grp_fu_3919_p1;
wire  signed [15:0] grp_fu_3927_p1;
wire  signed [15:0] grp_fu_3935_p1;
wire  signed [15:0] grp_fu_3943_p1;
wire  signed [15:0] grp_fu_3951_p1;
wire  signed [15:0] grp_fu_3959_p1;
wire  signed [15:0] grp_fu_3967_p1;
wire  signed [15:0] grp_fu_3975_p1;
wire  signed [15:0] grp_fu_3983_p1;
wire  signed [15:0] grp_fu_3991_p1;
wire  signed [15:0] grp_fu_3999_p1;
wire  signed [15:0] grp_fu_4007_p1;
wire  signed [15:0] grp_fu_4015_p1;
wire  signed [15:0] grp_fu_4023_p1;
wire  signed [15:0] grp_fu_4031_p1;
wire  signed [15:0] grp_fu_4039_p1;
wire  signed [15:0] grp_fu_4047_p1;
wire  signed [15:0] grp_fu_4055_p1;
wire  signed [15:0] grp_fu_4063_p1;
wire  signed [15:0] grp_fu_4071_p1;
wire  signed [15:0] grp_fu_4079_p1;
wire  signed [15:0] grp_fu_4087_p1;
wire  signed [15:0] grp_fu_4095_p1;
wire  signed [15:0] grp_fu_4103_p1;
wire  signed [15:0] grp_fu_4111_p1;
wire  signed [15:0] grp_fu_4119_p1;
wire  signed [15:0] grp_fu_4127_p1;
wire  signed [15:0] grp_fu_4135_p1;
wire  signed [15:0] grp_fu_4143_p1;
wire  signed [15:0] grp_fu_4151_p1;
wire  signed [15:0] grp_fu_4159_p1;
wire  signed [15:0] grp_fu_4167_p1;
wire  signed [15:0] grp_fu_4175_p1;
wire  signed [15:0] grp_fu_4183_p1;
wire  signed [15:0] grp_fu_4191_p1;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_989;
reg    ap_condition_991;
reg    ap_condition_742;
reg    ap_condition_895;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg = 1'b0;
end

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layvdy #(
    .DataWidth( 16 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
layer_in_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_9_address0),
    .ce0(layer_in_V_9_ce0),
    .we0(layer_in_V_9_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_d0),
    .q0(layer_in_V_9_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_w16_V #(
    .DataWidth( 509 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
w16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w16_V_address0),
    .ce0(w16_V_ce0),
    .q0(w16_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpwdI #(
    .DataWidth( 16 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_layCeG #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_d0),
    .output_V_q0(layer_in_V_9_q0)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U229(
    .din0(trunc_ln332_fu_2052_p1),
    .din1(grp_fu_3695_p1),
    .din2(acc_V_0_0_reg_1873),
    .dout(grp_fu_3695_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U230(
    .din0(tmp_220_fu_2068_p4),
    .din1(grp_fu_3703_p1),
    .din2(acc_V_1_0_reg_1861),
    .dout(grp_fu_3703_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U231(
    .din0(tmp_221_fu_2082_p4),
    .din1(grp_fu_3711_p1),
    .din2(acc_V_2_0_reg_1849),
    .dout(grp_fu_3711_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U232(
    .din0(tmp_222_fu_2096_p4),
    .din1(grp_fu_3719_p1),
    .din2(acc_V_3_0_reg_1837),
    .dout(grp_fu_3719_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U233(
    .din0(tmp_223_fu_2110_p4),
    .din1(grp_fu_3727_p1),
    .din2(acc_V_4_0_reg_1825),
    .dout(grp_fu_3727_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U234(
    .din0(tmp_224_fu_2124_p4),
    .din1(grp_fu_3735_p1),
    .din2(acc_V_5_0_reg_1813),
    .dout(grp_fu_3735_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U235(
    .din0(tmp_225_fu_2138_p4),
    .din1(grp_fu_3743_p1),
    .din2(acc_V_6_0_reg_1801),
    .dout(grp_fu_3743_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U236(
    .din0(tmp_226_fu_2152_p4),
    .din1(grp_fu_3751_p1),
    .din2(acc_V_7_0_reg_1789),
    .dout(grp_fu_3751_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U237(
    .din0(tmp_227_fu_2166_p4),
    .din1(grp_fu_3759_p1),
    .din2(acc_V_8_0_reg_1777),
    .dout(grp_fu_3759_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U238(
    .din0(tmp_228_fu_2180_p4),
    .din1(grp_fu_3767_p1),
    .din2(acc_V_9_0_reg_1765),
    .dout(grp_fu_3767_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U239(
    .din0(tmp_229_fu_2194_p4),
    .din1(grp_fu_3775_p1),
    .din2(acc_V_10_0_reg_1753),
    .dout(grp_fu_3775_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U240(
    .din0(tmp_230_fu_2208_p4),
    .din1(grp_fu_3783_p1),
    .din2(acc_V_11_0_reg_1741),
    .dout(grp_fu_3783_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U241(
    .din0(tmp_231_fu_2222_p4),
    .din1(grp_fu_3791_p1),
    .din2(acc_V_12_0_reg_1729),
    .dout(grp_fu_3791_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U242(
    .din0(tmp_232_fu_2236_p4),
    .din1(grp_fu_3799_p1),
    .din2(acc_V_13_0_reg_1717),
    .dout(grp_fu_3799_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U243(
    .din0(tmp_233_fu_2250_p4),
    .din1(grp_fu_3807_p1),
    .din2(acc_V_14_0_reg_1705),
    .dout(grp_fu_3807_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U244(
    .din0(tmp_234_fu_2264_p4),
    .din1(grp_fu_3815_p1),
    .din2(acc_V_15_0_reg_1693),
    .dout(grp_fu_3815_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U245(
    .din0(tmp_235_fu_2278_p4),
    .din1(grp_fu_3823_p1),
    .din2(acc_V_16_0_reg_1681),
    .dout(grp_fu_3823_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U246(
    .din0(tmp_236_fu_2292_p4),
    .din1(grp_fu_3831_p1),
    .din2(acc_V_17_0_reg_1669),
    .dout(grp_fu_3831_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U247(
    .din0(tmp_237_fu_2306_p4),
    .din1(grp_fu_3839_p1),
    .din2(acc_V_18_0_reg_1657),
    .dout(grp_fu_3839_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U248(
    .din0(tmp_238_fu_2320_p4),
    .din1(grp_fu_3847_p1),
    .din2(acc_V_19_0_reg_1645),
    .dout(grp_fu_3847_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U249(
    .din0(tmp_239_fu_2334_p4),
    .din1(grp_fu_3855_p1),
    .din2(acc_V_20_0_reg_1633),
    .dout(grp_fu_3855_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U250(
    .din0(tmp_240_fu_2348_p4),
    .din1(grp_fu_3863_p1),
    .din2(acc_V_21_0_reg_1621),
    .dout(grp_fu_3863_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U251(
    .din0(tmp_241_fu_2362_p4),
    .din1(grp_fu_3871_p1),
    .din2(acc_V_22_0_reg_1609),
    .dout(grp_fu_3871_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U252(
    .din0(tmp_242_fu_2376_p4),
    .din1(grp_fu_3879_p1),
    .din2(acc_V_23_0_reg_1597),
    .dout(grp_fu_3879_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U253(
    .din0(tmp_243_fu_2390_p4),
    .din1(grp_fu_3887_p1),
    .din2(acc_V_24_0_reg_1585),
    .dout(grp_fu_3887_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U254(
    .din0(tmp_244_fu_2404_p4),
    .din1(grp_fu_3895_p1),
    .din2(acc_V_25_0_reg_1573),
    .dout(grp_fu_3895_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U255(
    .din0(tmp_245_fu_2418_p4),
    .din1(grp_fu_3903_p1),
    .din2(acc_V_26_0_reg_1561),
    .dout(grp_fu_3903_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U256(
    .din0(tmp_246_fu_2432_p4),
    .din1(grp_fu_3911_p1),
    .din2(acc_V_27_0_reg_1549),
    .dout(grp_fu_3911_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U257(
    .din0(tmp_247_fu_2446_p4),
    .din1(grp_fu_3919_p1),
    .din2(acc_V_28_0_reg_1537),
    .dout(grp_fu_3919_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U258(
    .din0(tmp_248_fu_2460_p4),
    .din1(grp_fu_3927_p1),
    .din2(acc_V_29_0_reg_1525),
    .dout(grp_fu_3927_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U259(
    .din0(tmp_249_fu_2474_p4),
    .din1(grp_fu_3935_p1),
    .din2(acc_V_30_0_reg_1513),
    .dout(grp_fu_3935_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U260(
    .din0(tmp_250_fu_2488_p4),
    .din1(grp_fu_3943_p1),
    .din2(acc_V_31_0_reg_1501),
    .dout(grp_fu_3943_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U261(
    .din0(tmp_251_fu_2502_p4),
    .din1(grp_fu_3951_p1),
    .din2(acc_V_32_0_reg_1489),
    .dout(grp_fu_3951_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U262(
    .din0(tmp_252_fu_2516_p4),
    .din1(grp_fu_3959_p1),
    .din2(acc_V_33_0_reg_1477),
    .dout(grp_fu_3959_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U263(
    .din0(tmp_253_fu_2530_p4),
    .din1(grp_fu_3967_p1),
    .din2(acc_V_34_0_reg_1465),
    .dout(grp_fu_3967_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U264(
    .din0(tmp_254_fu_2544_p4),
    .din1(grp_fu_3975_p1),
    .din2(acc_V_35_0_reg_1453),
    .dout(grp_fu_3975_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U265(
    .din0(tmp_255_fu_2558_p4),
    .din1(grp_fu_3983_p1),
    .din2(acc_V_36_0_reg_1441),
    .dout(grp_fu_3983_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U266(
    .din0(tmp_256_fu_2572_p4),
    .din1(grp_fu_3991_p1),
    .din2(acc_V_37_0_reg_1429),
    .dout(grp_fu_3991_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U267(
    .din0(tmp_257_fu_2586_p4),
    .din1(grp_fu_3999_p1),
    .din2(acc_V_38_0_reg_1417),
    .dout(grp_fu_3999_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U268(
    .din0(tmp_258_fu_2600_p4),
    .din1(grp_fu_4007_p1),
    .din2(acc_V_39_0_reg_1405),
    .dout(grp_fu_4007_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U269(
    .din0(tmp_259_fu_2614_p4),
    .din1(grp_fu_4015_p1),
    .din2(acc_V_40_0_reg_1393),
    .dout(grp_fu_4015_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U270(
    .din0(tmp_260_fu_2628_p4),
    .din1(grp_fu_4023_p1),
    .din2(acc_V_41_0_reg_1381),
    .dout(grp_fu_4023_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U271(
    .din0(tmp_261_fu_2642_p4),
    .din1(grp_fu_4031_p1),
    .din2(acc_V_42_0_reg_1369),
    .dout(grp_fu_4031_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U272(
    .din0(tmp_262_fu_2656_p4),
    .din1(grp_fu_4039_p1),
    .din2(acc_V_43_0_reg_1357),
    .dout(grp_fu_4039_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U273(
    .din0(tmp_263_fu_2670_p4),
    .din1(grp_fu_4047_p1),
    .din2(acc_V_44_0_reg_1345),
    .dout(grp_fu_4047_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U274(
    .din0(tmp_264_fu_2684_p4),
    .din1(grp_fu_4055_p1),
    .din2(acc_V_45_0_reg_1333),
    .dout(grp_fu_4055_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U275(
    .din0(tmp_265_fu_2698_p4),
    .din1(grp_fu_4063_p1),
    .din2(acc_V_46_0_reg_1321),
    .dout(grp_fu_4063_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U276(
    .din0(tmp_266_fu_2712_p4),
    .din1(grp_fu_4071_p1),
    .din2(acc_V_47_0_reg_1309),
    .dout(grp_fu_4071_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U277(
    .din0(tmp_267_fu_2726_p4),
    .din1(grp_fu_4079_p1),
    .din2(acc_V_48_0_reg_1297),
    .dout(grp_fu_4079_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U278(
    .din0(tmp_268_fu_2740_p4),
    .din1(grp_fu_4087_p1),
    .din2(acc_V_49_0_reg_1285),
    .dout(grp_fu_4087_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U279(
    .din0(tmp_269_fu_2754_p4),
    .din1(grp_fu_4095_p1),
    .din2(acc_V_50_0_reg_1273),
    .dout(grp_fu_4095_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U280(
    .din0(tmp_270_fu_2768_p4),
    .din1(grp_fu_4103_p1),
    .din2(acc_V_51_0_reg_1261),
    .dout(grp_fu_4103_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U281(
    .din0(tmp_271_fu_2782_p4),
    .din1(grp_fu_4111_p1),
    .din2(acc_V_52_0_reg_1249),
    .dout(grp_fu_4111_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U282(
    .din0(tmp_272_fu_2796_p4),
    .din1(grp_fu_4119_p1),
    .din2(acc_V_53_0_reg_1237),
    .dout(grp_fu_4119_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U283(
    .din0(tmp_273_fu_2810_p4),
    .din1(grp_fu_4127_p1),
    .din2(acc_V_54_0_reg_1225),
    .dout(grp_fu_4127_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U284(
    .din0(tmp_274_fu_2824_p4),
    .din1(grp_fu_4135_p1),
    .din2(acc_V_55_0_reg_1213),
    .dout(grp_fu_4135_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U285(
    .din0(tmp_275_fu_2838_p4),
    .din1(grp_fu_4143_p1),
    .din2(acc_V_56_0_reg_1201),
    .dout(grp_fu_4143_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U286(
    .din0(tmp_276_fu_2852_p4),
    .din1(grp_fu_4151_p1),
    .din2(acc_V_57_0_reg_1189),
    .dout(grp_fu_4151_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U287(
    .din0(tmp_277_fu_2866_p4),
    .din1(grp_fu_4159_p1),
    .din2(acc_V_58_0_reg_1177),
    .dout(grp_fu_4159_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U288(
    .din0(tmp_278_fu_2880_p4),
    .din1(grp_fu_4167_p1),
    .din2(acc_V_59_0_reg_1165),
    .dout(grp_fu_4167_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U289(
    .din0(tmp_279_fu_2894_p4),
    .din1(grp_fu_4175_p1),
    .din2(acc_V_60_0_reg_1153),
    .dout(grp_fu_4175_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U290(
    .din0(tmp_280_fu_2908_p4),
    .din1(grp_fu_4183_p1),
    .din2(acc_V_61_0_reg_1141),
    .dout(grp_fu_4183_p3)
);

myproject_mac_muladd_8s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_8s_16s_24ns_24_1_1_U291(
    .din0(tmp_281_fu_2922_p4),
    .din1(grp_fu_4191_p1),
    .din2(acc_V_62_0_reg_1129),
    .dout(grp_fu_4191_p3)
);

myproject_mac_muladd_5s_16s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_5s_16s_24ns_24_1_1_U292(
    .din0(tmp_6_fu_2936_p4),
    .din1(layer_in_V_9_q0),
    .din2(acc_V_63_0_reg_1117),
    .dout(grp_fu_4199_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln313_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_0_0_reg_1873 <= grp_fu_3695_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1873 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_10_0_reg_1753 <= grp_fu_3775_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1753 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_11_0_reg_1741 <= grp_fu_3783_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1741 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_12_0_reg_1729 <= grp_fu_3791_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1729 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_13_0_reg_1717 <= grp_fu_3799_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1717 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_14_0_reg_1705 <= grp_fu_3807_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1705 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_15_0_reg_1693 <= grp_fu_3815_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1693 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_16_0_reg_1681 <= grp_fu_3823_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1681 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_17_0_reg_1669 <= grp_fu_3831_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1669 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_18_0_reg_1657 <= grp_fu_3839_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1657 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_19_0_reg_1645 <= grp_fu_3847_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1645 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_1_0_reg_1861 <= grp_fu_3703_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1861 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_20_0_reg_1633 <= grp_fu_3855_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1633 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_21_0_reg_1621 <= grp_fu_3863_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1621 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_22_0_reg_1609 <= grp_fu_3871_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1609 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_23_0_reg_1597 <= grp_fu_3879_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1597 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_24_0_reg_1585 <= grp_fu_3887_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1585 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_25_0_reg_1573 <= grp_fu_3895_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1573 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_26_0_reg_1561 <= grp_fu_3903_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1561 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_27_0_reg_1549 <= grp_fu_3911_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1549 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_28_0_reg_1537 <= grp_fu_3919_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1537 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_29_0_reg_1525 <= grp_fu_3927_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1525 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_2_0_reg_1849 <= grp_fu_3711_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1849 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_30_0_reg_1513 <= grp_fu_3935_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1513 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_31_0_reg_1501 <= grp_fu_3943_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1501 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_32_0_reg_1489 <= grp_fu_3951_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1489 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_33_0_reg_1477 <= grp_fu_3959_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1477 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_34_0_reg_1465 <= grp_fu_3967_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1465 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_35_0_reg_1453 <= grp_fu_3975_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1453 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_36_0_reg_1441 <= grp_fu_3983_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1441 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_37_0_reg_1429 <= grp_fu_3991_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1429 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_38_0_reg_1417 <= grp_fu_3999_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1417 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_39_0_reg_1405 <= grp_fu_4007_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1405 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_3_0_reg_1837 <= grp_fu_3719_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1837 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_40_0_reg_1393 <= grp_fu_4015_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1393 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_41_0_reg_1381 <= grp_fu_4023_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1381 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_42_0_reg_1369 <= grp_fu_4031_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1369 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_43_0_reg_1357 <= grp_fu_4039_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1357 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_44_0_reg_1345 <= grp_fu_4047_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1345 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_45_0_reg_1333 <= grp_fu_4055_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1333 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_46_0_reg_1321 <= grp_fu_4063_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1321 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_47_0_reg_1309 <= grp_fu_4071_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1309 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_48_0_reg_1297 <= grp_fu_4079_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1297 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_49_0_reg_1285 <= grp_fu_4087_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1285 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_4_0_reg_1825 <= grp_fu_3727_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1825 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_50_0_reg_1273 <= grp_fu_4095_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1273 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_51_0_reg_1261 <= grp_fu_4103_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1261 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_52_0_reg_1249 <= grp_fu_4111_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1249 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_53_0_reg_1237 <= grp_fu_4119_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1237 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_54_0_reg_1225 <= grp_fu_4127_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1225 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_55_0_reg_1213 <= grp_fu_4135_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1213 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_56_0_reg_1201 <= grp_fu_4143_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1201 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_57_0_reg_1189 <= grp_fu_4151_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1189 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_58_0_reg_1177 <= grp_fu_4159_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1177 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_59_0_reg_1165 <= grp_fu_4167_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1165 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_5_0_reg_1813 <= grp_fu_3735_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1813 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_60_0_reg_1153 <= grp_fu_4175_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1153 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_61_0_reg_1141 <= grp_fu_4183_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1141 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_62_0_reg_1129 <= grp_fu_4191_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1129 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_63_0_reg_1117 <= grp_fu_4199_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1117 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_6_0_reg_1801 <= grp_fu_3743_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1801 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_7_0_reg_1789 <= grp_fu_3751_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1789 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_8_0_reg_1777 <= grp_fu_3759_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1777 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_reg_4579 == 1'd0))) begin
        acc_V_9_0_reg_1765 <= grp_fu_3767_p3;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1765 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        i1_0_i_reg_1106 <= i1_fu_1945_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln313_fu_1927_p2 == 1'd0))) begin
        i1_0_i_reg_1106 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_0_i_reg_1095 <= i_reg_4530;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1095 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        i_ic_0_i_reg_1896 <= i_ic_reg_5231;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        i_ic_0_i_reg_1896 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln324_fu_2034_p2 == 1'd0))) begin
        in_index_reg_1885 <= ir_fu_2040_p2;
    end else if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1885 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_991)) begin
            pX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            pX_4 <= add_ln359_fu_3614_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_895)) begin
            pY_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            pY_4 <= add_ln354_fu_3660_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_991)) begin
            sX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_989)) begin
            sX_4 <= select_ln361_fu_3630_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        if ((1'b1 == ap_condition_895)) begin
            storemerge_i_reg_1907 <= 32'd0;
        end else if ((1'b1 == ap_condition_742)) begin
            storemerge_i_reg_1907 <= select_ln356_fu_3676_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln326_10_reg_4575 <= and_ln326_10_fu_2028_p2;
        icmp_ln326_13_reg_4558 <= icmp_ln326_13_fu_1970_p2;
        icmp_ln326_reg_4548 <= icmp_ln326_fu_1960_p2;
        pX_4_load_reg_4569 <= pX_4;
        pY_4_load_reg_4563 <= pY_4;
        sX_4_load_reg_4543 <= sX_4;
        sY_4_load_reg_4553 <= sY_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln326_10_reg_4575) & (1'b1 == ap_CS_fsm_state39))) begin
        i_ic_reg_5231 <= i_ic_fu_3598_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4530 <= i_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln324_reg_4579 <= icmp_ln324_fu_2034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3592_p2 == 1'd1) | (1'd0 == and_ln326_10_reg_4575)))) begin
        icmp_ln346_reg_5241 <= icmp_ln346_fu_3609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln346_reg_5241 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
        sY_4 <= storemerge_i_reg_1907;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln708_169_reg_4918 <= {{acc_V_2_0_reg_1849[22:7]}};
        trunc_ln708_170_reg_4923 <= {{acc_V_3_0_reg_1837[22:7]}};
        trunc_ln708_171_reg_4928 <= {{acc_V_4_0_reg_1825[22:7]}};
        trunc_ln708_172_reg_4933 <= {{acc_V_5_0_reg_1813[22:7]}};
        trunc_ln708_173_reg_4938 <= {{acc_V_6_0_reg_1801[22:7]}};
        trunc_ln708_174_reg_4943 <= {{acc_V_7_0_reg_1789[22:7]}};
        trunc_ln708_175_reg_4948 <= {{acc_V_8_0_reg_1777[22:7]}};
        trunc_ln708_176_reg_4953 <= {{acc_V_9_0_reg_1765[22:7]}};
        trunc_ln708_177_reg_4958 <= {{acc_V_10_0_reg_1753[22:7]}};
        trunc_ln708_178_reg_4963 <= {{acc_V_11_0_reg_1741[22:7]}};
        trunc_ln708_179_reg_4968 <= {{acc_V_12_0_reg_1729[22:7]}};
        trunc_ln708_180_reg_4973 <= {{acc_V_13_0_reg_1717[22:7]}};
        trunc_ln708_181_reg_4978 <= {{acc_V_14_0_reg_1705[22:7]}};
        trunc_ln708_182_reg_4983 <= {{acc_V_15_0_reg_1693[22:7]}};
        trunc_ln708_183_reg_4988 <= {{acc_V_16_0_reg_1681[22:7]}};
        trunc_ln708_184_reg_4993 <= {{acc_V_17_0_reg_1669[22:7]}};
        trunc_ln708_185_reg_4998 <= {{acc_V_18_0_reg_1657[22:7]}};
        trunc_ln708_186_reg_5003 <= {{acc_V_19_0_reg_1645[22:7]}};
        trunc_ln708_187_reg_5008 <= {{acc_V_20_0_reg_1633[22:7]}};
        trunc_ln708_188_reg_5013 <= {{acc_V_21_0_reg_1621[22:7]}};
        trunc_ln708_189_reg_5018 <= {{acc_V_22_0_reg_1609[22:7]}};
        trunc_ln708_190_reg_5023 <= {{acc_V_23_0_reg_1597[22:7]}};
        trunc_ln708_191_reg_5028 <= {{acc_V_24_0_reg_1585[22:7]}};
        trunc_ln708_192_reg_5033 <= {{acc_V_25_0_reg_1573[22:7]}};
        trunc_ln708_193_reg_5038 <= {{acc_V_26_0_reg_1561[22:7]}};
        trunc_ln708_194_reg_5043 <= {{acc_V_27_0_reg_1549[22:7]}};
        trunc_ln708_195_reg_5048 <= {{acc_V_28_0_reg_1537[22:7]}};
        trunc_ln708_196_reg_5053 <= {{acc_V_29_0_reg_1525[22:7]}};
        trunc_ln708_197_reg_5058 <= {{acc_V_30_0_reg_1513[22:7]}};
        trunc_ln708_198_reg_5063 <= {{acc_V_31_0_reg_1501[22:7]}};
        trunc_ln708_199_reg_5068 <= {{acc_V_32_0_reg_1489[22:7]}};
        trunc_ln708_200_reg_5073 <= {{acc_V_33_0_reg_1477[22:7]}};
        trunc_ln708_201_reg_5078 <= {{acc_V_34_0_reg_1465[22:7]}};
        trunc_ln708_202_reg_5083 <= {{acc_V_35_0_reg_1453[22:7]}};
        trunc_ln708_203_reg_5088 <= {{acc_V_36_0_reg_1441[22:7]}};
        trunc_ln708_204_reg_5093 <= {{acc_V_37_0_reg_1429[22:7]}};
        trunc_ln708_205_reg_5098 <= {{acc_V_38_0_reg_1417[22:7]}};
        trunc_ln708_206_reg_5103 <= {{acc_V_39_0_reg_1405[22:7]}};
        trunc_ln708_207_reg_5108 <= {{acc_V_40_0_reg_1393[22:7]}};
        trunc_ln708_208_reg_5113 <= {{acc_V_41_0_reg_1381[22:7]}};
        trunc_ln708_209_reg_5118 <= {{acc_V_42_0_reg_1369[22:7]}};
        trunc_ln708_210_reg_5123 <= {{acc_V_43_0_reg_1357[22:7]}};
        trunc_ln708_211_reg_5128 <= {{acc_V_44_0_reg_1345[22:7]}};
        trunc_ln708_212_reg_5133 <= {{acc_V_45_0_reg_1333[22:7]}};
        trunc_ln708_213_reg_5138 <= {{acc_V_46_0_reg_1321[22:7]}};
        trunc_ln708_214_reg_5143 <= {{acc_V_47_0_reg_1309[22:7]}};
        trunc_ln708_215_reg_5148 <= {{acc_V_48_0_reg_1297[22:7]}};
        trunc_ln708_216_reg_5153 <= {{acc_V_49_0_reg_1285[22:7]}};
        trunc_ln708_217_reg_5158 <= {{acc_V_50_0_reg_1273[22:7]}};
        trunc_ln708_218_reg_5163 <= {{acc_V_51_0_reg_1261[22:7]}};
        trunc_ln708_219_reg_5168 <= {{acc_V_52_0_reg_1249[22:7]}};
        trunc_ln708_220_reg_5173 <= {{acc_V_53_0_reg_1237[22:7]}};
        trunc_ln708_221_reg_5178 <= {{acc_V_54_0_reg_1225[22:7]}};
        trunc_ln708_222_reg_5183 <= {{acc_V_55_0_reg_1213[22:7]}};
        trunc_ln708_223_reg_5188 <= {{acc_V_56_0_reg_1201[22:7]}};
        trunc_ln708_224_reg_5193 <= {{acc_V_57_0_reg_1189[22:7]}};
        trunc_ln708_225_reg_5198 <= {{acc_V_58_0_reg_1177[22:7]}};
        trunc_ln708_226_reg_5203 <= {{acc_V_59_0_reg_1165[22:7]}};
        trunc_ln708_227_reg_5208 <= {{acc_V_60_0_reg_1153[22:7]}};
        trunc_ln708_228_reg_5213 <= {{acc_V_61_0_reg_1141[22:7]}};
        trunc_ln708_229_reg_5218 <= {{acc_V_62_0_reg_1129[22:7]}};
        trunc_ln708_230_reg_5223 <= {{acc_V_63_0_reg_1117[22:7]}};
    end
end

always @ (*) begin
    if ((icmp_ln324_fu_2034_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln313_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_address0 = zext_ln332_fu_2046_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_address0;
    end else begin
        layer_in_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_ce0;
    end else begin
        layer_in_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_output_V_we0;
    end else begin
        layer_in_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = zext_ln340_fu_3604_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = trunc_ln708_229_reg_5218;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = trunc_ln708_227_reg_5208;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = trunc_ln708_225_reg_5198;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = trunc_ln708_223_reg_5188;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = trunc_ln708_221_reg_5178;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = trunc_ln708_219_reg_5168;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = trunc_ln708_217_reg_5158;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = trunc_ln708_215_reg_5148;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = trunc_ln708_213_reg_5138;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = trunc_ln708_211_reg_5128;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = trunc_ln708_209_reg_5118;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = trunc_ln708_207_reg_5108;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = trunc_ln708_205_reg_5098;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = trunc_ln708_203_reg_5088;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = trunc_ln708_201_reg_5078;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = trunc_ln708_199_reg_5068;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = trunc_ln708_197_reg_5058;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = trunc_ln708_195_reg_5048;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = trunc_ln708_193_reg_5038;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = trunc_ln708_191_reg_5028;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = trunc_ln708_189_reg_5018;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = trunc_ln708_187_reg_5008;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = trunc_ln708_185_reg_4998;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = trunc_ln708_183_reg_4988;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = trunc_ln708_181_reg_4978;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = trunc_ln708_179_reg_4968;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = trunc_ln708_177_reg_4958;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = trunc_ln708_175_reg_4948;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = trunc_ln708_173_reg_4938;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = trunc_ln708_171_reg_4928;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d0 = trunc_ln708_169_reg_4918;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d0 = {{acc_V_0_0_reg_1873[22:7]}};
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = trunc_ln708_230_reg_5223;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = trunc_ln708_228_reg_5213;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = trunc_ln708_226_reg_5203;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = trunc_ln708_224_reg_5193;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = trunc_ln708_222_reg_5183;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = trunc_ln708_220_reg_5173;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = trunc_ln708_218_reg_5163;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = trunc_ln708_216_reg_5153;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = trunc_ln708_214_reg_5143;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = trunc_ln708_212_reg_5133;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = trunc_ln708_210_reg_5123;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = trunc_ln708_208_reg_5113;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = trunc_ln708_206_reg_5103;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = trunc_ln708_204_reg_5093;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = trunc_ln708_202_reg_5083;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = trunc_ln708_200_reg_5073;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = trunc_ln708_198_reg_5063;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = trunc_ln708_196_reg_5053;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = trunc_ln708_194_reg_5043;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = trunc_ln708_192_reg_5033;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = trunc_ln708_190_reg_5023;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = trunc_ln708_188_reg_5013;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = trunc_ln708_186_reg_5003;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = trunc_ln708_184_reg_4993;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = trunc_ln708_182_reg_4983;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = trunc_ln708_180_reg_4973;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = trunc_ln708_178_reg_4963;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = trunc_ln708_176_reg_4953;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = trunc_ln708_174_reg_4943;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = trunc_ln708_172_reg_4933;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer_out_i_d1 = trunc_ln708_170_reg_4923;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        layer_out_i_d1 = {{acc_V_1_0_reg_1861[22:7]}};
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln317_fu_1951_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w16_V_ce0 = 1'b1;
    end else begin
        w16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln313_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln315_fu_1939_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln326_10_fu_2028_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln326_10_fu_2028_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2034_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln324_fu_2034_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & ((icmp_ln338_fu_3592_p2 == 1'd1) | (1'd0 == and_ln326_10_reg_4575)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln354_fu_3660_p2 = (pY_4_load_reg_4563 + 32'd1);

assign add_ln356_fu_3671_p2 = (sY_4_load_reg_4553 + 32'd1);

assign add_ln359_fu_3614_p2 = (pX_4_load_reg_4569 + 32'd1);

assign add_ln361_fu_3625_p2 = (sX_4_load_reg_4543 + 32'd1);

assign and_ln326_10_fu_2028_p2 = (and_ln326_fu_2016_p2 & and_ln326_9_fu_2022_p2);

assign and_ln326_9_fu_2022_p2 = (icmp_ln326_15_fu_2010_p2 & icmp_ln326_14_fu_1990_p2);

assign and_ln326_fu_2016_p2 = (icmp_ln326_fu_1960_p2 & icmp_ln326_13_fu_1970_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call0 = ((data_V_V_empty_n == 1'b0) & (icmp_ln315_fu_1939_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_742 = (((icmp_ln346_fu_3609_p2 == 1'd1) & (icmp_ln350_fu_3655_p2 == 1'd0) & (1'd0 == and_ln326_10_reg_4575)) | ((icmp_ln346_fu_3609_p2 == 1'd1) & (icmp_ln338_fu_3592_p2 == 1'd1) & (icmp_ln350_fu_3655_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_895 = (((icmp_ln350_fu_3655_p2 == 1'd1) & (icmp_ln346_fu_3609_p2 == 1'd1) & (1'd0 == and_ln326_10_reg_4575)) | ((icmp_ln350_fu_3655_p2 == 1'd1) & (icmp_ln346_fu_3609_p2 == 1'd1) & (icmp_ln338_fu_3592_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_989 = (((icmp_ln346_fu_3609_p2 == 1'd0) & (1'd0 == and_ln326_10_reg_4575)) | ((icmp_ln338_fu_3592_p2 == 1'd1) & (icmp_ln346_fu_3609_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_991 = (((icmp_ln346_fu_3609_p2 == 1'd1) & (1'd0 == and_ln326_10_reg_4575)) | ((icmp_ln346_fu_3609_p2 == 1'd1) & (icmp_ln338_fu_3592_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config16_s_fu_1918_ap_start_reg;

assign grp_fu_3695_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3703_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3711_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3719_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3727_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3735_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3743_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3751_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3759_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3767_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3775_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3783_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3791_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3799_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3807_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3815_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3823_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3831_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3839_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3847_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3855_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3863_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3871_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3879_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3887_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3895_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3903_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3911_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3919_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3927_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3935_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3943_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3951_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3959_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3967_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3975_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3983_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3991_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_3999_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4007_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4015_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4023_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4031_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4039_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4047_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4055_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4063_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4071_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4079_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4087_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4095_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4103_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4111_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4119_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4127_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4135_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4143_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4151_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4159_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4167_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4175_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4183_p1 = sext_ln1116_fu_2056_p1;

assign grp_fu_4191_p1 = sext_ln1116_fu_2056_p1;

assign i1_fu_1945_p2 = (i1_0_i_reg_1106 + 6'd1);

assign i_fu_1933_p2 = (i_0_i_reg_1095 + 9'd1);

assign i_ic_fu_3598_p2 = (i_ic_0_i_reg_1896 + 7'd1);

assign icmp_ln313_fu_1927_p2 = ((i_0_i_reg_1095 == 9'd324) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_1939_p2 = ((i1_0_i_reg_1106 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_2034_p2 = ((in_index_reg_1885 == 9'd432) ? 1'b1 : 1'b0);

assign icmp_ln326_13_fu_1970_p2 = ((sY_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln326_14_fu_1990_p2 = (($signed(tmp_11_fu_1980_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_15_fu_2010_p2 = (($signed(tmp_12_fu_2000_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln326_fu_1960_p2 = ((sX_4 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln338_fu_3592_p2 = ((i_ic_0_i_reg_1896 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln346_fu_3609_p2 = ((pX_4_load_reg_4569 == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln350_fu_3655_p2 = ((pY_4_load_reg_4563 == 32'd17) ? 1'b1 : 1'b0);

assign ir_fu_2040_p2 = (in_index_reg_1885 + 9'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln356_fu_3676_p3 = ((icmp_ln326_13_reg_4558[0:0] === 1'b1) ? 32'd2 : add_ln356_fu_3671_p2);

assign select_ln361_fu_3630_p3 = ((icmp_ln326_reg_4548[0:0] === 1'b1) ? 32'd2 : add_ln361_fu_3625_p2);

assign sext_ln1116_fu_2056_p0 = layer_in_V_9_q0;

assign sext_ln1116_fu_2056_p1 = sext_ln1116_fu_2056_p0;

assign start_out = real_start;

assign tmp_11_fu_1980_p4 = {{pY_4[31:1]}};

assign tmp_12_fu_2000_p4 = {{pX_4[31:1]}};

assign tmp_220_fu_2068_p4 = {{w16_V_q0[15:8]}};

assign tmp_221_fu_2082_p4 = {{w16_V_q0[23:16]}};

assign tmp_222_fu_2096_p4 = {{w16_V_q0[31:24]}};

assign tmp_223_fu_2110_p4 = {{w16_V_q0[39:32]}};

assign tmp_224_fu_2124_p4 = {{w16_V_q0[47:40]}};

assign tmp_225_fu_2138_p4 = {{w16_V_q0[55:48]}};

assign tmp_226_fu_2152_p4 = {{w16_V_q0[63:56]}};

assign tmp_227_fu_2166_p4 = {{w16_V_q0[71:64]}};

assign tmp_228_fu_2180_p4 = {{w16_V_q0[79:72]}};

assign tmp_229_fu_2194_p4 = {{w16_V_q0[87:80]}};

assign tmp_230_fu_2208_p4 = {{w16_V_q0[95:88]}};

assign tmp_231_fu_2222_p4 = {{w16_V_q0[103:96]}};

assign tmp_232_fu_2236_p4 = {{w16_V_q0[111:104]}};

assign tmp_233_fu_2250_p4 = {{w16_V_q0[119:112]}};

assign tmp_234_fu_2264_p4 = {{w16_V_q0[127:120]}};

assign tmp_235_fu_2278_p4 = {{w16_V_q0[135:128]}};

assign tmp_236_fu_2292_p4 = {{w16_V_q0[143:136]}};

assign tmp_237_fu_2306_p4 = {{w16_V_q0[151:144]}};

assign tmp_238_fu_2320_p4 = {{w16_V_q0[159:152]}};

assign tmp_239_fu_2334_p4 = {{w16_V_q0[167:160]}};

assign tmp_240_fu_2348_p4 = {{w16_V_q0[175:168]}};

assign tmp_241_fu_2362_p4 = {{w16_V_q0[183:176]}};

assign tmp_242_fu_2376_p4 = {{w16_V_q0[191:184]}};

assign tmp_243_fu_2390_p4 = {{w16_V_q0[199:192]}};

assign tmp_244_fu_2404_p4 = {{w16_V_q0[207:200]}};

assign tmp_245_fu_2418_p4 = {{w16_V_q0[215:208]}};

assign tmp_246_fu_2432_p4 = {{w16_V_q0[223:216]}};

assign tmp_247_fu_2446_p4 = {{w16_V_q0[231:224]}};

assign tmp_248_fu_2460_p4 = {{w16_V_q0[239:232]}};

assign tmp_249_fu_2474_p4 = {{w16_V_q0[247:240]}};

assign tmp_250_fu_2488_p4 = {{w16_V_q0[255:248]}};

assign tmp_251_fu_2502_p4 = {{w16_V_q0[263:256]}};

assign tmp_252_fu_2516_p4 = {{w16_V_q0[271:264]}};

assign tmp_253_fu_2530_p4 = {{w16_V_q0[279:272]}};

assign tmp_254_fu_2544_p4 = {{w16_V_q0[287:280]}};

assign tmp_255_fu_2558_p4 = {{w16_V_q0[295:288]}};

assign tmp_256_fu_2572_p4 = {{w16_V_q0[303:296]}};

assign tmp_257_fu_2586_p4 = {{w16_V_q0[311:304]}};

assign tmp_258_fu_2600_p4 = {{w16_V_q0[319:312]}};

assign tmp_259_fu_2614_p4 = {{w16_V_q0[327:320]}};

assign tmp_260_fu_2628_p4 = {{w16_V_q0[335:328]}};

assign tmp_261_fu_2642_p4 = {{w16_V_q0[343:336]}};

assign tmp_262_fu_2656_p4 = {{w16_V_q0[351:344]}};

assign tmp_263_fu_2670_p4 = {{w16_V_q0[359:352]}};

assign tmp_264_fu_2684_p4 = {{w16_V_q0[367:360]}};

assign tmp_265_fu_2698_p4 = {{w16_V_q0[375:368]}};

assign tmp_266_fu_2712_p4 = {{w16_V_q0[383:376]}};

assign tmp_267_fu_2726_p4 = {{w16_V_q0[391:384]}};

assign tmp_268_fu_2740_p4 = {{w16_V_q0[399:392]}};

assign tmp_269_fu_2754_p4 = {{w16_V_q0[407:400]}};

assign tmp_270_fu_2768_p4 = {{w16_V_q0[415:408]}};

assign tmp_271_fu_2782_p4 = {{w16_V_q0[423:416]}};

assign tmp_272_fu_2796_p4 = {{w16_V_q0[431:424]}};

assign tmp_273_fu_2810_p4 = {{w16_V_q0[439:432]}};

assign tmp_274_fu_2824_p4 = {{w16_V_q0[447:440]}};

assign tmp_275_fu_2838_p4 = {{w16_V_q0[455:448]}};

assign tmp_276_fu_2852_p4 = {{w16_V_q0[463:456]}};

assign tmp_277_fu_2866_p4 = {{w16_V_q0[471:464]}};

assign tmp_278_fu_2880_p4 = {{w16_V_q0[479:472]}};

assign tmp_279_fu_2894_p4 = {{w16_V_q0[487:480]}};

assign tmp_280_fu_2908_p4 = {{w16_V_q0[495:488]}};

assign tmp_281_fu_2922_p4 = {{w16_V_q0[503:496]}};

assign tmp_6_fu_2936_p4 = {{w16_V_q0[508:504]}};

assign trunc_ln332_fu_2052_p1 = w16_V_q0[7:0];

assign w16_V_address0 = zext_ln332_fu_2046_p1;

assign zext_ln317_fu_1951_p1 = i1_0_i_reg_1106;

assign zext_ln332_fu_2046_p1 = in_index_reg_1885;

assign zext_ln340_fu_3604_p1 = i_ic_0_i_reg_1896;

endmodule //conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config16_s
