00:42:47 INFO  : Registering command handlers for SDK TCF services
00:42:47 INFO  : Launching XSCT server: xsct.bat -interactive X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\temp_xsdb_launch_script.tcl
00:42:49 INFO  : XSCT server has started successfully.
00:42:50 INFO  : Successfully done setting XSCT server connection channel  
00:42:50 INFO  : Processing command line option -hwspec X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf.
00:42:50 INFO  : Successfully done setting SDK workspace  
00:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:44:36 INFO  : 'fpga -state' command is executed.
00:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:37 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:44:37 INFO  : 'jtag frequency' command is executed.
00:44:37 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:37 INFO  : Context for 'APU' is selected.
00:44:37 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:37 INFO  : Context for 'APU' is selected.
00:44:37 INFO  : 'stop' command is executed.
00:44:37 INFO  : 'ps7_init' command is executed.
00:44:37 INFO  : 'ps7_post_config' command is executed.
00:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:37 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:37 INFO  : Memory regions updated for context APU
00:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:37 INFO  : 'con' command is executed.
00:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:44:37 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:45:18 INFO  : Disconnected from the channel tcfchan#1.
00:45:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:45:20 INFO  : 'fpga -state' command is executed.
00:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:20 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:45:20 INFO  : 'jtag frequency' command is executed.
00:45:20 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:20 INFO  : Context for 'APU' is selected.
00:45:21 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:21 INFO  : Context for 'APU' is selected.
00:45:21 INFO  : 'stop' command is executed.
00:45:22 INFO  : 'ps7_init' command is executed.
00:45:22 INFO  : 'ps7_post_config' command is executed.
00:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:22 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:22 INFO  : Memory regions updated for context APU
00:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:22 INFO  : 'con' command is executed.
00:45:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:45:22 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:46:22 INFO  : Disconnected from the channel tcfchan#2.
00:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:46:23 INFO  : 'fpga -state' command is executed.
00:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:24 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:46:24 INFO  : 'jtag frequency' command is executed.
00:46:24 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:24 INFO  : Context for 'APU' is selected.
00:46:25 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:46:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:25 INFO  : Context for 'APU' is selected.
00:46:25 INFO  : 'stop' command is executed.
00:46:25 INFO  : 'ps7_init' command is executed.
00:46:25 INFO  : 'ps7_post_config' command is executed.
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:26 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:26 INFO  : Memory regions updated for context APU
00:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:26 INFO  : 'con' command is executed.
00:46:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:46:26 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:47:03 INFO  : Disconnected from the channel tcfchan#3.
00:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:47:04 INFO  : 'fpga -state' command is executed.
00:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:04 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:47:04 INFO  : 'jtag frequency' command is executed.
00:47:04 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:04 INFO  : Context for 'APU' is selected.
00:47:05 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:05 INFO  : Context for 'APU' is selected.
00:47:05 INFO  : 'stop' command is executed.
00:47:06 INFO  : 'ps7_init' command is executed.
00:47:06 INFO  : 'ps7_post_config' command is executed.
00:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:06 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:06 INFO  : Memory regions updated for context APU
00:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:06 INFO  : 'con' command is executed.
00:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:47:06 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:52:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1727391125093,  Project:1727389901340
00:52:17 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:52:19 INFO  : Copied contents of X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:52:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:52:25 INFO  : 
00:52:26 INFO  : Updating hardware inferred compiler options for app.
00:52:26 INFO  : Clearing existing target manager status.
00:52:26 INFO  : Closing and re-opening the MSS file of ther project app_bsp
00:52:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:52:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:53:09 INFO  : Disconnected from the channel tcfchan#4.
00:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:53:17 INFO  : 'fpga -state' command is executed.
00:53:21 INFO  : Memory regions updated for context APU
00:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:53:23 INFO  : 'fpga -state' command is executed.
00:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:26 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:53:26 INFO  : 'jtag frequency' command is executed.
00:53:26 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:26 INFO  : Context for 'APU' is selected.
00:53:26 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:26 INFO  : Context for 'APU' is selected.
00:53:26 INFO  : 'stop' command is executed.
00:53:26 INFO  : 'ps7_init' command is executed.
00:53:26 INFO  : 'ps7_post_config' command is executed.
00:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:27 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:27 INFO  : Memory regions updated for context APU
00:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:27 INFO  : 'con' command is executed.
00:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:53:27 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:53:49 INFO  : Disconnected from the channel tcfchan#5.
00:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:51 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:53:51 INFO  : 'jtag frequency' command is executed.
00:53:51 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:53:53 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:53:53 INFO  : Context for 'APU' is selected.
00:53:55 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:55 INFO  : Context for 'APU' is selected.
00:53:55 INFO  : 'stop' command is executed.
00:53:55 INFO  : 'ps7_init' command is executed.
00:53:55 INFO  : 'ps7_post_config' command is executed.
00:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:55 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:55 INFO  : Memory regions updated for context APU
00:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:55 INFO  : 'con' command is executed.
00:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:53:55 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:59:01 INFO  : Disconnected from the channel tcfchan#6.
00:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:02 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:59:02 INFO  : 'jtag frequency' command is executed.
00:59:02 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:59:05 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:05 INFO  : Context for 'APU' is selected.
00:59:05 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:59:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:05 INFO  : Context for 'APU' is selected.
00:59:05 INFO  : 'stop' command is executed.
00:59:05 INFO  : 'ps7_init' command is executed.
00:59:05 INFO  : 'ps7_post_config' command is executed.
00:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:05 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:06 INFO  : Memory regions updated for context APU
00:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:06 INFO  : 'con' command is executed.
00:59:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:59:06 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:59:16 INFO  : Disconnected from the channel tcfchan#7.
00:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:18 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:59:18 INFO  : 'jtag frequency' command is executed.
00:59:18 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:59:20 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:20 INFO  : Context for 'APU' is selected.
00:59:20 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:59:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:20 INFO  : Context for 'APU' is selected.
00:59:20 INFO  : 'stop' command is executed.
00:59:21 INFO  : 'ps7_init' command is executed.
00:59:21 INFO  : 'ps7_post_config' command is executed.
00:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:21 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:21 INFO  : Memory regions updated for context APU
00:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:21 INFO  : 'con' command is executed.
00:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

00:59:21 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
00:59:47 INFO  : Disconnected from the channel tcfchan#8.
00:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:49 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
00:59:49 INFO  : 'jtag frequency' command is executed.
00:59:49 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
00:59:51 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:51 INFO  : Context for 'APU' is selected.
00:59:51 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:59:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:51 INFO  : Context for 'APU' is selected.
00:59:52 INFO  : 'stop' command is executed.
00:59:54 INFO  : 'ps7_init' command is executed.
00:59:54 INFO  : 'ps7_post_config' command is executed.
00:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:59:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:56 ERROR : Memory write error at 0x100000. AP transaction timeout
00:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
----------------End of Script----------------

01:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:02 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:00:02 INFO  : 'jtag frequency' command is executed.
01:00:02 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:00:06 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:00:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:00:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:22 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:00:22 INFO  : 'jtag frequency' command is executed.
01:00:22 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:00:26 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:00:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:52 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:00:52 INFO  : 'jtag frequency' command is executed.
01:00:52 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:00:54 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:54 INFO  : Context for 'APU' is selected.
01:00:54 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:54 INFO  : Context for 'APU' is selected.
01:00:54 INFO  : 'stop' command is executed.
01:00:55 INFO  : 'ps7_init' command is executed.
01:00:55 INFO  : 'ps7_post_config' command is executed.
01:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:55 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:55 INFO  : Memory regions updated for context APU
01:00:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:55 INFO  : 'con' command is executed.
01:00:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:00:55 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:30:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1727393416066,  Project:1727391125093
01:30:33 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:32:12 INFO  : Copied contents of X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:32:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:32:17 INFO  : 
01:32:17 INFO  : Updating hardware inferred compiler options for app.
01:32:17 INFO  : Clearing existing target manager status.
01:32:17 INFO  : Closing and re-opening the MSS file of ther project app_bsp
01:32:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:32:20 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:34:20 INFO  : Disconnected from the channel tcfchan#9.
01:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:21 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:34:21 INFO  : 'jtag frequency' command is executed.
01:34:21 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:34:24 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:24 INFO  : Context for 'APU' is selected.
01:34:24 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:24 INFO  : Context for 'APU' is selected.
01:34:24 INFO  : 'stop' command is executed.
01:34:25 INFO  : 'ps7_init' command is executed.
01:34:25 INFO  : 'ps7_post_config' command is executed.
01:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:25 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:25 INFO  : Memory regions updated for context APU
01:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:25 INFO  : 'con' command is executed.
01:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:34:25 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:35:37 INFO  : Disconnected from the channel tcfchan#10.
01:35:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:39 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:35:39 INFO  : 'jtag frequency' command is executed.
01:35:39 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:35:41 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:35:41 INFO  : Context for 'APU' is selected.
01:35:41 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:41 INFO  : Context for 'APU' is selected.
01:35:41 INFO  : 'stop' command is executed.
01:35:41 INFO  : 'ps7_init' command is executed.
01:35:41 INFO  : 'ps7_post_config' command is executed.
01:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:42 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:42 INFO  : Memory regions updated for context APU
01:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:42 INFO  : 'con' command is executed.
01:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:35:42 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:36:58 INFO  : Disconnected from the channel tcfchan#11.
01:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:59 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:36:59 INFO  : 'jtag frequency' command is executed.
01:36:59 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:37:02 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:02 INFO  : Context for 'APU' is selected.
01:37:02 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:02 INFO  : Context for 'APU' is selected.
01:37:02 INFO  : 'stop' command is executed.
01:37:04 INFO  : 'ps7_init' command is executed.
01:37:04 INFO  : 'ps7_post_config' command is executed.
01:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:06 ERROR : Memory write error at 0x100000. AP transaction timeout
01:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
----------------End of Script----------------

01:37:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:12 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:37:12 INFO  : 'jtag frequency' command is executed.
01:37:12 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:37:16 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:37:16 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:24 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:37:24 INFO  : 'jtag frequency' command is executed.
01:37:24 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:37:26 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:37:27 INFO  : Context for 'APU' is selected.
01:37:27 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:37:27 INFO  : 'configparams force-mem-access 1' command is executed.
01:37:27 INFO  : Context for 'APU' is selected.
01:37:27 INFO  : 'stop' command is executed.
01:37:27 INFO  : 'ps7_init' command is executed.
01:37:27 INFO  : 'ps7_post_config' command is executed.
01:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:27 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:37:28 INFO  : Memory regions updated for context APU
01:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:37:28 INFO  : 'con' command is executed.
01:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:37:28 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:38:35 INFO  : Disconnected from the channel tcfchan#12.
01:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:36 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:38:36 INFO  : 'jtag frequency' command is executed.
01:38:36 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:38:39 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:39 INFO  : Context for 'APU' is selected.
01:38:39 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:39 INFO  : Context for 'APU' is selected.
01:38:39 INFO  : 'stop' command is executed.
01:38:39 INFO  : 'ps7_init' command is executed.
01:38:39 INFO  : 'ps7_post_config' command is executed.
01:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:39 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:39 INFO  : Memory regions updated for context APU
01:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:40 INFO  : 'con' command is executed.
01:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:38:40 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:44:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1727394250981,  Project:1727393416066
01:44:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:44:31 INFO  : Copied contents of X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:44:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:44:37 INFO  : 
01:44:38 INFO  : Updating hardware inferred compiler options for app.
01:44:38 INFO  : Clearing existing target manager status.
01:44:38 INFO  : Closing and re-opening the MSS file of ther project app_bsp
01:44:38 INFO  : Closing and re-opening the MSS file of ther project app_bsp
01:44:38 INFO  : Closing and re-opening the MSS file of ther project app_bsp
01:44:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:44:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:45:14 INFO  : Disconnected from the channel tcfchan#13.
01:45:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:16 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
01:45:16 INFO  : 'jtag frequency' command is executed.
01:45:16 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
01:45:18 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:18 INFO  : Context for 'APU' is selected.
01:45:18 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:18 INFO  : Context for 'APU' is selected.
01:45:18 INFO  : 'stop' command is executed.
01:45:19 INFO  : 'ps7_init' command is executed.
01:45:19 INFO  : 'ps7_post_config' command is executed.
01:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:19 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:19 INFO  : Memory regions updated for context APU
01:45:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:19 INFO  : 'con' command is executed.
01:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

01:45:19 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
01:45:53 INFO  : Disconnected from the channel tcfchan#14.
20:35:13 INFO  : Registering command handlers for SDK TCF services
20:35:14 INFO  : Launching XSCT server: xsct.bat -interactive X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\temp_xsdb_launch_script.tcl
20:35:17 INFO  : XSCT server has started successfully.
20:35:20 INFO  : Successfully done setting XSCT server connection channel  
20:35:20 INFO  : Processing command line option -hwspec X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper.hdf.
20:35:20 INFO  : Successfully done setting SDK workspace  
20:35:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:09 INFO  : Jtag cable 'Digilent Eclypse Z7 210393AD769EA' is selected.
20:36:09 INFO  : 'jtag frequency' command is executed.
20:36:09 INFO  : Sourcing of 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:36:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1' command is executed.
20:36:12 INFO  : FPGA configured successfully with bitstream "X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:36:12 INFO  : Context for 'APU' is selected.
20:36:12 INFO  : Hardware design information is loaded from 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:12 INFO  : Context for 'APU' is selected.
20:36:12 INFO  : 'stop' command is executed.
20:36:13 INFO  : 'ps7_init' command is executed.
20:36:13 INFO  : 'ps7_post_config' command is executed.
20:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:13 INFO  : The application 'X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA" && level==0} -index 1
fpga -file X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
loadhw -hw X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
dow X:/FPGA/EZ7/uart2_2019_1/uart2_2019_1.sdk/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:13 INFO  : Memory regions updated for context APU
20:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:14 INFO  : 'con' command is executed.
20:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Eclypse Z7 210393AD769EA"} -index 0
con
----------------End of Script----------------

20:36:14 INFO  : Launch script is exported to file 'X:\FPGA\EZ7\uart2_2019_1\uart2_2019_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_app.elf_on_local.tcl'
20:47:40 INFO  : Disconnected from the channel tcfchan#1.
