INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_infrstrct_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/common/uart_pkttrace_dump/rtl/uart_serializer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_serializer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_source
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_sink.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sink
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/new/config.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/network_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/ifu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l15.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/lsu.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/l2.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/chipset_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/uart16550_define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/jtag.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/chipset/include/mc_define.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/piton_system.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sources_1/imports/design/include/dmbr_define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/manycore/cross_module.tmp.h" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/test_infrstrct/test_infrstrct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/uart_serializer/uart_serializer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_serializer_top_helper
INFO: [VRFC 10-311] analyzing module uart_serializer_top
WARNING: [VRFC 10-535] constant expression cannot contain a hierarchical identifier [/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/uart_serializer/uart_serializer_top.v:172]
WARNING: [VRFC 10-535] constant expression cannot contain a hierarchical identifier [/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.srcs/sim_1/imports/uart_serializer/uart_serializer_top.v:174]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
