{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/wave_gen.v " "Source file: d:/soc/wave_gen/wave_gen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/nios_core.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/nios_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573024110 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522573024110 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/wave_gen.v " "Source file: d:/soc/wave_gen/wave_gen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/nios_core.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/nios_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573025144 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522573025144 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/wave_gen.v " "Source file: d:/soc/wave_gen/wave_gen.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/nios_core.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/nios_core.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v " "Source file: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1522573026166 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1522573026166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522573028855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522573028865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 16:57:08 2018 " "Processing started: Sun Apr 01 16:57:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522573028865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573028865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_gen -c wave_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_gen -c wave_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573028866 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1522573033496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/nios_core.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/nios_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core " "Found entity 1: nios_core" {  } { { "nios_core/synthesis/nios_core.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_irq_mapper " "Found entity 1: nios_core_irq_mapper" {  } { { "nios_core/synthesis/submodules/nios_core_irq_mapper.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1 " "Found entity 1: nios_core_mm_interconnect_1" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_core_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_rsp_mux " "Found entity 1: nios_core_mm_interconnect_1_rsp_mux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065157 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_rsp_demux " "Found entity 1: nios_core_mm_interconnect_1_rsp_demux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_cmd_mux " "Found entity 1: nios_core_mm_interconnect_1_cmd_mux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_cmd_demux " "Found entity 1: nios_core_mm_interconnect_1_cmd_demux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065198 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_core_mm_interconnect_1_router_001_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065225 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_1_router_001 " "Found entity 2: nios_core_mm_interconnect_1_router_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_1_router_default_decode " "Found entity 1: nios_core_mm_interconnect_1_router_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065234 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_1_router " "Found entity 2: nios_core_mm_interconnect_1_router" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0 " "Found entity 1: nios_core_mm_interconnect_0" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_core_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_core/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_core/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_core_mm_interconnect_0_rsp_mux_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_mux " "Found entity 1: nios_core_mm_interconnect_0_rsp_mux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_demux_004 " "Found entity 1: nios_core_mm_interconnect_0_rsp_demux_004" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_004.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_core_mm_interconnect_0_rsp_demux_002" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_002.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_core_mm_interconnect_0_rsp_demux_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_rsp_demux " "Found entity 1: nios_core_mm_interconnect_0_rsp_demux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_core_mm_interconnect_0_cmd_mux_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_cmd_mux " "Found entity 1: nios_core_mm_interconnect_0_cmd_mux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_core_mm_interconnect_0_cmd_demux_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_cmd_demux " "Found entity 1: nios_core_mm_interconnect_0_cmd_demux" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065510 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065510 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065510 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065510 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_core/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_core/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_core_mm_interconnect_0_router_004_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065575 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_0_router_004 " "Found entity 2: nios_core_mm_interconnect_0_router_004" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_core_mm_interconnect_0_router_003_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065586 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_0_router_003 " "Found entity 2: nios_core_mm_interconnect_0_router_003" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_core_mm_interconnect_0_router_002_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065598 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_0_router_002 " "Found entity 2: nios_core_mm_interconnect_0_router_002" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_core_mm_interconnect_0_router_001_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065610 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_0_router_001 " "Found entity 2: nios_core_mm_interconnect_0_router_001" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1522573065617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_mm_interconnect_0_router_default_decode " "Found entity 1: nios_core_mm_interconnect_0_router_default_decode" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065623 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_mm_interconnect_0_router " "Found entity 2: nios_core_mm_interconnect_0_router" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_timer " "Found entity 1: nios_core_timer" {  } { { "nios_core/synthesis/submodules/nios_core_timer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_sysid_qsys " "Found entity 1: nios_core_sysid_qsys" {  } { { "nios_core/synthesis/submodules/nios_core_sysid_qsys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_sw " "Found entity 1: nios_core_sw" {  } { { "nios_core/synthesis/submodules/nios_core_sw.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_onchip_memory2 " "Found entity 1: nios_core_onchip_memory2" {  } { { "nios_core/synthesis/submodules/nios_core_onchip_memory2.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2 " "Found entity 1: nios_core_nios2_gen2" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573065671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573065671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_ic_data_module " "Found entity 1: nios_core_nios2_gen2_cpu_ic_data_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_nios2_gen2_cpu_ic_tag_module " "Found entity 2: nios_core_nios2_gen2_cpu_ic_tag_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_core_nios2_gen2_cpu_bht_module " "Found entity 3: nios_core_nios2_gen2_cpu_bht_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_core_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: nios_core_nios2_gen2_cpu_register_bank_a_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_core_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: nios_core_nios2_gen2_cpu_register_bank_b_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_core_nios2_gen2_cpu_dc_tag_module " "Found entity 6: nios_core_nios2_gen2_cpu_dc_tag_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_core_nios2_gen2_cpu_dc_data_module " "Found entity 7: nios_core_nios2_gen2_cpu_dc_data_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_core_nios2_gen2_cpu_dc_victim_module " "Found entity 8: nios_core_nios2_gen2_cpu_dc_victim_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_core_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: nios_core_nios2_gen2_cpu_nios2_oci_debug" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_core_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: nios_core_nios2_gen2_cpu_nios2_oci_break" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_core_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: nios_core_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_core_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: nios_core_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_core_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: nios_core_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_core_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: nios_core_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_core_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: nios_core_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_core_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: nios_core_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_core_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: nios_core_nios2_gen2_cpu_nios2_oci_pib" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_core_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: nios_core_nios2_gen2_cpu_nios2_oci_im" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_core_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: nios_core_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_core_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: nios_core_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_core_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: nios_core_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_core_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: nios_core_nios2_gen2_cpu_nios2_ocimem" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_core_nios2_gen2_cpu_nios2_oci " "Found entity 26: nios_core_nios2_gen2_cpu_nios2_oci" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_core_nios2_gen2_cpu " "Found entity 27: nios_core_nios2_gen2_cpu" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: nios_core_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: nios_core_nios2_gen2_cpu_debug_slave_tck" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: nios_core_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_mult_cell " "Found entity 1: nios_core_nios2_gen2_cpu_mult_cell" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_nios2_gen2_cpu_test_bench " "Found entity 1: nios_core_nios2_gen2_cpu_test_bench" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_ledr " "Found entity 1: nios_core_ledr" {  } { { "nios_core/synthesis/submodules/nios_core_ledr.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_ledg " "Found entity 1: nios_core_ledg" {  } { { "nios_core/synthesis/submodules/nios_core_ledg.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_key.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_key " "Found entity 1: nios_core_key" {  } { { "nios_core/synthesis/submodules/nios_core_key.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_core/synthesis/submodules/nios_core_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_jtag_uart_sim_scfifo_w " "Found entity 1: nios_core_jtag_uart_sim_scfifo_w" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069206 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_jtag_uart_scfifo_w " "Found entity 2: nios_core_jtag_uart_scfifo_w" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069206 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_core_jtag_uart_sim_scfifo_r " "Found entity 3: nios_core_jtag_uart_sim_scfifo_r" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069206 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_core_jtag_uart_scfifo_r " "Found entity 4: nios_core_jtag_uart_scfifo_r" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069206 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_core_jtag_uart " "Found entity 5: nios_core_jtag_uart" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_i2c_sda " "Found entity 1: nios_core_i2c_sda" {  } { { "nios_core/synthesis/submodules/nios_core_i2c_sda.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_i2c_scl " "Found entity 1: nios_core_i2c_scl" {  } { { "nios_core/synthesis/submodules/nios_core_i2c_scl.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_data_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/nios_core_data_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_data_buffer " "Found entity 1: nios_core_data_buffer" {  } { { "nios_core/synthesis/submodules/nios_core_data_buffer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_data_buffer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/audio_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/audio_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_adc " "Found entity 1: audio_adc" {  } { { "nios_core/synthesis/submodules/audio_adc.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_dac " "Found entity 1: audio_dac" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "nios_core/synthesis/submodules/audio_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_if.v(91) " "Verilog HDL information at audio_if.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522573069283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_if.v(107) " "Verilog HDL information at audio_if.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522573069284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/audio_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_core/synthesis/submodules/audio_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_if " "Found entity 1: audio_if" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_core/synthesis/submodules/nios_core_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_altpll_sys_dffpipe_l2c " "Found entity 1: nios_core_altpll_sys_dffpipe_l2c" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069309 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_altpll_sys_stdsync_sv6 " "Found entity 2: nios_core_altpll_sys_stdsync_sv6" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069309 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_core_altpll_sys_altpll_v5h2 " "Found entity 3: nios_core_altpll_sys_altpll_v5h2" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069309 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_core_altpll_sys " "Found entity 4: nios_core_altpll_sys" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_core/synthesis/submodules/nios_core_altpll_audio.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_core/synthesis/submodules/nios_core_altpll_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_core_altpll_audio_dffpipe_l2c " "Found entity 1: nios_core_altpll_audio_dffpipe_l2c" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069334 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_core_altpll_audio_stdsync_sv6 " "Found entity 2: nios_core_altpll_audio_stdsync_sv6" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069334 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_core_altpll_audio_altpll_7d42 " "Found entity 3: nios_core_altpll_audio_altpll_7d42" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069334 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_core_altpll_audio " "Found entity 4: nios_core_altpll_audio" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069334 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wave_gen.v(449) " "Verilog HDL warning at wave_gen.v(449): extended using \"x\" or \"z\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 449 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522573069342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wave_gen.v(450) " "Verilog HDL warning at wave_gen.v(450): extended using \"x\" or \"z\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1522573069343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573069349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573069349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave_gen " "Elaborating entity \"wave_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522573069985 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 wave_gen.v(219) " "Output port \"HEX0\" at wave_gen.v(219) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069998 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 wave_gen.v(220) " "Output port \"HEX1\" at wave_gen.v(220) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069998 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 wave_gen.v(221) " "Output port \"HEX2\" at wave_gen.v(221) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 wave_gen.v(222) " "Output port \"HEX3\" at wave_gen.v(222) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 wave_gen.v(223) " "Output port \"HEX4\" at wave_gen.v(223) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 wave_gen.v(224) " "Output port \"HEX5\" at wave_gen.v(224) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 wave_gen.v(225) " "Output port \"HEX6\" at wave_gen.v(225) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 wave_gen.v(226) " "Output port \"HEX7\" at wave_gen.v(226) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B wave_gen.v(255) " "Output port \"VGA_B\" at wave_gen.v(255) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573069999 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G wave_gen.v(258) " "Output port \"VGA_G\" at wave_gen.v(258) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R wave_gen.v(260) " "Output port \"VGA_R\" at wave_gen.v(260) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR wave_gen.v(326) " "Output port \"OTG_ADDR\" at wave_gen.v(326) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 326 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR wave_gen.v(337) " "Output port \"DRAM_ADDR\" at wave_gen.v(337) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA wave_gen.v(338) " "Output port \"DRAM_BA\" at wave_gen.v(338) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM wave_gen.v(344) " "Output port \"DRAM_DQM\" at wave_gen.v(344) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070000 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR wave_gen.v(349) " "Output port \"SRAM_ADDR\" at wave_gen.v(349) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR wave_gen.v(358) " "Output port \"FL_ADDR\" at wave_gen.v(358) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT wave_gen.v(206) " "Output port \"SMA_CLKOUT\" at wave_gen.v(206) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN wave_gen.v(231) " "Output port \"LCD_EN\" at wave_gen.v(231) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS wave_gen.v(233) " "Output port \"LCD_RS\" at wave_gen.v(233) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW wave_gen.v(234) " "Output port \"LCD_RW\" at wave_gen.v(234) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS wave_gen.v(237) " "Output port \"UART_CTS\" at wave_gen.v(237) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD wave_gen.v(240) " "Output port \"UART_TXD\" at wave_gen.v(240) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070001 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK wave_gen.v(249) " "Output port \"SD_CLK\" at wave_gen.v(249) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK wave_gen.v(257) " "Output port \"VGA_CLK\" at wave_gen.v(257) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS wave_gen.v(259) " "Output port \"VGA_HS\" at wave_gen.v(259) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS wave_gen.v(262) " "Output port \"VGA_VS\" at wave_gen.v(262) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK wave_gen.v(273) " "Output port \"EEP_I2C_SCLK\" at wave_gen.v(273) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N wave_gen.v(327) " "Output port \"OTG_CS_N\" at wave_gen.v(327) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N wave_gen.v(328) " "Output port \"OTG_WR_N\" at wave_gen.v(328) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N wave_gen.v(329) " "Output port \"OTG_RD_N\" at wave_gen.v(329) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N wave_gen.v(331) " "Output port \"OTG_RST_N\" at wave_gen.v(331) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070002 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N wave_gen.v(339) " "Output port \"DRAM_CAS_N\" at wave_gen.v(339) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE wave_gen.v(340) " "Output port \"DRAM_CKE\" at wave_gen.v(340) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK wave_gen.v(341) " "Output port \"DRAM_CLK\" at wave_gen.v(341) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 341 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N wave_gen.v(342) " "Output port \"DRAM_CS_N\" at wave_gen.v(342) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 342 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N wave_gen.v(345) " "Output port \"DRAM_RAS_N\" at wave_gen.v(345) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N wave_gen.v(346) " "Output port \"DRAM_WE_N\" at wave_gen.v(346) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N wave_gen.v(350) " "Output port \"SRAM_CE_N\" at wave_gen.v(350) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N wave_gen.v(352) " "Output port \"SRAM_LB_N\" at wave_gen.v(352) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070003 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N wave_gen.v(353) " "Output port \"SRAM_OE_N\" at wave_gen.v(353) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N wave_gen.v(354) " "Output port \"SRAM_UB_N\" at wave_gen.v(354) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N wave_gen.v(355) " "Output port \"SRAM_WE_N\" at wave_gen.v(355) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N wave_gen.v(359) " "Output port \"FL_CE_N\" at wave_gen.v(359) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N wave_gen.v(361) " "Output port \"FL_OE_N\" at wave_gen.v(361) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 361 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N wave_gen.v(364) " "Output port \"FL_WE_N\" at wave_gen.v(364) has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522573070004 "|wave_gen"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT wave_gen.v(244) " "Bidirectional port \"PS2_DAT\" at wave_gen.v(244) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070007 "|wave_gen"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 wave_gen.v(246) " "Bidirectional port \"PS2_DAT2\" at wave_gen.v(246) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070007 "|wave_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core nios_core:u0 " "Elaborating entity \"nios_core\" for hierarchy \"nios_core:u0\"" {  } { { "wave_gen.v" "u0" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_audio nios_core:u0\|nios_core_altpll_audio:altpll_audio " "Elaborating entity \"nios_core_altpll_audio\" for hierarchy \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\"" {  } { { "nios_core/synthesis/nios_core.v" "altpll_audio" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_audio_stdsync_sv6 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_core_altpll_audio_stdsync_sv6\" for hierarchy \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_stdsync_sv6:stdsync2\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "stdsync2" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_audio_dffpipe_l2c nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_stdsync_sv6:stdsync2\|nios_core_altpll_audio_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_core_altpll_audio_dffpipe_l2c\" for hierarchy \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_stdsync_sv6:stdsync2\|nios_core_altpll_audio_dffpipe_l2c:dffpipe3\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "dffpipe3" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_audio_altpll_7d42 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1 " "Elaborating entity \"nios_core_altpll_audio_altpll_7d42\" for hierarchy \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "sd1" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_sys nios_core:u0\|nios_core_altpll_sys:altpll_sys " "Elaborating entity \"nios_core_altpll_sys\" for hierarchy \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\"" {  } { { "nios_core/synthesis/nios_core.v" "altpll_sys" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_sys_stdsync_sv6 nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_core_altpll_sys_stdsync_sv6\" for hierarchy \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "stdsync2" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_sys_dffpipe_l2c nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_stdsync_sv6:stdsync2\|nios_core_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_core_altpll_sys_dffpipe_l2c\" for hierarchy \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_stdsync_sv6:stdsync2\|nios_core_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "dffpipe3" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_altpll_sys_altpll_v5h2 nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1 " "Elaborating entity \"nios_core_altpll_sys_altpll_v5h2\" for hierarchy \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\"" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "sd1" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_if nios_core:u0\|audio_if:audio " "Elaborating entity \"audio_if\" for hierarchy \"nios_core:u0\|audio_if:audio\"" {  } { { "nios_core/synthesis/nios_core.v" "audio" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_dac nios_core:u0\|audio_if:audio\|audio_dac:dac_inst " "Elaborating entity \"audio_dac\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\"" {  } { { "nios_core/synthesis/submodules/audio_if.v" "dac_inst" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070757 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 audio_dac.v(99) " "Verilog HDL assignment warning at audio_dac.v(99): truncated value with size 32 to match size of target (5)" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522573070760 "|wave_gen|nios_core:u0|audio_if:audio|audio_dac:dac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_fifo nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo " "Elaborating entity \"audio_fifo\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\"" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "dac_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573070826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "nios_core/synthesis/submodules/audio_fifo.v" "dcfifo_component" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\"" {  } { { "nios_core/synthesis/submodules/audio_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573072077 ""}  } { { "nios_core/synthesis/submodules/audio_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573072077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r4k1 " "Found entity 1: dcfifo_r4k1" {  } { { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573072298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573072298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r4k1 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated " "Elaborating entity \"dcfifo_r4k1\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573072498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573072498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_r4k1.tdf" "rdptr_g1p" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573072700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573072700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_r4k1.tdf" "wrptr_g1p" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv61 " "Found entity 1: altsyncram_iv61" {  } { { "db/altsyncram_iv61.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_iv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573072922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573072922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv61 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|altsyncram_iv61:fifo_ram " "Elaborating entity \"altsyncram_iv61\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|altsyncram_iv61:fifo_ram\"" {  } { { "db/dcfifo_r4k1.tdf" "fifo_ram" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573072933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "d:/soc/wave_gen/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_r4k1.tdf" "rs_dgwp" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "d:/soc/wave_gen/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_r4k1.tdf" "wraclr" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "d:/soc/wave_gen/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_r4k1.tdf" "ws_dgrp" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe17" { Text "d:/soc/wave_gen/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "d:/soc/wave_gen/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_r4k1.tdf" "rdempty_eq_comp1_lsb" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "d:/soc/wave_gen/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573073856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573073856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_a66\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|cmpr_a66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_r4k1.tdf" "rdempty_eq_comp1_msb" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573073867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "d:/soc/wave_gen/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573074162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573074162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_r4k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573074174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_adc nios_core:u0\|audio_if:audio\|audio_adc:adc_inst " "Elaborating entity \"audio_adc\" for hierarchy \"nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\"" {  } { { "nios_core/synthesis/submodules/audio_if.v" "adc_inst" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573074313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 audio_adc.v(73) " "Verilog HDL assignment warning at audio_adc.v(73): truncated value with size 32 to match size of target (5)" {  } { { "nios_core/synthesis/submodules/audio_adc.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_adc.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522573074315 "|wave_gen|nios_core:u0|audio_if:audio|audio_adc:adc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 audio_adc.v(89) " "Verilog HDL assignment warning at audio_adc.v(89): truncated value with size 32 to match size of target (5)" {  } { { "nios_core/synthesis/submodules/audio_adc.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_adc.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522573074315 "|wave_gen|nios_core:u0|audio_if:audio|audio_adc:adc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_data_buffer nios_core:u0\|nios_core_data_buffer:data_buffer " "Elaborating entity \"nios_core_data_buffer\" for hierarchy \"nios_core:u0\|nios_core_data_buffer:data_buffer\"" {  } { { "nios_core/synthesis/nios_core.v" "data_buffer" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573075537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_data_buffer.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_data_buffer.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573075847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_data_buffer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_data_buffer.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573075901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_core_data_buffer.hex " "Parameter \"init_file\" = \"nios_core_data_buffer.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573075901 ""}  } { { "nios_core/synthesis/submodules/nios_core_data_buffer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_data_buffer.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573075901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tg1 " "Found entity 1: altsyncram_0tg1" {  } { { "db/altsyncram_0tg1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_0tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573076110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573076110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tg1 nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram\|altsyncram_0tg1:auto_generated " "Elaborating entity \"altsyncram_0tg1\" for hierarchy \"nios_core:u0\|nios_core_data_buffer:data_buffer\|altsyncram:the_altsyncram\|altsyncram_0tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573076118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_i2c_scl nios_core:u0\|nios_core_i2c_scl:i2c_scl " "Elaborating entity \"nios_core_i2c_scl\" for hierarchy \"nios_core:u0\|nios_core_i2c_scl:i2c_scl\"" {  } { { "nios_core/synthesis/nios_core.v" "i2c_scl" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573076854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_i2c_sda nios_core:u0\|nios_core_i2c_sda:i2c_sda " "Elaborating entity \"nios_core_i2c_sda\" for hierarchy \"nios_core:u0\|nios_core_i2c_sda:i2c_sda\"" {  } { { "nios_core/synthesis/nios_core.v" "i2c_sda" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573076895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_jtag_uart nios_core:u0\|nios_core_jtag_uart:jtag_uart " "Elaborating entity \"nios_core_jtag_uart\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\"" {  } { { "nios_core/synthesis/nios_core.v" "jtag_uart" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573076944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_jtag_uart_scfifo_w nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w " "Elaborating entity \"nios_core_jtag_uart_scfifo_w\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "the_nios_core_jtag_uart_scfifo_w" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573077058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "wfifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573077743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573077777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573077777 ""}  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573077777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "d:/soc/wave_gen/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573077969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573077969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573077978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "d:/soc/wave_gen/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573078055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573078055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "d:/soc/wave_gen/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573078069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "d:/soc/wave_gen/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573078159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573078159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "d:/soc/wave_gen/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573078177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "d:/soc/wave_gen/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573078396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573078396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "d:/soc/wave_gen/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573078417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573078613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573078613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "d:/soc/wave_gen/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573078630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "d:/soc/wave_gen/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573078895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573078895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_w:the_nios_core_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "d:/soc/wave_gen/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573078912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_jtag_uart_scfifo_r nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_r:the_nios_core_jtag_uart_scfifo_r " "Elaborating entity \"nios_core_jtag_uart_scfifo_r\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|nios_core_jtag_uart_scfifo_r:the_nios_core_jtag_uart_scfifo_r\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "the_nios_core_jtag_uart_scfifo_r" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573079025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "nios_core_jtag_uart_alt_jtag_atlantic" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573080231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573080324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573080324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573080324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573080324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573080324 ""}  } { { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573080324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573082744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573082789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573082905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_core:u0\|nios_core_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_core_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573082955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_key nios_core:u0\|nios_core_key:key " "Elaborating entity \"nios_core_key\" for hierarchy \"nios_core:u0\|nios_core_key:key\"" {  } { { "nios_core/synthesis/nios_core.v" "key" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573082995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_ledg nios_core:u0\|nios_core_ledg:ledg " "Elaborating entity \"nios_core_ledg\" for hierarchy \"nios_core:u0\|nios_core_ledg:ledg\"" {  } { { "nios_core/synthesis/nios_core.v" "ledg" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_ledr nios_core:u0\|nios_core_ledr:ledr " "Elaborating entity \"nios_core_ledr\" for hierarchy \"nios_core:u0\|nios_core_ledr:ledr\"" {  } { { "nios_core/synthesis/nios_core.v" "ledr" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\"" {  } { { "nios_core/synthesis/nios_core.v" "mm_clock_crossing_bridge" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2 " "Elaborating entity \"nios_core_nios2_gen2\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\"" {  } { { "nios_core/synthesis/nios_core.v" "nios2_gen2" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573083978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu " "Elaborating entity \"nios_core_nios2_gen2_cpu\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2.v" "cpu" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573084168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_test_bench nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_test_bench:the_nios_core_nios2_gen2_cpu_test_bench " "Elaborating entity \"nios_core_nios2_gen2_cpu_test_bench\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_test_bench:the_nios_core_nios2_gen2_cpu_test_bench\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_test_bench" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 6040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573085656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_ic_data_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data " "Elaborating entity \"nios_core_nios2_gen2_cpu_ic_data_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_ic_data" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 7042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573085866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573085955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573086212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573086212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_data_module:nios_core_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573086220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_ic_tag_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag " "Elaborating entity \"nios_core_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_ic_tag" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 7108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573086513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573086640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_bad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573086926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573086926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_ic_tag_module:nios_core_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573086935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_bht_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht " "Elaborating entity \"nios_core_nios2_gen2_cpu_bht_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_bht" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 7306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573087158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573087245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573087480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573087480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_bht_module:nios_core_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573087490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_register_bank_a_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"nios_core_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_register_bank_a" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 8274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573087697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573087764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573088024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573088024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_a_module:nios_core_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573088033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_register_bank_b_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_b_module:nios_core_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"nios_core_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_register_bank_b_module:nios_core_nios2_gen2_cpu_register_bank_b\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_register_bank_b" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 8292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573088272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_mult_cell nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell " "Elaborating entity \"nios_core_nios2_gen2_cpu_mult_cell\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_mult_cell" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 8859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573088405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573088634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "d:/soc/wave_gen/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573088898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573088898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573088926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "d:/soc/wave_gen/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573089283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573089493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573089614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573089723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573089946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573090574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573090697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573090965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573091196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573091289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573091389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573091629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573093165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573093618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573093823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573094004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573094144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573094352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573094709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_dc_tag_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag " "Elaborating entity \"nios_core_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_dc_tag" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 9489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573103380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573103380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vic1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated " "Elaborating entity \"altsyncram_vic1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_tag_module:nios_core_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_dc_data_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data " "Elaborating entity \"nios_core_nios2_gen2_cpu_dc_data_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_dc_data" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 9555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573103951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573103951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_data_module:nios_core_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573103960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_dc_victim_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim " "Elaborating entity \"nios_core_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_dc_victim" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 9667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573104225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573104293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573104547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573104547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_dc_victim_module:nios_core_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573104556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 10446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573104802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_debug nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_debug" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573105038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573105211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_break nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_break:the_nios_core_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_break:the_nios_core_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_break" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573105409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_xbrk nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_xbrk:the_nios_core_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_xbrk:the_nios_core_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_xbrk" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573105726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_dbrk nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dbrk:the_nios_core_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dbrk:the_nios_core_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_dbrk" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573105897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_itrace nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_itrace:the_nios_core_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_itrace:the_nios_core_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573106082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_dtrace nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_core_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_core_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_dtrace" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573106263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_td_mode nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_core_nios2_gen2_cpu_nios2_oci_dtrace\|nios_core_nios2_gen2_cpu_nios2_oci_td_mode:nios_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_dtrace:the_nios_core_nios2_gen2_cpu_nios2_oci_dtrace\|nios_core_nios2_gen2_cpu_nios2_oci_td_mode:nios_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573106621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_fifo nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573106811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_fifo:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo\|nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_pib nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_pib:the_nios_core_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_pib:the_nios_core_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_pib" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_oci_im nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_im:the_nios_core_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_im:the_nios_core_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_im" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_avalon_reg nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_avalon_reg:the_nios_core_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_avalon_reg:the_nios_core_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_avalon_reg" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573107992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_nios2_ocimem nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"nios_core_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_ocimem" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_ociram_sp_ram_module nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"nios_core_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "nios_core_nios2_gen2_cpu_ociram_sp_ram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573108795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573108795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_ocimem:the_nios_core_nios2_gen2_cpu_nios2_ocimem\|nios_core_nios2_gen2_cpu_ociram_sp_ram_module:nios_core_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_debug_slave_wrapper nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"nios_core_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_debug_slave_wrapper" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_debug_slave_tck nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|nios_core_nios2_gen2_cpu_debug_slave_tck:the_nios_core_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"nios_core_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|nios_core_nios2_gen2_cpu_debug_slave_tck:the_nios_core_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_nios_core_nios2_gen2_cpu_debug_slave_tck" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573108992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_nios2_gen2_cpu_debug_slave_sysclk nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|nios_core_nios2_gen2_cpu_debug_slave_sysclk:the_nios_core_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"nios_core_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|nios_core_nios2_gen2_cpu_debug_slave_sysclk:the_nios_core_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" "the_nios_core_nios2_gen2_cpu_debug_slave_sysclk" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573109275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" "nios_core_nios2_gen2_cpu_debug_slave_phy" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573109592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573109649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573110171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_debug_slave_wrapper:the_nios_core_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_core_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573110781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_onchip_memory2 nios_core:u0\|nios_core_onchip_memory2:onchip_memory2 " "Elaborating entity \"nios_core_onchip_memory2\" for hierarchy \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\"" {  } { { "nios_core/synthesis/nios_core.v" "onchip_memory2" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573111109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_onchip_memory2.v" "the_altsyncram" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573111199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "nios_core/synthesis/submodules/nios_core_onchip_memory2.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573111254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_core_onchip_memory2.hex " "Parameter \"init_file\" = \"nios_core_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573111254 ""}  } { { "nios_core/synthesis/submodules/nios_core_onchip_memory2.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573111254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2bh1 " "Found entity 1: altsyncram_2bh1" {  } { { "db/altsyncram_2bh1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_2bh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573111566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573111566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2bh1 nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated " "Elaborating entity \"altsyncram_2bh1\" for hierarchy \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573111575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "d:/soc/wave_gen/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573116566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573116566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_2bh1.tdf" "decode3" { Text "d:/soc/wave_gen/db/altsyncram_2bh1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573116579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "d:/soc/wave_gen/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573116779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573116779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"nios_core:u0\|nios_core_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_2bh1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_2bh1.tdf" "mux2" { Text "d:/soc/wave_gen/db/altsyncram_2bh1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573116793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_sw nios_core:u0\|nios_core_sw:sw " "Elaborating entity \"nios_core_sw\" for hierarchy \"nios_core:u0\|nios_core_sw:sw\"" {  } { { "nios_core/synthesis/nios_core.v" "sw" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573119777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_sysid_qsys nios_core:u0\|nios_core_sysid_qsys:sysid_qsys " "Elaborating entity \"nios_core_sysid_qsys\" for hierarchy \"nios_core:u0\|nios_core_sysid_qsys:sysid_qsys\"" {  } { { "nios_core/synthesis/nios_core.v" "sysid_qsys" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573119851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_timer nios_core:u0\|nios_core_timer:timer " "Elaborating entity \"nios_core_timer\" for hierarchy \"nios_core:u0\|nios_core_timer:timer\"" {  } { { "nios_core/synthesis/nios_core.v" "timer" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573119899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_core_mm_interconnect_0\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_core/synthesis/nios_core.v" "mm_interconnect_0" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573119980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_avalon_slave_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "altpll_sys_pll_slave_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_s0_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "timer_s1_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_buffer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:data_buffer_s1_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "data_buffer_s1_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573121965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_slave_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_agent_rsp_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_agent_rdata_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "altpll_sys_pll_slave_agent_rdata_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 2470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_s0_agent_rsp_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "mm_clock_crossing_bridge_s0_agent_rsp_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573122924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router:router " "Elaborating entity \"nios_core_mm_interconnect_0_router\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router:router\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "router" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_default_decode nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router:router\|nios_core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router:router\|nios_core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_core_mm_interconnect_0_router_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "router_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_001_default_decode nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_001:router_001\|nios_core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_001:router_001\|nios_core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_002 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_core_mm_interconnect_0_router_002\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "router_002" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_002_default_decode nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_002:router_002\|nios_core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_002:router_002\|nios_core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_003 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_core_mm_interconnect_0_router_003\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "router_003" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_003_default_decode nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_003:router_003\|nios_core_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_003:router_003\|nios_core_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_004 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_core_mm_interconnect_0_router_004\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "router_004" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_router_004_default_decode nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_004:router_004\|nios_core_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_router_004:router_004\|nios_core_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_instruction_master_limiter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "nios2_gen2_instruction_master_limiter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573127996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_avalon_slave_burst_adapter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_burst_adapter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:audio_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_cmd_demux nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_core_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "cmd_demux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_cmd_demux_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "cmd_demux_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_cmd_mux nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_core_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "cmd_mux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" "arb" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_cmd_mux_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_core_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "cmd_mux_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_demux nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_demux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_demux_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_demux_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_demux_002 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_demux_002" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_demux_004 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_demux_004\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_demux_004" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_mux nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_mux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573128966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_rsp_mux_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "rsp_mux_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_avalon_slave_rsp_width_adapter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_rsp_width_adapter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522573129428 "|wave_gen|nios_core:u0|nios_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522573129431 "|wave_gen|nios_core:u0|nios_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522573129431 "|wave_gen|nios_core:u0|nios_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:audio_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:audio_avalon_slave_cmd_width_adapter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "audio_avalon_slave_cmd_width_adapter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "crosser" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573129920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_avalon_st_adapter nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "avalon_st_adapter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_avalon_st_adapter_001 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_core_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_0:mm_interconnect_0\|nios_core_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_core_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1 nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios_core_mm_interconnect_1\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios_core/synthesis/nios_core.v" "mm_interconnect_1" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_m0_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573130962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "ledg_s1_translator" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_m0_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ledg_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ledg_s1_agent\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "ledg_s1_agent" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ledg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:ledg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "ledg_s1_agent_rsp_fifo" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_router nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router:router " "Elaborating entity \"nios_core_mm_interconnect_1_router\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router:router\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "router" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_router_default_decode nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router:router\|nios_core_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_1_router_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router:router\|nios_core_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_router_001 nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios_core_mm_interconnect_1_router_001\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router_001:router_001\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "router_001" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_router_001_default_decode nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router_001:router_001\|nios_core_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_core_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_router_001:router_001\|nios_core_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_m0_limiter\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "mm_clock_crossing_bridge_m0_limiter" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573131950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_cmd_demux nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios_core_mm_interconnect_1_cmd_demux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "cmd_demux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_cmd_mux nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios_core_mm_interconnect_1_cmd_mux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "cmd_mux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_rsp_demux nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios_core_mm_interconnect_1_rsp_demux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "rsp_demux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_mm_interconnect_1_rsp_mux nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios_core_mm_interconnect_1_rsp_mux\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" "rsp_mux" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv" "arb" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_core:u0\|nios_core_mm_interconnect_1:mm_interconnect_1\|nios_core_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_core_irq_mapper nios_core:u0\|nios_core_irq_mapper:irq_mapper " "Elaborating entity \"nios_core_irq_mapper\" for hierarchy \"nios_core:u0\|nios_core_irq_mapper:irq_mapper\"" {  } { { "nios_core/synthesis/nios_core.v" "irq_mapper" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_core:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_core:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_core/synthesis/nios_core.v" "rst_controller" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_core:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_core:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_core/synthesis/nios_core.v" "rst_controller_002" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573132847 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_core_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_core_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "the_nios_core_nios2_gen2_cpu_nios2_oci_itrace" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1522573139863 "|wave_gen|nios_core:u0|nios_core_nios2_gen2:nios2_gen2|nios_core_nios2_gen2_cpu:cpu|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci|nios_core_nios2_gen2_cpu_nios2_oci_itrace:the_nios_core_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522573143487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.04.01.16:59:17 Progress: Loading sld561a8820/alt_sld_fab_wrapper_hw.tcl " "2018.04.01.16:59:17 Progress: Loading sld561a8820/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573158002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573166157 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573166998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573173336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573173835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573174367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573174982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573175018 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573175042 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1522573175917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld561a8820/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld561a8820/alt_sld_fab.v" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573176957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573176957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573177412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573177412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573177432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573177432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573177734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573177734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573178144 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573178144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573178144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "d:/soc/wave_gen/db/ip/sld561a8820/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573178475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573178475 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1522573207790 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1522573207790 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522573207789 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573207796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573207796 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573207796 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1522573207796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573207947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573207947 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573207947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_kvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573208220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573208220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573208365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573208365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40d1 " "Found entity 1: altsyncram_40d1" {  } { { "db/altsyncram_40d1.tdf" "" { Text "d:/soc/wave_gen/db/altsyncram_40d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573208570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573208570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573208970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573208971 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573208971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "d:/soc/wave_gen/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573209167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573209167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573209414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_mult_cell:the_nios_core_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573209415 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522573209415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "d:/soc/wave_gen/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522573209595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573209595 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1522573214326 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1522573214326 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1522573214535 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1522573214535 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1522573214535 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1522573214535 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1522573214536 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522573214612 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 266 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 267 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 250 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "bidirectional pin \"EEP_I2C_SDAT\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 274 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "bidirectional pin \"ENET0_MDIO\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 284 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "bidirectional pin \"ENET1_MDIO\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 302 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "bidirectional pin \"EX_IO\[0\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "bidirectional pin \"EX_IO\[1\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "bidirectional pin \"EX_IO\[2\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "bidirectional pin \"EX_IO\[3\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "bidirectional pin \"EX_IO\[4\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "bidirectional pin \"EX_IO\[5\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "bidirectional pin \"EX_IO\[6\]\" has no driver" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1522573215253 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1522573215253 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 59 2 0 } } { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 63 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_t57.tdf" 32 2 0 } } { "nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 398 -1 0 } } { "nios_core/synthesis/submodules/nios_core_jtag_uart.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_jtag_uart.v" 352 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_pjc.tdf" 32 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 7712 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "d:/soc/wave_gen/db/a_graycounter_pjc.tdf" 44 2 0 } } { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 2618 -1 0 } } { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 4058 -1 0 } } { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 5963 -1 0 } } { "nios_core/synthesis/submodules/nios_core_timer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_timer.v" 167 -1 0 } } { "nios_core/synthesis/submodules/nios_core_timer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_timer.v" 176 -1 0 } } { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 5869 -1 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 272 -1 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 260 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522573215428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522573215429 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Node \"PS2_CLK~synth\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573227104 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Node \"PS2_CLK2~synth\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 245 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573227104 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1522573227104 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] VCC " "Pin \"LEDG\[8\]\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 255 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 256 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 257 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 329 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 341 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 342 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 355 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 361 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 362 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Pin \"FL_WP_N\" is stuck at VCC" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522573227111 "|wave_gen|FL_WP_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522573227111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573228847 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "564 " "564 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522573242420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573243773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1522573245108 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1522573245108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573245801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/soc/wave_gen/output_files/wave_gen.map.smsg " "Generated suppressed messages file d:/soc/wave_gen/output_files/wave_gen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573250301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522573263506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522573263506 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 294 0 0 } } { "nios_core/synthesis/nios_core.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 196 0 0 } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1522573264803 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 308 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 314 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522573266193 "|wave_gen|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522573266193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7963 " "Implemented 7963 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "143 " "Implemented 143 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6838 " "Implemented 6838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_RAMS" "632 " "Implemented 632 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522573266196 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1522573266196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522573266196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 368 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 368 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522573266663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 17:01:06 2018 " "Processing ended: Sun Apr 01 17:01:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522573266663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:58 " "Elapsed time: 00:03:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522573266663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:21 " "Total CPU time (on all processors): 00:04:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522573266663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522573266663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1522573271642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522573271653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 17:01:09 2018 " "Processing started: Sun Apr 01 17:01:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522573271653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522573271653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522573271653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522573273742 ""}
{ "Info" "0" "" "Project  = wave_gen" {  } {  } 0 0 "Project  = wave_gen" 0 0 "Fitter" 0 0 1522573273743 ""}
{ "Info" "0" "" "Revision = wave_gen" {  } {  } 0 0 "Revision = wave_gen" 0 0 "Fitter" 0 0 1522573273744 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1522573274484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wave_gen EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"wave_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522573274737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522573274925 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522573274926 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573275125 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522573275125 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573275131 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573275131 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522573275131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522573276453 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573278528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522573278528 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573278619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573278619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573278619 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573278619 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522573278619 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522573278664 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25808 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25810 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25812 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25814 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25816 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25818 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25820 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25822 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25824 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25826 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25828 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25830 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25832 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25834 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25836 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25838 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25840 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25842 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25844 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25846 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25847 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25848 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25849 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25850 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25851 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25852 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25853 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25854 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25855 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25856 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25857 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25858 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25859 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25860 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25861 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25862 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25863 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25864 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573281627 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1522573281627 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 " "The input ports of the PLL nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 and the PLL nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 ARESET " "PLL nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 and PLL nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 have different input signals for input port ARESET" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1522573283228 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1522573283228 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 0 Pin_Y2 " "PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1522573283553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284555 ""}  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284555 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284555 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284556 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|request_bit~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|request_bit~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~1 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~1" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~1 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~1" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~2" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~3 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~3" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~2" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~4 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~4" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~5 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~5" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573284556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284556 ""}  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284558 ""}  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284558 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284558 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284558 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284558 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284558 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 3098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284559 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284559 ""}  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284559 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node nios_core:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 9461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284559 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284559 ""}  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284559 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284560 ""}  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|fifo_clear " "Destination node nios_core:u0\|audio_if:audio\|fifo_clear" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573284560 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284560 ""}  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|audio_if:audio\|fifo_clear  " "Automatically promoted node nios_core:u0\|audio_if:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~9 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~9" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573284562 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284562 ""}  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284564 ""}  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284564 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 96 2 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 13029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|adcfifo_writedata\[0\]~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|adcfifo_writedata\[0\]~2" {  } { { "nios_core/synthesis/submodules/audio_adc.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_adc.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 13044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284564 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 96 2 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 9075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|reg_readdata~13 " "Destination node nios_core:u0\|audio_if:audio\|reg_readdata~13" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284565 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284565 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 6662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284566 ""}  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 597 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 3103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_hub.vhd" 1570 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_hub.vhd" 1570 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284566 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573284566 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573284566 ""}  } { { "sld_hub.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573284567 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 1010 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573284567 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 282 0 0 } } { "nios_core/synthesis/nios_core.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 171 0 0 } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 270 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522573287602 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573290562 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1522573290562 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573290570 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522573307661 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL G14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 314 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 278 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 373 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 317 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 319 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573308499 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1522573308499 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "102 " "Following 102 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573308530 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522573308530 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1522573310056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 88 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522573310191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 17:01:50 2018 " "Processing ended: Sun Apr 01 17:01:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522573310191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522573310191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522573310191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522573310191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522573314168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522573314188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 17:01:52 2018 " "Processing started: Sun Apr 01 17:01:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522573314188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1522573314188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1522573314189 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1522573314758 ""}
{ "Info" "0" "" "Project  = wave_gen" {  } {  } 0 0 "Project  = wave_gen" 0 0 "Fitter" 0 0 1522573314759 ""}
{ "Info" "0" "" "Revision = wave_gen" {  } {  } 0 0 "Revision = wave_gen" 0 0 "Fitter" 0 0 1522573314760 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1522573317210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wave_gen EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"wave_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522573317462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522573317650 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522573317650 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573317882 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522573317882 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573317886 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] port" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1522573317886 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 150 -1 0 } } { "" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522573317886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522573319060 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522573319085 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1522573321216 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522573321216 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573321280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573321280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573321280 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1522573321280 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522573321280 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522573321311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522573324682 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1222 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25828 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25830 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25832 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25834 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25836 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25838 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25840 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25842 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25844 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25846 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25848 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25850 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25852 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25854 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25856 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25858 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25860 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25862 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25864 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1219 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25866 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 372 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25867 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25868 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1087 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25869 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25870 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25871 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25872 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1091 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25873 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25874 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25875 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25876 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25877 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25878 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25879 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25880 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25881 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1100 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25882 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25883 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 378 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25884 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1522573328101 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1522573328101 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 " "The input ports of the PLL nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 and the PLL nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 ARESET " "PLL nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|pll7 and PLL nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 have different input signals for input port ARESET" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1522573329713 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1522573329713 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 0 Pin_Y2 " "PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1522573330033 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r4k1 " "Entity dcfifo_r4k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573333716 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1522573333716 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522573334166 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522573334213 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522573334253 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522573334439 ""}
{ "Info" "ISTA_SDC_FOUND" "wave_gen.sdc " "Reading SDC File: 'wave_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522573334791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573334813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573334813 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573334813 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1522573334813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1522573334814 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac AUD_BCLK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573334939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522573334939 "|wave_gen|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[0\] AUD_DACLRCK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573334939 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1522573334939 "|wave_gen|AUD_DACLRCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1522573335377 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522573335389 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.250 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " "  54.250 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " " 100.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      VGA_CLK " "  40.000      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522573335391 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522573335391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337971 ""}  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337971 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337972 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337972 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|nios_core_altpll_sys_altpll_v5h2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337972 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|request_bit~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|request_bit~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~0" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~1 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~1" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~1 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~1" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~2" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~3 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~3" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_index~2" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~4 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~4" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~5 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|shift_data_to_dac~5" {  } { { "nios_core/synthesis/submodules/audio_dac.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_dac.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337972 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573337972 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337972 ""}  } { { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 25667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337972 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337974 ""}  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337974 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337974 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337974 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337974 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337975 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 24646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337975 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 3098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337975 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337975 ""}  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_002\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0 " "Destination node nios_core:u0\|altera_reset_controller:rst_controller_002\|WideOr0~0" {  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 9461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337976 ""}  } { { "nios_core/synthesis/submodules/altera_reset_controller.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337976 ""}  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_core:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|fifo_clear " "Destination node nios_core:u0\|audio_if:audio\|fifo_clear" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573337976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337976 ""}  } { { "nios_core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|audio_if:audio\|fifo_clear  " "Automatically promoted node nios_core:u0\|audio_if:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|always1~0" {  } { { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 8851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~0" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~2" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~3" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~4" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~5" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~6" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~7" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~8" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|data32_from_adcfifo~9 " "Destination node nios_core:u0\|audio_if:audio\|data32_from_adcfifo~9" {  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337978 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1522573337978 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337978 ""}  } { { "nios_core/synthesis/submodules/audio_if.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0 " "Destination node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_r4k1.tdf" "" { Text "d:/soc/wave_gen/db/dcfifo_r4k1.tdf" 96 2 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 13029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337980 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|adcfifo_writedata\[0\]~2 " "Destination node nios_core:u0\|audio_if:audio\|audio_adc:adc_inst\|adcfifo_writedata\[0\]~2" {  } { { "nios_core/synthesis/submodules/audio_adc.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/audio_adc.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 13044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337980 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337980 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "d:/soc/wave_gen/db/dffpipe_3dc.tdf" 33 9 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337980 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337981 ""}  } { { "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.v" 597 -1 0 } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_core:u0\|nios_core_nios2_gen2:nios2_gen2\|nios_core_nios2_gen2_cpu:cpu\|nios_core_nios2_gen2_cpu_nios2_oci:the_nios_core_nios2_gen2_cpu_nios2_oci\|nios_core_nios2_gen2_cpu_nios2_oci_debug:the_nios_core_nios2_gen2_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 3103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|prev_reset  " "Automatically promoted node nios_core:u0\|nios_core_altpll_audio:altpll_audio\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|readdata\[0\]~2 " "Destination node nios_core:u0\|nios_core_altpll_audio:altpll_audio\|readdata\[0\]~2" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337981 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337981 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337981 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|prev_reset  " "Automatically promoted node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1522573337981 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_core:u0\|nios_core_altpll_sys:altpll_sys\|readdata\[0\]~2 " "Destination node nios_core:u0\|nios_core_altpll_sys:altpll_sys\|readdata\[0\]~2" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 12850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1522573337981 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1522573337981 ""}  } { { "nios_core/synthesis/submodules/nios_core_altpll_sys.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_sys.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 7082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522573337981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522573342963 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522573343002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522573343005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522573343056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522573343140 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522573343224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522573344917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 Block RAM " "Packed 49 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1522573344958 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1522573344958 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1522573344958 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1522573344958 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522573344958 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"nios_core:u0\|nios_core_altpll_audio:altpll_audio\|nios_core_altpll_audio_altpll_7d42:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 150 -1 0 } } { "nios_core/synthesis/submodules/nios_core_altpll_audio.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_altpll_audio.v" 282 0 0 } } { "nios_core/synthesis/nios_core.v" "" { Text "d:/soc/wave_gen/nios_core/synthesis/nios_core.v" 171 0 0 } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 430 0 0 } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 270 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1522573347695 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1522573351452 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1522573351452 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573351457 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522573351530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522573366990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573375212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522573375595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522573439718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:05 " "Fitter placement operations ending: elapsed time is 00:01:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573439719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522573445931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "d:/soc/wave_gen/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522573480076 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522573480076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1522573507253 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522573507253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573507261 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 29.21 " "Total time spent on timing analysis during the Fitter is 29.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522573508253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522573508526 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522573512311 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522573512323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522573515945 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522573522109 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522573528636 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "163 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL G14 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 314 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 278 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 373 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 317 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 319 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 363 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1522573529541 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1522573529541 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "102 " "Following 102 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 274 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 284 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 343 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 351 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 360 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 266 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "wave_gen.v" "" { Text "d:/soc/wave_gen/wave_gen.v" 269 0 0 } } { "temporary_test_loc" "" { Generic "d:/soc/wave_gen/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1522573529570 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1522573529570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/soc/wave_gen/output_files/wave_gen.fit.smsg " "Generated suppressed messages file d:/soc/wave_gen/output_files/wave_gen.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522573531840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1498 " "Peak virtual memory: 1498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522573540498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 17:05:40 2018 " "Processing ended: Sun Apr 01 17:05:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522573540498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522573540498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:39 " "Total CPU time (on all processors): 00:04:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522573540498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522573540498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1522573543964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522573543973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 17:05:43 2018 " "Processing started: Sun Apr 01 17:05:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522573543973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1522573543973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wave_gen -c wave_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1522573543974 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1522573558469 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1522573558776 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1522573558973 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1522573559712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522573560252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 17:06:00 2018 " "Processing ended: Sun Apr 01 17:06:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522573560252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522573560252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522573560252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1522573560252 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1522573561527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1522573564156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522573564166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 01 17:06:02 2018 " "Processing started: Sun Apr 01 17:06:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522573564166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573564166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wave_gen -c wave_gen " "Command: quartus_sta wave_gen -c wave_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573564167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1522573564693 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573567715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573567902 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573567902 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r4k1 " "Entity dcfifo_r4k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1522573570545 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573570545 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573570918 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573570977 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/nios_core_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571039 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_core/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'nios_core/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571166 ""}
{ "Info" "ISTA_SDC_FOUND" "wave_gen.sdc " "Reading SDC File: 'wave_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571482 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573571492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{u0\|altpll_sys\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\} \{u0\|altpll_sys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573571492 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1522573571492 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571493 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac AUD_BCLK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573571586 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571586 "|wave_gen|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] AUD_DACLRCK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573571587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571587 "|wave_gen|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573571863 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1522573571877 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522573572118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.234 " "Worst-case setup slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.234               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.518               0.000 CLOCK_50  " "   16.518               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.585               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   19.585               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.863               0.000 altera_reserved_tck  " "   44.863               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   88.509               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   88.509               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573572992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573572992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.321               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.376               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    0.405               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573573236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.612 " "Worst-case recovery slack is 5.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.612               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    5.612               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.440               0.000 CLOCK_50  " "   17.440               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.453               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   47.453               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.622               0.000 altera_reserved_tck  " "   47.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.119               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   96.119               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573573324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 CLOCK_50  " "    0.800               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 altera_reserved_tck  " "    1.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.496               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    1.496               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.703               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    2.703               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    2.879               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573573434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.618 " "Worst-case minimum pulse width slack is 4.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.618               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    4.618               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 CLOCK_50  " "    9.681               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.812               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.812               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 VGA_CLK  " "   35.790               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.703               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   49.703               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573573461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573573461 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.632 ns " "Worst Case Available Settling Time: 13.632 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573574862 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573574862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522573574897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573575027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573579157 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac AUD_BCLK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573580239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573580239 "|wave_gen|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] AUD_DACLRCK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573580239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573580239 "|wave_gen|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573580270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.911 " "Worst-case setup slack is 1.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.911               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.806               0.000 CLOCK_50  " "   16.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.172               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   20.172               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.468               0.000 altera_reserved_tck  " "   45.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   89.380               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   89.380               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573580847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573580847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.326               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.337               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK_50  " "    0.353               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    0.354               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573581088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.079 " "Worst-case recovery slack is 6.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.079               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    6.079               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.637               0.000 CLOCK_50  " "   17.637               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.957               0.000 altera_reserved_tck  " "   47.957               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.032               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   48.032               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.537               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   96.537               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573581179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.735 " "Worst-case removal slack is 0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.735               0.000 CLOCK_50  " "    0.735               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 altera_reserved_tck  " "    1.080               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    1.346               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.416               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    2.416               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    2.555               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573581307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.653 " "Worst-case minimum pulse width slack is 4.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.653               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    4.653               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 CLOCK_50  " "    9.689               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.806               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.806               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.790               0.000 VGA_CLK  " "   35.790               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 altera_reserved_tck  " "   49.479               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.695               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   49.695               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573581346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573581346 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.179 ns " "Worst Case Available Settling Time: 14.179 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573583011 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573583011 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1522573583060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac AUD_BCLK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|bit_to_dac is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573583947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573583947 "|wave_gen|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] AUD_DACLRCK " "Register nios_core:u0\|audio_if:audio\|audio_dac:dac_inst\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_r4k1:auto_generated\|rdptr_g\[7\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1522573583948 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573583948 "|wave_gen|AUD_DACLRCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573583978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.598 " "Worst-case setup slack is 5.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.598               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    5.598               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.277               0.000 CLOCK_50  " "   18.277               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.320               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   23.320               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.801               0.000 altera_reserved_tck  " "   47.801               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.238               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   94.238               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573584249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    0.134               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.158               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    0.181               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573584486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.672 " "Worst-case recovery slack is 7.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.672               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    7.672               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.670               0.000 CLOCK_50  " "   18.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.106               0.000 altera_reserved_tck  " "   49.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.537               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   50.537               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.925               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   97.925               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573584588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.371 " "Worst-case removal slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 CLOCK_50  " "    0.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.559               0.000 altera_reserved_tck  " "    0.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "    0.705               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.441               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    1.441               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "    1.508               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573584732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\]  " "    4.749               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.239               0.000 CLOCK_50  " "    9.239               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.888               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\]  " "   26.888               0.000 u0\|altpll_audio\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.000               0.000 VGA_CLK  " "   36.000               0.000 VGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304               0.000 altera_reserved_tck  " "   49.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.752               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\]  " "   49.752               0.000 u0\|altpll_sys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1522573584809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573584809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 89 synchronizer chains. " "Report Metastability: Found 89 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 89 " "Number of Synchronizer Chains Found: 89" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.315" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.889 ns " "Worst Case Available Settling Time: 16.889 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1522573586784 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573586784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573589352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573589368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522573590535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 01 17:06:30 2018 " "Processing ended: Sun Apr 01 17:06:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522573590535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522573590535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522573590535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573590535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 553 s " "Quartus Prime Full Compilation was successful. 0 errors, 553 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1522573592592 ""}
