# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../project_1.srcs/Slow_Clk/imports/lab5.sim/Slow_Clk_Sim.vhd" \

# Do not sort compile order
nosort
