// Seed: 2045988129
module module_0;
  logic id_1;
  assign id_1 = id_1 * -1;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    output wire id_6,
    output wor id_7,
    output wire id_8,
    input supply1 id_9,
    input wand id_10,
    input wor id_11,
    input wire id_12,
    input wor id_13,
    input tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    output supply1 id_17,
    output uwire id_18,
    output supply0 id_19,
    output supply0 id_20
);
  wire [1 : (  1  )] id_22, id_23;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
