// Seed: 1880019778
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    output wand  id_3
);
  wire id_5;
  assign id_5 = (id_5);
  id_6 :
  assert property (@(id_6 or posedge {-1, 1, 1'd0, id_5, id_5} or id_5) (-1'b0))
  else;
endmodule
module module_1 #(
    parameter id_0 = 32'd25,
    parameter id_1 = 32'd88,
    parameter id_3 = 32'd74
) (
    input  tri0 _id_0,
    output tri  _id_1,
    output wire id_2,
    output wire _id_3,
    input  tri  id_4,
    output wand id_5
);
  struct packed {
    logic [id_3 : id_0] id_7;
    logic id_8;
    logic id_9;
  } [id_1 : -1] id_10;
  always id_10.id_8 <= id_0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_2
  );
endmodule
