Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Apr 16 13:47:32 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |          126 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                            Enable Signal                           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                    | reset_cond/M_reset_cond_in          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_beta/game_circle_clock/edge_rise/E[0]                         | reset_cond/Q[0]                     |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q[5]_i_1_n_0  | reset_cond/Q[0]                     |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                                    |                                     |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_6[0]                   | reset_cond/Q[0]                     |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_9[0]                   | reset_cond/Q[0]                     |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_8[0]                   | reset_cond/Q[0]                     |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_12[0]                  | reset_cond/Q[0]                     |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_11[0]                  | reset_cond/Q[0]                     |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1[0] | reset_cond/Q[0]                     |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/E[0]                                    | reset_cond/Q[0]                     |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | rst_btn_cond/M_ctr_q[0]_i_2__3_n_0                                 | rst_btn_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | p2_btn_cond/M_ctr_q[0]_i_2__2_n_0                                  | p2_btn_cond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | p1_btn_cond/sel                                                    | p1_btn_cond/sync/clear              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_7[0]                   | reset_cond/Q[0]                     |               12 |             29 |         2.42 |
|  clk_IBUF_BUFG | game_beta/game_controlunit/M_stage_q_reg[3]_10[0]                  | reset_cond/Q[0]                     |               12 |             29 |         2.42 |
|  clk_IBUF_BUFG |                                                                    | reset_cond/Q[0]                     |               26 |             85 |         3.27 |
+----------------+--------------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


