$date
	Sun Oct 23 06:29:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#885770
b1000 &
b1000 %
1$
b1000 !
1"
#885771
0"
#885774
b100 &
b100 %
#885778
b10 &
b10 %
#885782
b1 &
1#
b1 %
#885786
b0 &
b0 %
0#
0$
#1912397
b11101 !
1"
#1912398
b11101 &
b11101 %
1$
#1912399
0"
#1912402
b1011000 &
b1011000 %
#1912406
b101100 &
b101100 %
#1912410
b10110 &
b10110 %
#1912414
b1011 &
b1011 %
#1912418
b100010 &
b100010 %
#1912422
b10001 &
b10001 %
#1912426
b110100 &
b110100 %
#1912430
b11010 &
b11010 %
#1912434
b1101 &
b1101 %
#1912438
b101000 &
b101000 %
#1912442
b10100 &
b10100 %
#1912446
b1010 &
b1010 %
#1912450
b101 &
b101 %
#1912454
b10000 &
b10000 %
#1912458
b1000 &
b1000 %
#1912462
b100 &
b100 %
#1912466
b10 &
b10 %
#1912470
b1 &
1#
b1 %
#1912474
b0 &
b0 %
0#
0$
#2897612
b11 !
1"
#2897614
b11 &
b11 %
1$
#2897615
0"
#2897618
b1010 &
b1010 %
#2897622
b101 &
b101 %
#2897626
b10000 &
b10000 %
#2897630
b1000 &
b1000 %
#2897634
b100 &
b100 %
#2897638
b10 &
b10 %
#2897642
b1 &
b1 %
1#
#2897646
b0 &
0#
b0 %
0$
#4500012
