

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jan 28 19:06:31 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    23210|    23210|  0.232 ms|  0.232 ms|  23211|  23211|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |grp_cnn_Pipeline_1_fu_541                              |cnn_Pipeline_1                              |       44|       44|   0.440 us|   0.440 us|     44|     44|        no|
        |grp_cnn_Pipeline_2_fu_552                              |cnn_Pipeline_2                              |       35|       35|   0.350 us|   0.350 us|     35|     35|        no|
        |grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_586      |cnn_Pipeline_pad_for_rows_pad_for_cols      |      796|      796|   7.960 us|   7.960 us|    796|    796|        no|
        |grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_626  |cnn_Pipeline_clone_for_rows_clone_for_cols  |     1169|     1169|  11.690 us|  11.690 us|   1169|   1169|        no|
        |grp_dataflow_section_fu_709                            |dataflow_section                            |    19642|    19642|   0.196 ms|   0.196 ms|  19643|  19643|  dataflow|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1550|     1550|        47|          -|          -|    33|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+--------+-----+
|       Name      | BRAM_18K|  DSP  |   FF  |   LUT  | URAM|
+-----------------+---------+-------+-------+--------+-----+
|DSP              |        -|      -|      -|       -|    -|
|Expression       |        -|      -|      0|      46|    -|
|FIFO             |        -|      -|      -|       -|    -|
|Instance         |      104|   8018|  92480|  117980|    -|
|Memory           |      342|      -|   1176|     490|    0|
|Multiplexer      |        -|      -|      -|    5913|    -|
|Register         |        -|      -|     49|       -|    -|
+-----------------+---------+-------+-------+--------+-----+
|Total            |      446|   8018|  93705|  124429|    0|
+-----------------+---------+-------+-------+--------+-----+
|Available        |      120|     80|  35200|   17600|    0|
+-----------------+---------+-------+-------+--------+-----+
|Utilization (%)  |      371|  10022|    266|     706|    0|
+-----------------+---------+-------+-------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+--------------------------------------------+---------+------+-------+--------+-----+
    |                        Instance                       |                   Module                   | BRAM_18K|  DSP |   FF  |   LUT  | URAM|
    +-------------------------------------------------------+--------------------------------------------+---------+------+-------+--------+-----+
    |grp_cnn_Pipeline_1_fu_541                              |cnn_Pipeline_1                              |        0|     0|    229|     218|    0|
    |grp_cnn_Pipeline_2_fu_552                              |cnn_Pipeline_2                              |        0|     0|     26|     151|    0|
    |grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_626  |cnn_Pipeline_clone_for_rows_clone_for_cols  |        0|     0|    813|     956|    0|
    |grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_586      |cnn_Pipeline_pad_for_rows_pad_for_cols      |        0|     0|    688|     673|    0|
    |grp_dataflow_section_fu_709                            |dataflow_section                            |      104|  8018|  90642|  115908|    0|
    |mul_6ns_8ns_13_1_1_U3099                               |mul_6ns_8ns_13_1_1                          |        0|     0|      0|      41|    0|
    |urem_6ns_5ns_6_10_seq_1_U3098                          |urem_6ns_5ns_6_10_seq_1                     |        0|     0|     82|      33|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+------+-------+--------+-----+
    |Total                                                  |                                            |      104|  8018|  92480|  117980|    0|
    +-------------------------------------------------------+--------------------------------------------+---------+------+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pad_img0_U     |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_1_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_2_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_3_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_4_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_5_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_6_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_7_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_8_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_9_U   |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_10_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_11_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_12_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_13_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_14_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_15_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_16_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_17_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_18_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_19_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_20_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_21_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_22_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_23_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_24_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_25_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_26_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img0_27_U  |pad_img0_RAM_1WNR_AUTO_1R1W  |       12|   0|   0|    0|    45|   24|     1|         1080|
    |pad_img1_U     |pad_img1_RAM_AUTO_1R1W       |        3|   0|   0|    0|  1156|   24|     1|        27744|
    |pad_img2_U     |pad_img1_RAM_AUTO_1R1W       |        3|   0|   0|    0|  1156|   24|     1|        27744|
    |pad_img3_U     |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_1_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_2_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_3_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_4_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_5_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_6_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_7_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_8_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_9_U   |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_10_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_11_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_12_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_13_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_14_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_15_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_16_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_17_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_18_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_19_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_20_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_21_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_22_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_23_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_24_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_25_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_26_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_27_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_28_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_29_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_30_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_31_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_32_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_33_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_34_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_35_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_36_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_37_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_38_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_39_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_40_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_41_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_42_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_43_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_44_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_45_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_46_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_47_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    |pad_img3_48_U  |pad_img3_RAM_AUTO_1R1W       |        0|  24|  10|    0|    25|   24|     1|          600|
    +---------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                             |      342|1176| 490|    0|  4797| 1896|    79|       115128|
    +---------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln69_2_fu_970_p2                          |         +|   0|  0|  14|           6|           1|
    |add_ln69_3_fu_992_p2                          |         +|   0|  0|  14|           6|           6|
    |icmp_ln69_fu_976_p2                           |      icmp|   0|  0|  14|           6|           6|
    |ap_sync_grp_dataflow_section_fu_709_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_section_fu_709_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  46|          20|          15|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  113|         22|    1|         22|
    |arrayinit_curidx3_fu_206  |    9|          2|    6|         12|
    |pad_img0_10_address0      |   25|          5|    6|         30|
    |pad_img0_10_ce0           |   25|          5|    1|          5|
    |pad_img0_10_ce1           |    9|          2|    1|          2|
    |pad_img0_10_ce2           |    9|          2|    1|          2|
    |pad_img0_10_ce3           |    9|          2|    1|          2|
    |pad_img0_10_ce4           |    9|          2|    1|          2|
    |pad_img0_10_ce5           |    9|          2|    1|          2|
    |pad_img0_10_ce6           |    9|          2|    1|          2|
    |pad_img0_10_d0            |   14|          3|   24|         72|
    |pad_img0_10_we0           |   14|          3|    1|          3|
    |pad_img0_11_address0      |   25|          5|    6|         30|
    |pad_img0_11_ce0           |   25|          5|    1|          5|
    |pad_img0_11_ce1           |    9|          2|    1|          2|
    |pad_img0_11_ce2           |    9|          2|    1|          2|
    |pad_img0_11_ce3           |    9|          2|    1|          2|
    |pad_img0_11_ce4           |    9|          2|    1|          2|
    |pad_img0_11_ce5           |    9|          2|    1|          2|
    |pad_img0_11_ce6           |    9|          2|    1|          2|
    |pad_img0_11_d0            |   14|          3|   24|         72|
    |pad_img0_11_we0           |   14|          3|    1|          3|
    |pad_img0_12_address0      |   25|          5|    6|         30|
    |pad_img0_12_ce0           |   25|          5|    1|          5|
    |pad_img0_12_ce1           |    9|          2|    1|          2|
    |pad_img0_12_ce2           |    9|          2|    1|          2|
    |pad_img0_12_ce3           |    9|          2|    1|          2|
    |pad_img0_12_ce4           |    9|          2|    1|          2|
    |pad_img0_12_ce5           |    9|          2|    1|          2|
    |pad_img0_12_ce6           |    9|          2|    1|          2|
    |pad_img0_12_d0            |   14|          3|   24|         72|
    |pad_img0_12_we0           |   14|          3|    1|          3|
    |pad_img0_13_address0      |   25|          5|    6|         30|
    |pad_img0_13_ce0           |   25|          5|    1|          5|
    |pad_img0_13_ce1           |    9|          2|    1|          2|
    |pad_img0_13_ce2           |    9|          2|    1|          2|
    |pad_img0_13_ce3           |    9|          2|    1|          2|
    |pad_img0_13_ce4           |    9|          2|    1|          2|
    |pad_img0_13_ce5           |    9|          2|    1|          2|
    |pad_img0_13_ce6           |    9|          2|    1|          2|
    |pad_img0_13_d0            |   14|          3|   24|         72|
    |pad_img0_13_we0           |   14|          3|    1|          3|
    |pad_img0_14_address0      |   25|          5|    6|         30|
    |pad_img0_14_ce0           |   25|          5|    1|          5|
    |pad_img0_14_ce1           |    9|          2|    1|          2|
    |pad_img0_14_ce2           |    9|          2|    1|          2|
    |pad_img0_14_ce3           |    9|          2|    1|          2|
    |pad_img0_14_ce4           |    9|          2|    1|          2|
    |pad_img0_14_ce5           |    9|          2|    1|          2|
    |pad_img0_14_ce6           |    9|          2|    1|          2|
    |pad_img0_14_d0            |   14|          3|   24|         72|
    |pad_img0_14_we0           |   14|          3|    1|          3|
    |pad_img0_15_address0      |   25|          5|    6|         30|
    |pad_img0_15_ce0           |   25|          5|    1|          5|
    |pad_img0_15_ce1           |    9|          2|    1|          2|
    |pad_img0_15_ce2           |    9|          2|    1|          2|
    |pad_img0_15_ce3           |    9|          2|    1|          2|
    |pad_img0_15_ce4           |    9|          2|    1|          2|
    |pad_img0_15_ce5           |    9|          2|    1|          2|
    |pad_img0_15_ce6           |    9|          2|    1|          2|
    |pad_img0_15_d0            |   14|          3|   24|         72|
    |pad_img0_15_we0           |   14|          3|    1|          3|
    |pad_img0_16_address0      |   25|          5|    6|         30|
    |pad_img0_16_ce0           |   25|          5|    1|          5|
    |pad_img0_16_ce1           |    9|          2|    1|          2|
    |pad_img0_16_ce2           |    9|          2|    1|          2|
    |pad_img0_16_ce3           |    9|          2|    1|          2|
    |pad_img0_16_ce4           |    9|          2|    1|          2|
    |pad_img0_16_ce5           |    9|          2|    1|          2|
    |pad_img0_16_ce6           |    9|          2|    1|          2|
    |pad_img0_16_d0            |   14|          3|   24|         72|
    |pad_img0_16_we0           |   14|          3|    1|          3|
    |pad_img0_17_address0      |   25|          5|    6|         30|
    |pad_img0_17_ce0           |   25|          5|    1|          5|
    |pad_img0_17_ce1           |    9|          2|    1|          2|
    |pad_img0_17_ce2           |    9|          2|    1|          2|
    |pad_img0_17_ce3           |    9|          2|    1|          2|
    |pad_img0_17_ce4           |    9|          2|    1|          2|
    |pad_img0_17_ce5           |    9|          2|    1|          2|
    |pad_img0_17_ce6           |    9|          2|    1|          2|
    |pad_img0_17_d0            |   14|          3|   24|         72|
    |pad_img0_17_we0           |   14|          3|    1|          3|
    |pad_img0_18_address0      |   25|          5|    6|         30|
    |pad_img0_18_ce0           |   25|          5|    1|          5|
    |pad_img0_18_ce1           |    9|          2|    1|          2|
    |pad_img0_18_ce2           |    9|          2|    1|          2|
    |pad_img0_18_ce3           |    9|          2|    1|          2|
    |pad_img0_18_ce4           |    9|          2|    1|          2|
    |pad_img0_18_ce5           |    9|          2|    1|          2|
    |pad_img0_18_ce6           |    9|          2|    1|          2|
    |pad_img0_18_d0            |   14|          3|   24|         72|
    |pad_img0_18_we0           |   14|          3|    1|          3|
    |pad_img0_19_address0      |   25|          5|    6|         30|
    |pad_img0_19_ce0           |   25|          5|    1|          5|
    |pad_img0_19_ce1           |    9|          2|    1|          2|
    |pad_img0_19_ce2           |    9|          2|    1|          2|
    |pad_img0_19_ce3           |    9|          2|    1|          2|
    |pad_img0_19_ce4           |    9|          2|    1|          2|
    |pad_img0_19_ce5           |    9|          2|    1|          2|
    |pad_img0_19_ce6           |    9|          2|    1|          2|
    |pad_img0_19_d0            |   14|          3|   24|         72|
    |pad_img0_19_we0           |   14|          3|    1|          3|
    |pad_img0_1_address0       |   31|          6|    6|         36|
    |pad_img0_1_ce0            |   31|          6|    1|          6|
    |pad_img0_1_ce1            |    9|          2|    1|          2|
    |pad_img0_1_ce2            |    9|          2|    1|          2|
    |pad_img0_1_ce3            |    9|          2|    1|          2|
    |pad_img0_1_ce4            |    9|          2|    1|          2|
    |pad_img0_1_ce5            |    9|          2|    1|          2|
    |pad_img0_1_ce6            |    9|          2|    1|          2|
    |pad_img0_1_d0             |   20|          4|   24|         96|
    |pad_img0_1_we0            |   20|          4|    1|          4|
    |pad_img0_20_address0      |   25|          5|    6|         30|
    |pad_img0_20_ce0           |   25|          5|    1|          5|
    |pad_img0_20_ce1           |    9|          2|    1|          2|
    |pad_img0_20_ce2           |    9|          2|    1|          2|
    |pad_img0_20_ce3           |    9|          2|    1|          2|
    |pad_img0_20_ce4           |    9|          2|    1|          2|
    |pad_img0_20_ce5           |    9|          2|    1|          2|
    |pad_img0_20_ce6           |    9|          2|    1|          2|
    |pad_img0_20_d0            |   14|          3|   24|         72|
    |pad_img0_20_we0           |   14|          3|    1|          3|
    |pad_img0_21_address0      |   25|          5|    6|         30|
    |pad_img0_21_ce0           |   25|          5|    1|          5|
    |pad_img0_21_ce1           |    9|          2|    1|          2|
    |pad_img0_21_ce2           |    9|          2|    1|          2|
    |pad_img0_21_ce3           |    9|          2|    1|          2|
    |pad_img0_21_ce4           |    9|          2|    1|          2|
    |pad_img0_21_ce5           |    9|          2|    1|          2|
    |pad_img0_21_ce6           |    9|          2|    1|          2|
    |pad_img0_21_d0            |   14|          3|   24|         72|
    |pad_img0_21_we0           |   14|          3|    1|          3|
    |pad_img0_22_address0      |   25|          5|    6|         30|
    |pad_img0_22_ce0           |   25|          5|    1|          5|
    |pad_img0_22_ce1           |    9|          2|    1|          2|
    |pad_img0_22_ce2           |    9|          2|    1|          2|
    |pad_img0_22_ce3           |    9|          2|    1|          2|
    |pad_img0_22_ce4           |    9|          2|    1|          2|
    |pad_img0_22_ce5           |    9|          2|    1|          2|
    |pad_img0_22_ce6           |    9|          2|    1|          2|
    |pad_img0_22_d0            |   14|          3|   24|         72|
    |pad_img0_22_we0           |   14|          3|    1|          3|
    |pad_img0_23_address0      |   25|          5|    6|         30|
    |pad_img0_23_ce0           |   25|          5|    1|          5|
    |pad_img0_23_ce1           |    9|          2|    1|          2|
    |pad_img0_23_ce2           |    9|          2|    1|          2|
    |pad_img0_23_ce3           |    9|          2|    1|          2|
    |pad_img0_23_ce4           |    9|          2|    1|          2|
    |pad_img0_23_ce5           |    9|          2|    1|          2|
    |pad_img0_23_ce6           |    9|          2|    1|          2|
    |pad_img0_23_d0            |   14|          3|   24|         72|
    |pad_img0_23_we0           |   14|          3|    1|          3|
    |pad_img0_24_address0      |   25|          5|    6|         30|
    |pad_img0_24_ce0           |   25|          5|    1|          5|
    |pad_img0_24_ce1           |    9|          2|    1|          2|
    |pad_img0_24_ce2           |    9|          2|    1|          2|
    |pad_img0_24_ce3           |    9|          2|    1|          2|
    |pad_img0_24_ce4           |    9|          2|    1|          2|
    |pad_img0_24_ce5           |    9|          2|    1|          2|
    |pad_img0_24_ce6           |    9|          2|    1|          2|
    |pad_img0_24_d0            |   14|          3|   24|         72|
    |pad_img0_24_we0           |   14|          3|    1|          3|
    |pad_img0_25_address0      |   25|          5|    6|         30|
    |pad_img0_25_ce0           |   25|          5|    1|          5|
    |pad_img0_25_ce1           |    9|          2|    1|          2|
    |pad_img0_25_ce2           |    9|          2|    1|          2|
    |pad_img0_25_ce3           |    9|          2|    1|          2|
    |pad_img0_25_ce4           |    9|          2|    1|          2|
    |pad_img0_25_ce5           |    9|          2|    1|          2|
    |pad_img0_25_ce6           |    9|          2|    1|          2|
    |pad_img0_25_d0            |   14|          3|   24|         72|
    |pad_img0_25_we0           |   14|          3|    1|          3|
    |pad_img0_26_address0      |   25|          5|    6|         30|
    |pad_img0_26_ce0           |   25|          5|    1|          5|
    |pad_img0_26_ce1           |    9|          2|    1|          2|
    |pad_img0_26_ce2           |    9|          2|    1|          2|
    |pad_img0_26_ce3           |    9|          2|    1|          2|
    |pad_img0_26_ce4           |    9|          2|    1|          2|
    |pad_img0_26_ce5           |    9|          2|    1|          2|
    |pad_img0_26_ce6           |    9|          2|    1|          2|
    |pad_img0_26_d0            |   14|          3|   24|         72|
    |pad_img0_26_we0           |   14|          3|    1|          3|
    |pad_img0_27_address0      |   25|          5|    6|         30|
    |pad_img0_27_ce0           |   25|          5|    1|          5|
    |pad_img0_27_ce1           |    9|          2|    1|          2|
    |pad_img0_27_ce2           |    9|          2|    1|          2|
    |pad_img0_27_ce3           |    9|          2|    1|          2|
    |pad_img0_27_ce4           |    9|          2|    1|          2|
    |pad_img0_27_ce5           |    9|          2|    1|          2|
    |pad_img0_27_ce6           |    9|          2|    1|          2|
    |pad_img0_27_d0            |   14|          3|   24|         72|
    |pad_img0_27_we0           |   14|          3|    1|          3|
    |pad_img0_2_address0       |   31|          6|    6|         36|
    |pad_img0_2_ce0            |   31|          6|    1|          6|
    |pad_img0_2_ce1            |    9|          2|    1|          2|
    |pad_img0_2_ce2            |    9|          2|    1|          2|
    |pad_img0_2_ce3            |    9|          2|    1|          2|
    |pad_img0_2_ce4            |    9|          2|    1|          2|
    |pad_img0_2_ce5            |    9|          2|    1|          2|
    |pad_img0_2_ce6            |    9|          2|    1|          2|
    |pad_img0_2_d0             |   20|          4|   24|         96|
    |pad_img0_2_we0            |   20|          4|    1|          4|
    |pad_img0_3_address0       |   31|          6|    6|         36|
    |pad_img0_3_ce0            |   31|          6|    1|          6|
    |pad_img0_3_ce1            |    9|          2|    1|          2|
    |pad_img0_3_ce2            |    9|          2|    1|          2|
    |pad_img0_3_ce3            |    9|          2|    1|          2|
    |pad_img0_3_ce4            |    9|          2|    1|          2|
    |pad_img0_3_ce5            |    9|          2|    1|          2|
    |pad_img0_3_ce6            |    9|          2|    1|          2|
    |pad_img0_3_d0             |   20|          4|   24|         96|
    |pad_img0_3_we0            |   20|          4|    1|          4|
    |pad_img0_4_address0       |   31|          6|    6|         36|
    |pad_img0_4_ce0            |   31|          6|    1|          6|
    |pad_img0_4_ce1            |    9|          2|    1|          2|
    |pad_img0_4_ce2            |    9|          2|    1|          2|
    |pad_img0_4_ce3            |    9|          2|    1|          2|
    |pad_img0_4_ce4            |    9|          2|    1|          2|
    |pad_img0_4_ce5            |    9|          2|    1|          2|
    |pad_img0_4_ce6            |    9|          2|    1|          2|
    |pad_img0_4_d0             |   20|          4|   24|         96|
    |pad_img0_4_we0            |   20|          4|    1|          4|
    |pad_img0_5_address0       |   31|          6|    6|         36|
    |pad_img0_5_ce0            |   31|          6|    1|          6|
    |pad_img0_5_ce1            |    9|          2|    1|          2|
    |pad_img0_5_ce2            |    9|          2|    1|          2|
    |pad_img0_5_ce3            |    9|          2|    1|          2|
    |pad_img0_5_ce4            |    9|          2|    1|          2|
    |pad_img0_5_ce5            |    9|          2|    1|          2|
    |pad_img0_5_ce6            |    9|          2|    1|          2|
    |pad_img0_5_d0             |   20|          4|   24|         96|
    |pad_img0_5_we0            |   20|          4|    1|          4|
    |pad_img0_6_address0       |   31|          6|    6|         36|
    |pad_img0_6_ce0            |   31|          6|    1|          6|
    |pad_img0_6_ce1            |    9|          2|    1|          2|
    |pad_img0_6_ce2            |    9|          2|    1|          2|
    |pad_img0_6_ce3            |    9|          2|    1|          2|
    |pad_img0_6_ce4            |    9|          2|    1|          2|
    |pad_img0_6_ce5            |    9|          2|    1|          2|
    |pad_img0_6_ce6            |    9|          2|    1|          2|
    |pad_img0_6_d0             |   20|          4|   24|         96|
    |pad_img0_6_we0            |   20|          4|    1|          4|
    |pad_img0_7_address0       |   25|          5|    6|         30|
    |pad_img0_7_ce0            |   25|          5|    1|          5|
    |pad_img0_7_ce1            |    9|          2|    1|          2|
    |pad_img0_7_ce2            |    9|          2|    1|          2|
    |pad_img0_7_ce3            |    9|          2|    1|          2|
    |pad_img0_7_ce4            |    9|          2|    1|          2|
    |pad_img0_7_ce5            |    9|          2|    1|          2|
    |pad_img0_7_ce6            |    9|          2|    1|          2|
    |pad_img0_7_d0             |   14|          3|   24|         72|
    |pad_img0_7_we0            |   14|          3|    1|          3|
    |pad_img0_8_address0       |   25|          5|    6|         30|
    |pad_img0_8_ce0            |   25|          5|    1|          5|
    |pad_img0_8_ce1            |    9|          2|    1|          2|
    |pad_img0_8_ce2            |    9|          2|    1|          2|
    |pad_img0_8_ce3            |    9|          2|    1|          2|
    |pad_img0_8_ce4            |    9|          2|    1|          2|
    |pad_img0_8_ce5            |    9|          2|    1|          2|
    |pad_img0_8_ce6            |    9|          2|    1|          2|
    |pad_img0_8_d0             |   14|          3|   24|         72|
    |pad_img0_8_we0            |   14|          3|    1|          3|
    |pad_img0_9_address0       |   25|          5|    6|         30|
    |pad_img0_9_ce0            |   25|          5|    1|          5|
    |pad_img0_9_ce1            |    9|          2|    1|          2|
    |pad_img0_9_ce2            |    9|          2|    1|          2|
    |pad_img0_9_ce3            |    9|          2|    1|          2|
    |pad_img0_9_ce4            |    9|          2|    1|          2|
    |pad_img0_9_ce5            |    9|          2|    1|          2|
    |pad_img0_9_ce6            |    9|          2|    1|          2|
    |pad_img0_9_d0             |   14|          3|   24|         72|
    |pad_img0_9_we0            |   14|          3|    1|          3|
    |pad_img0_address0         |   37|          7|    6|         42|
    |pad_img0_ce0              |   37|          7|    1|          7|
    |pad_img0_ce1              |    9|          2|    1|          2|
    |pad_img0_ce2              |    9|          2|    1|          2|
    |pad_img0_ce3              |    9|          2|    1|          2|
    |pad_img0_ce4              |    9|          2|    1|          2|
    |pad_img0_ce5              |    9|          2|    1|          2|
    |pad_img0_ce6              |    9|          2|    1|          2|
    |pad_img0_d0               |   25|          5|   24|        120|
    |pad_img0_we0              |   25|          5|    1|          5|
    |pad_img1_address0         |   14|          3|   11|         33|
    |pad_img1_ce0              |   14|          3|    1|          3|
    |pad_img1_ce1              |    9|          2|    1|          2|
    |pad_img1_we0              |    9|          2|    1|          2|
    |pad_img2_address0         |   14|          3|   11|         33|
    |pad_img2_ce0              |   14|          3|    1|          3|
    |pad_img2_ce1              |    9|          2|    1|          2|
    |pad_img2_we0              |    9|          2|    1|          2|
    |pad_img3_10_address0      |   14|          3|    5|         15|
    |pad_img3_10_ce0           |   14|          3|    1|          3|
    |pad_img3_10_we0           |    9|          2|    1|          2|
    |pad_img3_11_address0      |   14|          3|    5|         15|
    |pad_img3_11_ce0           |   14|          3|    1|          3|
    |pad_img3_11_we0           |    9|          2|    1|          2|
    |pad_img3_12_address0      |   14|          3|    5|         15|
    |pad_img3_12_ce0           |   14|          3|    1|          3|
    |pad_img3_12_we0           |    9|          2|    1|          2|
    |pad_img3_13_address0      |   14|          3|    5|         15|
    |pad_img3_13_ce0           |   14|          3|    1|          3|
    |pad_img3_13_we0           |    9|          2|    1|          2|
    |pad_img3_14_address0      |   14|          3|    5|         15|
    |pad_img3_14_ce0           |   14|          3|    1|          3|
    |pad_img3_14_we0           |    9|          2|    1|          2|
    |pad_img3_15_address0      |   14|          3|    5|         15|
    |pad_img3_15_ce0           |   14|          3|    1|          3|
    |pad_img3_15_we0           |    9|          2|    1|          2|
    |pad_img3_16_address0      |   14|          3|    5|         15|
    |pad_img3_16_ce0           |   14|          3|    1|          3|
    |pad_img3_16_we0           |    9|          2|    1|          2|
    |pad_img3_17_address0      |   14|          3|    5|         15|
    |pad_img3_17_ce0           |   14|          3|    1|          3|
    |pad_img3_17_we0           |    9|          2|    1|          2|
    |pad_img3_18_address0      |   14|          3|    5|         15|
    |pad_img3_18_ce0           |   14|          3|    1|          3|
    |pad_img3_18_we0           |    9|          2|    1|          2|
    |pad_img3_19_address0      |   14|          3|    5|         15|
    |pad_img3_19_ce0           |   14|          3|    1|          3|
    |pad_img3_19_we0           |    9|          2|    1|          2|
    |pad_img3_1_address0       |   14|          3|    5|         15|
    |pad_img3_1_ce0            |   14|          3|    1|          3|
    |pad_img3_1_we0            |    9|          2|    1|          2|
    |pad_img3_20_address0      |   14|          3|    5|         15|
    |pad_img3_20_ce0           |   14|          3|    1|          3|
    |pad_img3_20_we0           |    9|          2|    1|          2|
    |pad_img3_21_address0      |   14|          3|    5|         15|
    |pad_img3_21_ce0           |   14|          3|    1|          3|
    |pad_img3_21_we0           |    9|          2|    1|          2|
    |pad_img3_22_address0      |   14|          3|    5|         15|
    |pad_img3_22_ce0           |   14|          3|    1|          3|
    |pad_img3_22_we0           |    9|          2|    1|          2|
    |pad_img3_23_address0      |   14|          3|    5|         15|
    |pad_img3_23_ce0           |   14|          3|    1|          3|
    |pad_img3_23_we0           |    9|          2|    1|          2|
    |pad_img3_24_address0      |   14|          3|    5|         15|
    |pad_img3_24_ce0           |   14|          3|    1|          3|
    |pad_img3_24_we0           |    9|          2|    1|          2|
    |pad_img3_25_address0      |   14|          3|    5|         15|
    |pad_img3_25_ce0           |   14|          3|    1|          3|
    |pad_img3_25_we0           |    9|          2|    1|          2|
    |pad_img3_26_address0      |   14|          3|    5|         15|
    |pad_img3_26_ce0           |   14|          3|    1|          3|
    |pad_img3_26_we0           |    9|          2|    1|          2|
    |pad_img3_27_address0      |   14|          3|    5|         15|
    |pad_img3_27_ce0           |   14|          3|    1|          3|
    |pad_img3_27_we0           |    9|          2|    1|          2|
    |pad_img3_28_address0      |   14|          3|    5|         15|
    |pad_img3_28_ce0           |   14|          3|    1|          3|
    |pad_img3_28_we0           |    9|          2|    1|          2|
    |pad_img3_29_address0      |   14|          3|    5|         15|
    |pad_img3_29_ce0           |   14|          3|    1|          3|
    |pad_img3_29_we0           |    9|          2|    1|          2|
    |pad_img3_2_address0       |   14|          3|    5|         15|
    |pad_img3_2_ce0            |   14|          3|    1|          3|
    |pad_img3_2_we0            |    9|          2|    1|          2|
    |pad_img3_30_address0      |   14|          3|    5|         15|
    |pad_img3_30_ce0           |   14|          3|    1|          3|
    |pad_img3_30_we0           |    9|          2|    1|          2|
    |pad_img3_31_address0      |   14|          3|    5|         15|
    |pad_img3_31_ce0           |   14|          3|    1|          3|
    |pad_img3_31_we0           |    9|          2|    1|          2|
    |pad_img3_32_address0      |   14|          3|    5|         15|
    |pad_img3_32_ce0           |   14|          3|    1|          3|
    |pad_img3_32_we0           |    9|          2|    1|          2|
    |pad_img3_33_address0      |   14|          3|    5|         15|
    |pad_img3_33_ce0           |   14|          3|    1|          3|
    |pad_img3_33_we0           |    9|          2|    1|          2|
    |pad_img3_34_address0      |   14|          3|    5|         15|
    |pad_img3_34_ce0           |   14|          3|    1|          3|
    |pad_img3_34_we0           |    9|          2|    1|          2|
    |pad_img3_35_address0      |   14|          3|    5|         15|
    |pad_img3_35_ce0           |   14|          3|    1|          3|
    |pad_img3_35_we0           |    9|          2|    1|          2|
    |pad_img3_36_address0      |   14|          3|    5|         15|
    |pad_img3_36_ce0           |   14|          3|    1|          3|
    |pad_img3_36_we0           |    9|          2|    1|          2|
    |pad_img3_37_address0      |   14|          3|    5|         15|
    |pad_img3_37_ce0           |   14|          3|    1|          3|
    |pad_img3_37_we0           |    9|          2|    1|          2|
    |pad_img3_38_address0      |   14|          3|    5|         15|
    |pad_img3_38_ce0           |   14|          3|    1|          3|
    |pad_img3_38_we0           |    9|          2|    1|          2|
    |pad_img3_39_address0      |   14|          3|    5|         15|
    |pad_img3_39_ce0           |   14|          3|    1|          3|
    |pad_img3_39_we0           |    9|          2|    1|          2|
    |pad_img3_3_address0       |   14|          3|    5|         15|
    |pad_img3_3_ce0            |   14|          3|    1|          3|
    |pad_img3_3_we0            |    9|          2|    1|          2|
    |pad_img3_40_address0      |   14|          3|    5|         15|
    |pad_img3_40_ce0           |   14|          3|    1|          3|
    |pad_img3_40_we0           |    9|          2|    1|          2|
    |pad_img3_41_address0      |   14|          3|    5|         15|
    |pad_img3_41_ce0           |   14|          3|    1|          3|
    |pad_img3_41_we0           |    9|          2|    1|          2|
    |pad_img3_42_address0      |   14|          3|    5|         15|
    |pad_img3_42_ce0           |   14|          3|    1|          3|
    |pad_img3_42_we0           |    9|          2|    1|          2|
    |pad_img3_43_address0      |   14|          3|    5|         15|
    |pad_img3_43_ce0           |   14|          3|    1|          3|
    |pad_img3_43_we0           |    9|          2|    1|          2|
    |pad_img3_44_address0      |   14|          3|    5|         15|
    |pad_img3_44_ce0           |   14|          3|    1|          3|
    |pad_img3_44_we0           |    9|          2|    1|          2|
    |pad_img3_45_address0      |   14|          3|    5|         15|
    |pad_img3_45_ce0           |   14|          3|    1|          3|
    |pad_img3_45_we0           |    9|          2|    1|          2|
    |pad_img3_46_address0      |   14|          3|    5|         15|
    |pad_img3_46_ce0           |   14|          3|    1|          3|
    |pad_img3_46_we0           |    9|          2|    1|          2|
    |pad_img3_47_address0      |   14|          3|    5|         15|
    |pad_img3_47_ce0           |   14|          3|    1|          3|
    |pad_img3_47_we0           |    9|          2|    1|          2|
    |pad_img3_48_address0      |   14|          3|    5|         15|
    |pad_img3_48_ce0           |   14|          3|    1|          3|
    |pad_img3_48_we0           |    9|          2|    1|          2|
    |pad_img3_4_address0       |   14|          3|    5|         15|
    |pad_img3_4_ce0            |   14|          3|    1|          3|
    |pad_img3_4_we0            |    9|          2|    1|          2|
    |pad_img3_5_address0       |   14|          3|    5|         15|
    |pad_img3_5_ce0            |   14|          3|    1|          3|
    |pad_img3_5_we0            |    9|          2|    1|          2|
    |pad_img3_6_address0       |   14|          3|    5|         15|
    |pad_img3_6_ce0            |   14|          3|    1|          3|
    |pad_img3_6_we0            |    9|          2|    1|          2|
    |pad_img3_7_address0       |   14|          3|    5|         15|
    |pad_img3_7_ce0            |   14|          3|    1|          3|
    |pad_img3_7_we0            |    9|          2|    1|          2|
    |pad_img3_8_address0       |   14|          3|    5|         15|
    |pad_img3_8_ce0            |   14|          3|    1|          3|
    |pad_img3_8_we0            |    9|          2|    1|          2|
    |pad_img3_9_address0       |   14|          3|    5|         15|
    |pad_img3_9_ce0            |   14|          3|    1|          3|
    |pad_img3_9_we0            |    9|          2|    1|          2|
    |pad_img3_address0         |   14|          3|    5|         15|
    |pad_img3_ce0              |   14|          3|    1|          3|
    |pad_img3_we0              |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     | 5913|       1252| 1442|       4766|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln69_3_reg_1025                                                 |   6|   0|    6|          0|
    |ap_CS_fsm                                                           |  21|   0|   21|          0|
    |ap_sync_reg_grp_dataflow_section_fu_709_ap_done                     |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_section_fu_709_ap_ready                    |   1|   0|    1|          0|
    |arrayinit_curidx3_fu_206                                            |   6|   0|    6|          0|
    |grp_cnn_Pipeline_1_fu_541_ap_start_reg                              |   1|   0|    1|          0|
    |grp_cnn_Pipeline_2_fu_552_ap_start_reg                              |   1|   0|    1|          0|
    |grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_626_ap_start_reg  |   1|   0|    1|          0|
    |grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_586_ap_start_reg      |   1|   0|    1|          0|
    |grp_dataflow_section_fu_709_ap_start_reg                            |   1|   0|    1|          0|
    |icmp_ln69_reg_1015                                                  |   1|   0|    1|          0|
    |trunc_ln_reg_1010                                                   |   2|   0|    2|          0|
    |urem_ln69_reg_1019                                                  |   6|   0|    6|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  49|   0|   49|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|           cnn|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|           cnn|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|           cnn|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|           cnn|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|           cnn|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|           cnn|  return value|
|img_in_0_address0    |  out|    8|   ap_memory|      img_in_0|         array|
|img_in_0_ce0         |  out|    1|   ap_memory|      img_in_0|         array|
|img_in_0_q0          |   in|   24|   ap_memory|      img_in_0|         array|
|img_in_1_address0    |  out|    8|   ap_memory|      img_in_1|         array|
|img_in_1_ce0         |  out|    1|   ap_memory|      img_in_1|         array|
|img_in_1_q0          |   in|   24|   ap_memory|      img_in_1|         array|
|img_in_2_address0    |  out|    8|   ap_memory|      img_in_2|         array|
|img_in_2_ce0         |  out|    1|   ap_memory|      img_in_2|         array|
|img_in_2_q0          |   in|   24|   ap_memory|      img_in_2|         array|
|img_in_3_address0    |  out|    8|   ap_memory|      img_in_3|         array|
|img_in_3_ce0         |  out|    1|   ap_memory|      img_in_3|         array|
|img_in_3_q0          |   in|   24|   ap_memory|      img_in_3|         array|
|prediction_address0  |  out|    4|   ap_memory|    prediction|         array|
|prediction_ce0       |  out|    1|   ap_memory|    prediction|         array|
|prediction_we0       |  out|    1|   ap_memory|    prediction|         array|
|prediction_d0        |  out|   24|   ap_memory|    prediction|         array|
|prediction_address1  |  out|    4|   ap_memory|    prediction|         array|
|prediction_ce1       |  out|    1|   ap_memory|    prediction|         array|
|prediction_q1        |   in|   24|   ap_memory|    prediction|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arrayinit_curidx3 = alloca i32 1"   --->   Operation 22 'alloca' 'arrayinit_curidx3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%pad_img0 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 23 'alloca' 'pad_img0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i24 %pad_img0, i64 0, i64 0" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 24 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%pad_img0_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 25 'alloca' 'pad_img0_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%pad_img0_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 26 'alloca' 'pad_img0_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%pad_img0_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 27 'alloca' 'pad_img0_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%pad_img0_4 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 28 'alloca' 'pad_img0_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%pad_img0_5 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 29 'alloca' 'pad_img0_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%pad_img0_6 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 30 'alloca' 'pad_img0_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%pad_img0_7 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 31 'alloca' 'pad_img0_7' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%pad_img0_8 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 32 'alloca' 'pad_img0_8' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%pad_img0_9 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 33 'alloca' 'pad_img0_9' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%pad_img0_10 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 34 'alloca' 'pad_img0_10' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%pad_img0_11 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 35 'alloca' 'pad_img0_11' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%pad_img0_12 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 36 'alloca' 'pad_img0_12' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%pad_img0_13 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 37 'alloca' 'pad_img0_13' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%pad_img0_14 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 38 'alloca' 'pad_img0_14' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%pad_img0_15 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 39 'alloca' 'pad_img0_15' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%pad_img0_16 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 40 'alloca' 'pad_img0_16' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%pad_img0_17 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 41 'alloca' 'pad_img0_17' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%pad_img0_18 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 42 'alloca' 'pad_img0_18' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%pad_img0_19 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 43 'alloca' 'pad_img0_19' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%pad_img0_20 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 44 'alloca' 'pad_img0_20' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%pad_img0_21 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 45 'alloca' 'pad_img0_21' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%pad_img0_22 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 46 'alloca' 'pad_img0_22' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%pad_img0_23 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 47 'alloca' 'pad_img0_23' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%pad_img0_24 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 48 'alloca' 'pad_img0_24' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%pad_img0_25 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 49 'alloca' 'pad_img0_25' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%pad_img0_26 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 50 'alloca' 'pad_img0_26' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%pad_img0_27 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 51 'alloca' 'pad_img0_27' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%pad_img1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:80]   --->   Operation 52 'alloca' 'pad_img1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%pad_img2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:81]   --->   Operation 53 'alloca' 'pad_img2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%pad_img3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 54 'alloca' 'pad_img3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%pad_img3_1 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 55 'alloca' 'pad_img3_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%pad_img3_2 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 56 'alloca' 'pad_img3_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%pad_img3_3 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 57 'alloca' 'pad_img3_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%pad_img3_4 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 58 'alloca' 'pad_img3_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%pad_img3_5 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 59 'alloca' 'pad_img3_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%pad_img3_6 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 60 'alloca' 'pad_img3_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%pad_img3_7 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 61 'alloca' 'pad_img3_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%pad_img3_8 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 62 'alloca' 'pad_img3_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%pad_img3_9 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 63 'alloca' 'pad_img3_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%pad_img3_10 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 64 'alloca' 'pad_img3_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%pad_img3_11 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 65 'alloca' 'pad_img3_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%pad_img3_12 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 66 'alloca' 'pad_img3_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%pad_img3_13 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 67 'alloca' 'pad_img3_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%pad_img3_14 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 68 'alloca' 'pad_img3_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%pad_img3_15 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 69 'alloca' 'pad_img3_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%pad_img3_16 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 70 'alloca' 'pad_img3_16' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%pad_img3_17 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 71 'alloca' 'pad_img3_17' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%pad_img3_18 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 72 'alloca' 'pad_img3_18' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%pad_img3_19 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 73 'alloca' 'pad_img3_19' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 74 [1/1] (2.32ns)   --->   "%pad_img3_20 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 74 'alloca' 'pad_img3_20' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 75 [1/1] (2.32ns)   --->   "%pad_img3_21 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 75 'alloca' 'pad_img3_21' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 76 [1/1] (2.32ns)   --->   "%pad_img3_22 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 76 'alloca' 'pad_img3_22' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 77 [1/1] (2.32ns)   --->   "%pad_img3_23 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 77 'alloca' 'pad_img3_23' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 78 [1/1] (2.32ns)   --->   "%pad_img3_24 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 78 'alloca' 'pad_img3_24' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 79 [1/1] (2.32ns)   --->   "%pad_img3_25 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 79 'alloca' 'pad_img3_25' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 80 [1/1] (2.32ns)   --->   "%pad_img3_26 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 80 'alloca' 'pad_img3_26' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 81 [1/1] (2.32ns)   --->   "%pad_img3_27 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 81 'alloca' 'pad_img3_27' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 82 [1/1] (2.32ns)   --->   "%pad_img3_28 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 82 'alloca' 'pad_img3_28' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 83 [1/1] (2.32ns)   --->   "%pad_img3_29 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 83 'alloca' 'pad_img3_29' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 84 [1/1] (2.32ns)   --->   "%pad_img3_30 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 84 'alloca' 'pad_img3_30' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 85 [1/1] (2.32ns)   --->   "%pad_img3_31 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 85 'alloca' 'pad_img3_31' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 86 [1/1] (2.32ns)   --->   "%pad_img3_32 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 86 'alloca' 'pad_img3_32' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 87 [1/1] (2.32ns)   --->   "%pad_img3_33 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 87 'alloca' 'pad_img3_33' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 88 [1/1] (2.32ns)   --->   "%pad_img3_34 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 88 'alloca' 'pad_img3_34' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 89 [1/1] (2.32ns)   --->   "%pad_img3_35 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 89 'alloca' 'pad_img3_35' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 90 [1/1] (2.32ns)   --->   "%pad_img3_36 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 90 'alloca' 'pad_img3_36' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 91 [1/1] (2.32ns)   --->   "%pad_img3_37 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 91 'alloca' 'pad_img3_37' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 92 [1/1] (2.32ns)   --->   "%pad_img3_38 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 92 'alloca' 'pad_img3_38' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 93 [1/1] (2.32ns)   --->   "%pad_img3_39 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 93 'alloca' 'pad_img3_39' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 94 [1/1] (2.32ns)   --->   "%pad_img3_40 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 94 'alloca' 'pad_img3_40' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%pad_img3_41 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 95 'alloca' 'pad_img3_41' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 96 [1/1] (2.32ns)   --->   "%pad_img3_42 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 96 'alloca' 'pad_img3_42' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 97 [1/1] (2.32ns)   --->   "%pad_img3_43 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 97 'alloca' 'pad_img3_43' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 98 [1/1] (2.32ns)   --->   "%pad_img3_44 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 98 'alloca' 'pad_img3_44' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 99 [1/1] (2.32ns)   --->   "%pad_img3_45 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 99 'alloca' 'pad_img3_45' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 100 [1/1] (2.32ns)   --->   "%pad_img3_46 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 100 'alloca' 'pad_img3_46' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 101 [1/1] (2.32ns)   --->   "%pad_img3_47 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 101 'alloca' 'pad_img3_47' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 102 [1/1] (2.32ns)   --->   "%pad_img3_48 = alloca i64 1" [CNN_Optimal/src/cnn.cpp:82]   --->   Operation 102 'alloca' 'pad_img3_48' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln69 = store i24 0, i6 %pad_img0_addr" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 24> <Depth = 45> <RAM>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %arrayinit_curidx3"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [CNN_Optimal/src/cnn.cpp:65]   --->   Operation 106 'spectopmodule' 'spectopmodule_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_0, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_0"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_1, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_1"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_2, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_2"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %img_in_3, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %img_in_3"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %prediction, void @empty_4, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %prediction"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_1, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln69 = br void %arrayinit.body2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 118 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%arrayinit_curidx3_load = load i6 %arrayinit_curidx3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 119 'load' 'arrayinit_curidx3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [10/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 120 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i6 %arrayinit_curidx3_load" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 121 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (4.17ns)   --->   "%mul_ln69 = mul i13 %zext_ln69, i13 114" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 122 'mul' 'mul_ln69' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i13.i32.i32, i13 %mul_ln69, i32 10, i32 11" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 123 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.82ns)   --->   "%add_ln69_2 = add i6 %arrayinit_curidx3_load, i6 1" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 124 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.82ns)   --->   "%icmp_ln69 = icmp_eq  i6 %arrayinit_curidx3_load, i6 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 125 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln69 = store i6 %add_ln69_2, i6 %arrayinit_curidx3" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 126 'store' 'store_ln69' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 127 [9/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 127 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 128 [8/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 128 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 129 [7/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 129 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 130 [6/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 130 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 131 [5/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 131 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 132 [4/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 132 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 133 [3/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 133 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 134 [2/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 134 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.17>
ST_13 : Operation 135 [1/10] (3.17ns)   --->   "%urem_ln69 = urem i6 %arrayinit_curidx3_load, i6 9" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 135 'urem' 'urem_ln69' <Predicate = true> <Delay = 3.17> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 3.17> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.90>
ST_14 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln69_3)   --->   "%shl_ln69 = shl i6 %urem_ln69, i6 2" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 136 'shl' 'shl_ln69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln69_3 = add i6 %shl_ln69, i6 %urem_ln69" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 137 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [2/2] (5.07ns)   --->   "%call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 138 'call' 'call_ln69' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln69 = call void @cnn_Pipeline_2, i6 %add_ln69_3, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i2 %trunc_ln" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 140 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %arrayinit.body2, void %for.inc.i.preheader" [CNN_Optimal/src/cnn.cpp:69]   --->   Operation 141 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_pad_for_rows_pad_for_cols, i24 %img_in_0, i24 %img_in_1, i24 %img_in_2, i24 %img_in_3, i24 %pad_img0_27, i24 %pad_img0_26, i24 %pad_img0_25, i24 %pad_img0_24, i24 %pad_img0_23, i24 %pad_img0_22, i24 %pad_img0_21, i24 %pad_img0_20, i24 %pad_img0_19, i24 %pad_img0_18, i24 %pad_img0_17, i24 %pad_img0_16, i24 %pad_img0_15, i24 %pad_img0_14, i24 %pad_img0_13, i24 %pad_img0_12, i24 %pad_img0_11, i24 %pad_img0_10, i24 %pad_img0_9, i24 %pad_img0_8, i24 %pad_img0_7, i24 %pad_img0_6, i24 %pad_img0_5, i24 %pad_img0_4, i24 %pad_img0_3, i24 %pad_img0_2, i24 %pad_img0_1, i24 %pad_img0"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cnn_Pipeline_clone_for_rows_clone_for_cols, i24 %pad_img1, i24 %pad_img2, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:98]   --->   Operation 146 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln98 = call void @dataflow_section, i24 %pad_img0, i24 %pad_img0_1, i24 %pad_img0_2, i24 %pad_img0_3, i24 %pad_img0_4, i24 %pad_img0_5, i24 %pad_img0_6, i24 %pad_img0_7, i24 %pad_img0_8, i24 %pad_img0_9, i24 %pad_img0_10, i24 %pad_img0_11, i24 %pad_img0_12, i24 %pad_img0_13, i24 %pad_img0_14, i24 %pad_img0_15, i24 %pad_img0_16, i24 %pad_img0_17, i24 %pad_img0_18, i24 %pad_img0_19, i24 %pad_img0_20, i24 %pad_img0_21, i24 %pad_img0_22, i24 %pad_img0_23, i24 %pad_img0_24, i24 %pad_img0_25, i24 %pad_img0_26, i24 %pad_img0_27, i24 %pad_img1, i24 %pad_img2, i24 %pad_img3, i24 %pad_img3_1, i24 %pad_img3_2, i24 %pad_img3_3, i24 %pad_img3_4, i24 %pad_img3_5, i24 %pad_img3_6, i24 %pad_img3_7, i24 %pad_img3_8, i24 %pad_img3_9, i24 %pad_img3_10, i24 %pad_img3_11, i24 %pad_img3_12, i24 %pad_img3_13, i24 %pad_img3_14, i24 %pad_img3_15, i24 %pad_img3_16, i24 %pad_img3_17, i24 %pad_img3_18, i24 %pad_img3_19, i24 %pad_img3_20, i24 %pad_img3_21, i24 %pad_img3_22, i24 %pad_img3_23, i24 %pad_img3_24, i24 %pad_img3_25, i24 %pad_img3_26, i24 %pad_img3_27, i24 %pad_img3_28, i24 %pad_img3_29, i24 %pad_img3_30, i24 %pad_img3_31, i24 %pad_img3_32, i24 %pad_img3_33, i24 %pad_img3_34, i24 %pad_img3_35, i24 %pad_img3_36, i24 %pad_img3_37, i24 %pad_img3_38, i24 %pad_img3_39, i24 %pad_img3_40, i24 %pad_img3_41, i24 %pad_img3_42, i24 %pad_img3_43, i24 %pad_img3_44, i24 %pad_img3_45, i24 %pad_img3_46, i24 %pad_img3_47, i24 %pad_img3_48, i24 %prediction, i6 %conv_biases, i8 %conv_weights_0_0, i7 %conv_weights_0_1, i8 %conv_weights_0_2, i8 %conv_weights_0_3, i9 %conv_weights_0_4, i8 %conv_weights_0_5, i9 %conv_weights_0_6, i8 %conv_weights_1_0, i9 %conv_weights_1_1, i8 %conv_weights_1_2, i9 %conv_weights_1_3, i8 %conv_weights_1_4, i9 %conv_weights_1_5, i8 %conv_weights_1_6, i8 %conv_weights_2_0, i9 %conv_weights_2_1, i8 %conv_weights_2_2, i8 %conv_weights_2_3, i9 %conv_weights_2_4, i8 %conv_weights_2_5, i8 %conv_weights_2_6, i8 %conv_weights_3_0, i9 %conv_weights_3_1, i9 %conv_weights_3_2, i8 %conv_weights_3_3, i9 %conv_weights_3_4, i9 %conv_weights_3_5, i8 %conv_weights_3_6, i8 %conv_weights_4_0, i8 %conv_weights_4_1, i9 %conv_weights_4_2, i9 %conv_weights_4_3, i8 %conv_weights_4_4, i9 %conv_weights_4_5, i9 %conv_weights_4_6, i9 %conv_weights_5_0, i9 %conv_weights_5_1, i9 %conv_weights_5_2, i9 %conv_weights_5_3, i9 %conv_weights_5_4, i7 %conv_weights_5_5, i9 %conv_weights_5_6, i9 %conv_weights_6_0, i9 %conv_weights_6_1, i10 %conv_weights_6_2, i9 %conv_weights_6_3, i9 %conv_weights_6_4, i9 %conv_weights_6_5, i9 %conv_weights_6_6, i9 %dense_weights_0_0, i9 %dense_weights_0_1, i9 %dense_weights_0_2, i9 %dense_weights_0_3, i9 %dense_weights_0_4, i9 %dense_weights_0_5, i9 %dense_weights_0_6, i9 %dense_weights_0_7, i9 %dense_weights_0_8, i9 %dense_weights_0_9, i9 %dense_weights_1_0, i9 %dense_weights_1_1, i9 %dense_weights_1_2, i9 %dense_weights_1_3, i9 %dense_weights_1_4, i9 %dense_weights_1_5, i8 %dense_weights_1_6, i9 %dense_weights_1_7, i9 %dense_weights_1_8, i9 %dense_weights_1_9, i7 %dense_biases" [CNN_Optimal/src/cnn.cpp:98]   --->   Operation 147 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [CNN_Optimal/src/cnn.cpp:99]   --->   Operation 148 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ img_in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ conv_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_4_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_5_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_weights_6_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_0_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_weights_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arrayinit_curidx3      (alloca           ) [ 0111111111111111000000]
pad_img0               (alloca           ) [ 0011111111111111111111]
pad_img0_addr          (getelementptr    ) [ 0000000000000000000000]
pad_img0_1             (alloca           ) [ 0011111111111111111111]
pad_img0_2             (alloca           ) [ 0011111111111111111111]
pad_img0_3             (alloca           ) [ 0011111111111111111111]
pad_img0_4             (alloca           ) [ 0011111111111111111111]
pad_img0_5             (alloca           ) [ 0011111111111111111111]
pad_img0_6             (alloca           ) [ 0011111111111111111111]
pad_img0_7             (alloca           ) [ 0011111111111111111111]
pad_img0_8             (alloca           ) [ 0011111111111111111111]
pad_img0_9             (alloca           ) [ 0011111111111111111111]
pad_img0_10            (alloca           ) [ 0011111111111111111111]
pad_img0_11            (alloca           ) [ 0011111111111111111111]
pad_img0_12            (alloca           ) [ 0011111111111111111111]
pad_img0_13            (alloca           ) [ 0011111111111111111111]
pad_img0_14            (alloca           ) [ 0011111111111111111111]
pad_img0_15            (alloca           ) [ 0011111111111111111111]
pad_img0_16            (alloca           ) [ 0011111111111111111111]
pad_img0_17            (alloca           ) [ 0011111111111111111111]
pad_img0_18            (alloca           ) [ 0011111111111111111111]
pad_img0_19            (alloca           ) [ 0011111111111111111111]
pad_img0_20            (alloca           ) [ 0011111111111111111111]
pad_img0_21            (alloca           ) [ 0011111111111111111111]
pad_img0_22            (alloca           ) [ 0011111111111111111111]
pad_img0_23            (alloca           ) [ 0011111111111111111111]
pad_img0_24            (alloca           ) [ 0011111111111111111111]
pad_img0_25            (alloca           ) [ 0011111111111111111111]
pad_img0_26            (alloca           ) [ 0011111111111111111111]
pad_img0_27            (alloca           ) [ 0011111111111111111111]
pad_img1               (alloca           ) [ 0011111111111111111111]
pad_img2               (alloca           ) [ 0011111111111111111111]
pad_img3               (alloca           ) [ 0011111111111111111111]
pad_img3_1             (alloca           ) [ 0011111111111111111111]
pad_img3_2             (alloca           ) [ 0011111111111111111111]
pad_img3_3             (alloca           ) [ 0011111111111111111111]
pad_img3_4             (alloca           ) [ 0011111111111111111111]
pad_img3_5             (alloca           ) [ 0011111111111111111111]
pad_img3_6             (alloca           ) [ 0011111111111111111111]
pad_img3_7             (alloca           ) [ 0011111111111111111111]
pad_img3_8             (alloca           ) [ 0011111111111111111111]
pad_img3_9             (alloca           ) [ 0011111111111111111111]
pad_img3_10            (alloca           ) [ 0011111111111111111111]
pad_img3_11            (alloca           ) [ 0011111111111111111111]
pad_img3_12            (alloca           ) [ 0011111111111111111111]
pad_img3_13            (alloca           ) [ 0011111111111111111111]
pad_img3_14            (alloca           ) [ 0011111111111111111111]
pad_img3_15            (alloca           ) [ 0011111111111111111111]
pad_img3_16            (alloca           ) [ 0011111111111111111111]
pad_img3_17            (alloca           ) [ 0011111111111111111111]
pad_img3_18            (alloca           ) [ 0011111111111111111111]
pad_img3_19            (alloca           ) [ 0011111111111111111111]
pad_img3_20            (alloca           ) [ 0011111111111111111111]
pad_img3_21            (alloca           ) [ 0011111111111111111111]
pad_img3_22            (alloca           ) [ 0011111111111111111111]
pad_img3_23            (alloca           ) [ 0011111111111111111111]
pad_img3_24            (alloca           ) [ 0011111111111111111111]
pad_img3_25            (alloca           ) [ 0011111111111111111111]
pad_img3_26            (alloca           ) [ 0011111111111111111111]
pad_img3_27            (alloca           ) [ 0011111111111111111111]
pad_img3_28            (alloca           ) [ 0011111111111111111111]
pad_img3_29            (alloca           ) [ 0011111111111111111111]
pad_img3_30            (alloca           ) [ 0011111111111111111111]
pad_img3_31            (alloca           ) [ 0011111111111111111111]
pad_img3_32            (alloca           ) [ 0011111111111111111111]
pad_img3_33            (alloca           ) [ 0011111111111111111111]
pad_img3_34            (alloca           ) [ 0011111111111111111111]
pad_img3_35            (alloca           ) [ 0011111111111111111111]
pad_img3_36            (alloca           ) [ 0011111111111111111111]
pad_img3_37            (alloca           ) [ 0011111111111111111111]
pad_img3_38            (alloca           ) [ 0011111111111111111111]
pad_img3_39            (alloca           ) [ 0011111111111111111111]
pad_img3_40            (alloca           ) [ 0011111111111111111111]
pad_img3_41            (alloca           ) [ 0011111111111111111111]
pad_img3_42            (alloca           ) [ 0011111111111111111111]
pad_img3_43            (alloca           ) [ 0011111111111111111111]
pad_img3_44            (alloca           ) [ 0011111111111111111111]
pad_img3_45            (alloca           ) [ 0011111111111111111111]
pad_img3_46            (alloca           ) [ 0011111111111111111111]
pad_img3_47            (alloca           ) [ 0011111111111111111111]
pad_img3_48            (alloca           ) [ 0011111111111111111111]
store_ln69             (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
spectopmodule_ln65     (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000]
br_ln69                (br               ) [ 0000000000000000000000]
arrayinit_curidx3_load (load             ) [ 0000011111111100000000]
zext_ln69              (zext             ) [ 0000000000000000000000]
mul_ln69               (mul              ) [ 0000000000000000000000]
trunc_ln               (partselect       ) [ 0000011111111111000000]
add_ln69_2             (add              ) [ 0000000000000000000000]
icmp_ln69              (icmp             ) [ 0000011111111111000000]
store_ln69             (store            ) [ 0000000000000000000000]
urem_ln69              (urem             ) [ 0000000000000010000000]
shl_ln69               (shl              ) [ 0000000000000000000000]
add_ln69_3             (add              ) [ 0000000000000001000000]
speclooptripcount_ln69 (speclooptripcount) [ 0000000000000000000000]
call_ln69              (call             ) [ 0000000000000000000000]
br_ln69                (br               ) [ 0000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000]
call_ln0               (call             ) [ 0000000000000000000000]
call_ln98              (call             ) [ 0000000000000000000000]
ret_ln99               (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prediction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_0_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_0_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_0_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_weights_0_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_weights_1_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_weights_1_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_weights_1_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_weights_1_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_weights_1_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_weights_1_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_weights_1_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_weights_2_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_weights_2_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_weights_2_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_weights_2_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_weights_2_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_weights_2_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_weights_2_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_weights_3_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_weights_3_1">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_weights_3_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_weights_3_3">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_weights_3_4">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_weights_3_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_weights_3_6">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_weights_4_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_weights_4_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_weights_4_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_weights_4_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_weights_4_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_weights_4_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_weights_4_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_weights_5_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_weights_5_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_weights_5_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_weights_5_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_weights_5_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_weights_5_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_weights_5_6">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_weights_6_0">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_weights_6_1">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_weights_6_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_weights_6_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_weights_6_4">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_weights_6_5">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_weights_6_6">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dense_weights_0_0">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="dense_weights_0_1">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="dense_weights_0_2">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="dense_weights_0_3">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="dense_weights_0_4">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="dense_weights_0_5">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="dense_weights_0_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="dense_weights_0_7">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="dense_weights_0_8">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="dense_weights_0_9">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_0_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="dense_weights_1_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="dense_weights_1_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="dense_weights_1_2">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="dense_weights_1_3">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="dense_weights_1_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="dense_weights_1_5">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="dense_weights_1_6">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="dense_weights_1_7">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="dense_weights_1_8">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="dense_weights_1_9">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights_1_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="dense_biases">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_Pipeline_pad_for_rows_pad_for_cols"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_Pipeline_clone_for_rows_clone_for_cols"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_section"/></StgValue>
</bind>
</comp>

<comp id="206" class="1004" name="arrayinit_curidx3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayinit_curidx3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="pad_img0_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="pad_img0_1_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="pad_img0_2_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="pad_img0_3_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_3/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pad_img0_4_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_4/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="pad_img0_5_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_5/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pad_img0_6_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="pad_img0_7_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pad_img0_8_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pad_img0_9_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_9/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pad_img0_10_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pad_img0_11_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_11/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="pad_img0_12_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_12/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="pad_img0_13_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_13/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="pad_img0_14_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_14/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="pad_img0_15_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_15/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="pad_img0_16_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_16/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="pad_img0_17_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_17/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="pad_img0_18_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_18/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="pad_img0_19_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_19/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="pad_img0_20_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_20/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="pad_img0_21_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_21/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="pad_img0_22_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_22/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pad_img0_23_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_23/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="pad_img0_24_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_24/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="pad_img0_25_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_25/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pad_img0_26_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_26/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="pad_img0_27_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img0_27/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="pad_img1_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="pad_img2_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="pad_img3_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="pad_img3_1_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="pad_img3_2_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="pad_img3_3_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="pad_img3_4_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="pad_img3_5_alloca_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pad_img3_6_alloca_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_6/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="pad_img3_7_alloca_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_7/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="pad_img3_8_alloca_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_8/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="pad_img3_9_alloca_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_9/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="pad_img3_10_alloca_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_10/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="pad_img3_11_alloca_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_11/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="pad_img3_12_alloca_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_12/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="pad_img3_13_alloca_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_13/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="pad_img3_14_alloca_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_14/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="pad_img3_15_alloca_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_15/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="pad_img3_16_alloca_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_16/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="pad_img3_17_alloca_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_17/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="pad_img3_18_alloca_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_18/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="pad_img3_19_alloca_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_19/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="pad_img3_20_alloca_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_20/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="pad_img3_21_alloca_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_21/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="pad_img3_22_alloca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_22/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="pad_img3_23_alloca_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_23/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="pad_img3_24_alloca_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_24/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="pad_img3_25_alloca_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_25/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="pad_img3_26_alloca_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_26/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="pad_img3_27_alloca_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_27/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="pad_img3_28_alloca_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_28/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="pad_img3_29_alloca_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_29/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="pad_img3_30_alloca_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_30/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="pad_img3_31_alloca_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_31/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="pad_img3_32_alloca_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_32/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="pad_img3_33_alloca_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_33/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="pad_img3_34_alloca_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_34/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="pad_img3_35_alloca_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_35/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="pad_img3_36_alloca_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_36/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="pad_img3_37_alloca_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_37/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="pad_img3_38_alloca_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_38/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="pad_img3_39_alloca_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_39/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="pad_img3_40_alloca_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_40/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="pad_img3_41_alloca_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_41/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="pad_img3_42_alloca_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_42/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="pad_img3_43_alloca_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_43/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="pad_img3_44_alloca_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_44/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pad_img3_45_alloca_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_45/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="pad_img3_46_alloca_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_46/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="pad_img3_47_alloca_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_47/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="pad_img3_48_alloca_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pad_img3_48/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="pad_img0_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="24" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pad_img0_addr/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln69_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="24" slack="0"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_cnn_Pipeline_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="0" slack="0"/>
<pin id="543" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="545" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="546" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="547" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="548" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="549" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="550" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_cnn_Pipeline_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="0" slack="0"/>
<pin id="554" dir="0" index="1" bw="6" slack="0"/>
<pin id="555" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="556" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="557" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="558" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="559" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="560" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="561" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="562" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="563" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="564" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="565" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="566" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="567" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="568" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="569" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="570" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="571" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="572" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="573" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="574" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="575" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="576" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="577" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="578" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="579" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="580" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="581" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="582" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="583" dir="0" index="30" bw="2" slack="10"/>
<pin id="584" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/14 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="24" slack="0"/>
<pin id="589" dir="0" index="2" bw="24" slack="0"/>
<pin id="590" dir="0" index="3" bw="24" slack="0"/>
<pin id="591" dir="0" index="4" bw="24" slack="0"/>
<pin id="592" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="593" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="594" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="595" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="596" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="597" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="598" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="599" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="600" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="601" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="602" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="603" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="604" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="605" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="606" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="607" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="608" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="609" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="610" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="611" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="612" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="613" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="614" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="615" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="616" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="617" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="618" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="619" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="620" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="0" slack="0"/>
<pin id="628" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="630" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="631" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="632" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="633" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="634" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="635" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="636" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="637" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="638" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="639" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="640" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="641" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="642" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="643" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="644" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="645" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="646" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="647" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="648" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="649" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="650" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="651" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="652" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="653" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="654" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="655" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="656" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="657" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="658" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="659" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="660" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="661" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="662" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="663" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="664" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="665" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="666" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="667" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="668" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="669" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="670" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="671" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="672" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="673" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="674" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="675" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="676" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="677" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="678" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="679" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="680" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="681" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="682" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="683" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="684" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="685" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="686" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="687" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="688" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="689" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="690" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="691" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="692" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="693" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="694" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="695" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="696" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="697" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="698" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="699" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="700" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="701" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="702" dir="0" index="75" bw="24" slack="2147483647"/>
<pin id="703" dir="0" index="76" bw="24" slack="2147483647"/>
<pin id="704" dir="0" index="77" bw="24" slack="2147483647"/>
<pin id="705" dir="0" index="78" bw="24" slack="2147483647"/>
<pin id="706" dir="0" index="79" bw="24" slack="2147483647"/>
<pin id="707" dir="1" index="80" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_dataflow_section_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="0" slack="0"/>
<pin id="711" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="712" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="713" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="714" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="715" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="716" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="717" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="718" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="719" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="720" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="721" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="722" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="723" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="724" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="725" dir="0" index="15" bw="24" slack="2147483647"/>
<pin id="726" dir="0" index="16" bw="24" slack="2147483647"/>
<pin id="727" dir="0" index="17" bw="24" slack="2147483647"/>
<pin id="728" dir="0" index="18" bw="24" slack="2147483647"/>
<pin id="729" dir="0" index="19" bw="24" slack="2147483647"/>
<pin id="730" dir="0" index="20" bw="24" slack="2147483647"/>
<pin id="731" dir="0" index="21" bw="24" slack="2147483647"/>
<pin id="732" dir="0" index="22" bw="24" slack="2147483647"/>
<pin id="733" dir="0" index="23" bw="24" slack="2147483647"/>
<pin id="734" dir="0" index="24" bw="24" slack="2147483647"/>
<pin id="735" dir="0" index="25" bw="24" slack="2147483647"/>
<pin id="736" dir="0" index="26" bw="24" slack="2147483647"/>
<pin id="737" dir="0" index="27" bw="24" slack="2147483647"/>
<pin id="738" dir="0" index="28" bw="24" slack="2147483647"/>
<pin id="739" dir="0" index="29" bw="24" slack="2147483647"/>
<pin id="740" dir="0" index="30" bw="24" slack="2147483647"/>
<pin id="741" dir="0" index="31" bw="24" slack="2147483647"/>
<pin id="742" dir="0" index="32" bw="24" slack="2147483647"/>
<pin id="743" dir="0" index="33" bw="24" slack="2147483647"/>
<pin id="744" dir="0" index="34" bw="24" slack="2147483647"/>
<pin id="745" dir="0" index="35" bw="24" slack="2147483647"/>
<pin id="746" dir="0" index="36" bw="24" slack="2147483647"/>
<pin id="747" dir="0" index="37" bw="24" slack="2147483647"/>
<pin id="748" dir="0" index="38" bw="24" slack="2147483647"/>
<pin id="749" dir="0" index="39" bw="24" slack="2147483647"/>
<pin id="750" dir="0" index="40" bw="24" slack="2147483647"/>
<pin id="751" dir="0" index="41" bw="24" slack="2147483647"/>
<pin id="752" dir="0" index="42" bw="24" slack="2147483647"/>
<pin id="753" dir="0" index="43" bw="24" slack="2147483647"/>
<pin id="754" dir="0" index="44" bw="24" slack="2147483647"/>
<pin id="755" dir="0" index="45" bw="24" slack="2147483647"/>
<pin id="756" dir="0" index="46" bw="24" slack="2147483647"/>
<pin id="757" dir="0" index="47" bw="24" slack="2147483647"/>
<pin id="758" dir="0" index="48" bw="24" slack="2147483647"/>
<pin id="759" dir="0" index="49" bw="24" slack="2147483647"/>
<pin id="760" dir="0" index="50" bw="24" slack="2147483647"/>
<pin id="761" dir="0" index="51" bw="24" slack="2147483647"/>
<pin id="762" dir="0" index="52" bw="24" slack="2147483647"/>
<pin id="763" dir="0" index="53" bw="24" slack="2147483647"/>
<pin id="764" dir="0" index="54" bw="24" slack="2147483647"/>
<pin id="765" dir="0" index="55" bw="24" slack="2147483647"/>
<pin id="766" dir="0" index="56" bw="24" slack="2147483647"/>
<pin id="767" dir="0" index="57" bw="24" slack="2147483647"/>
<pin id="768" dir="0" index="58" bw="24" slack="2147483647"/>
<pin id="769" dir="0" index="59" bw="24" slack="2147483647"/>
<pin id="770" dir="0" index="60" bw="24" slack="2147483647"/>
<pin id="771" dir="0" index="61" bw="24" slack="2147483647"/>
<pin id="772" dir="0" index="62" bw="24" slack="2147483647"/>
<pin id="773" dir="0" index="63" bw="24" slack="2147483647"/>
<pin id="774" dir="0" index="64" bw="24" slack="2147483647"/>
<pin id="775" dir="0" index="65" bw="24" slack="2147483647"/>
<pin id="776" dir="0" index="66" bw="24" slack="2147483647"/>
<pin id="777" dir="0" index="67" bw="24" slack="2147483647"/>
<pin id="778" dir="0" index="68" bw="24" slack="2147483647"/>
<pin id="779" dir="0" index="69" bw="24" slack="2147483647"/>
<pin id="780" dir="0" index="70" bw="24" slack="2147483647"/>
<pin id="781" dir="0" index="71" bw="24" slack="2147483647"/>
<pin id="782" dir="0" index="72" bw="24" slack="2147483647"/>
<pin id="783" dir="0" index="73" bw="24" slack="2147483647"/>
<pin id="784" dir="0" index="74" bw="24" slack="2147483647"/>
<pin id="785" dir="0" index="75" bw="24" slack="2147483647"/>
<pin id="786" dir="0" index="76" bw="24" slack="2147483647"/>
<pin id="787" dir="0" index="77" bw="24" slack="2147483647"/>
<pin id="788" dir="0" index="78" bw="24" slack="2147483647"/>
<pin id="789" dir="0" index="79" bw="24" slack="2147483647"/>
<pin id="790" dir="0" index="80" bw="24" slack="0"/>
<pin id="791" dir="0" index="81" bw="6" slack="0"/>
<pin id="792" dir="0" index="82" bw="8" slack="0"/>
<pin id="793" dir="0" index="83" bw="7" slack="0"/>
<pin id="794" dir="0" index="84" bw="8" slack="0"/>
<pin id="795" dir="0" index="85" bw="8" slack="0"/>
<pin id="796" dir="0" index="86" bw="9" slack="0"/>
<pin id="797" dir="0" index="87" bw="8" slack="0"/>
<pin id="798" dir="0" index="88" bw="9" slack="0"/>
<pin id="799" dir="0" index="89" bw="8" slack="0"/>
<pin id="800" dir="0" index="90" bw="9" slack="0"/>
<pin id="801" dir="0" index="91" bw="8" slack="0"/>
<pin id="802" dir="0" index="92" bw="9" slack="0"/>
<pin id="803" dir="0" index="93" bw="8" slack="0"/>
<pin id="804" dir="0" index="94" bw="9" slack="0"/>
<pin id="805" dir="0" index="95" bw="8" slack="0"/>
<pin id="806" dir="0" index="96" bw="8" slack="0"/>
<pin id="807" dir="0" index="97" bw="9" slack="0"/>
<pin id="808" dir="0" index="98" bw="8" slack="0"/>
<pin id="809" dir="0" index="99" bw="8" slack="0"/>
<pin id="810" dir="0" index="100" bw="9" slack="0"/>
<pin id="811" dir="0" index="101" bw="8" slack="0"/>
<pin id="812" dir="0" index="102" bw="8" slack="0"/>
<pin id="813" dir="0" index="103" bw="8" slack="0"/>
<pin id="814" dir="0" index="104" bw="9" slack="0"/>
<pin id="815" dir="0" index="105" bw="9" slack="0"/>
<pin id="816" dir="0" index="106" bw="8" slack="0"/>
<pin id="817" dir="0" index="107" bw="9" slack="0"/>
<pin id="818" dir="0" index="108" bw="9" slack="0"/>
<pin id="819" dir="0" index="109" bw="8" slack="0"/>
<pin id="820" dir="0" index="110" bw="8" slack="0"/>
<pin id="821" dir="0" index="111" bw="8" slack="0"/>
<pin id="822" dir="0" index="112" bw="9" slack="0"/>
<pin id="823" dir="0" index="113" bw="9" slack="0"/>
<pin id="824" dir="0" index="114" bw="8" slack="0"/>
<pin id="825" dir="0" index="115" bw="9" slack="0"/>
<pin id="826" dir="0" index="116" bw="9" slack="0"/>
<pin id="827" dir="0" index="117" bw="9" slack="0"/>
<pin id="828" dir="0" index="118" bw="9" slack="0"/>
<pin id="829" dir="0" index="119" bw="9" slack="0"/>
<pin id="830" dir="0" index="120" bw="9" slack="0"/>
<pin id="831" dir="0" index="121" bw="9" slack="0"/>
<pin id="832" dir="0" index="122" bw="7" slack="0"/>
<pin id="833" dir="0" index="123" bw="9" slack="0"/>
<pin id="834" dir="0" index="124" bw="9" slack="0"/>
<pin id="835" dir="0" index="125" bw="9" slack="0"/>
<pin id="836" dir="0" index="126" bw="10" slack="0"/>
<pin id="837" dir="0" index="127" bw="9" slack="0"/>
<pin id="838" dir="0" index="128" bw="9" slack="0"/>
<pin id="839" dir="0" index="129" bw="9" slack="0"/>
<pin id="840" dir="0" index="130" bw="9" slack="0"/>
<pin id="841" dir="0" index="131" bw="9" slack="0"/>
<pin id="842" dir="0" index="132" bw="9" slack="0"/>
<pin id="843" dir="0" index="133" bw="9" slack="0"/>
<pin id="844" dir="0" index="134" bw="9" slack="0"/>
<pin id="845" dir="0" index="135" bw="9" slack="0"/>
<pin id="846" dir="0" index="136" bw="9" slack="0"/>
<pin id="847" dir="0" index="137" bw="9" slack="0"/>
<pin id="848" dir="0" index="138" bw="9" slack="0"/>
<pin id="849" dir="0" index="139" bw="9" slack="0"/>
<pin id="850" dir="0" index="140" bw="9" slack="0"/>
<pin id="851" dir="0" index="141" bw="9" slack="0"/>
<pin id="852" dir="0" index="142" bw="9" slack="0"/>
<pin id="853" dir="0" index="143" bw="9" slack="0"/>
<pin id="854" dir="0" index="144" bw="9" slack="0"/>
<pin id="855" dir="0" index="145" bw="9" slack="0"/>
<pin id="856" dir="0" index="146" bw="9" slack="0"/>
<pin id="857" dir="0" index="147" bw="8" slack="0"/>
<pin id="858" dir="0" index="148" bw="9" slack="0"/>
<pin id="859" dir="0" index="149" bw="9" slack="0"/>
<pin id="860" dir="0" index="150" bw="9" slack="0"/>
<pin id="861" dir="0" index="151" bw="7" slack="0"/>
<pin id="862" dir="1" index="152" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/20 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln0_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="6" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="941" class="1004" name="arrayinit_curidx3_load_load_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="3"/>
<pin id="943" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayinit_curidx3_load/4 "/>
</bind>
</comp>

<comp id="944" class="1004" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="0"/>
<pin id="946" dir="0" index="1" bw="5" slack="0"/>
<pin id="947" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln69/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln69_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="6" slack="0"/>
<pin id="952" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="mul_ln69_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/4 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="2" slack="0"/>
<pin id="962" dir="0" index="1" bw="13" slack="0"/>
<pin id="963" dir="0" index="2" bw="5" slack="0"/>
<pin id="964" dir="0" index="3" bw="5" slack="0"/>
<pin id="965" dir="1" index="4" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln69_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_2/4 "/>
</bind>
</comp>

<comp id="976" class="1004" name="icmp_ln69_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="0" index="1" bw="6" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="store_ln69_store_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="6" slack="0"/>
<pin id="984" dir="0" index="1" bw="6" slack="3"/>
<pin id="985" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="shl_ln69_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="1"/>
<pin id="989" dir="0" index="1" bw="3" slack="0"/>
<pin id="990" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln69/14 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln69_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="0" index="1" bw="5" slack="1"/>
<pin id="995" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/14 "/>
</bind>
</comp>

<comp id="998" class="1005" name="arrayinit_curidx3_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="6" slack="0"/>
<pin id="1000" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="arrayinit_curidx3 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="arrayinit_curidx3_load_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="1"/>
<pin id="1007" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="arrayinit_curidx3_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="trunc_ln_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="10"/>
<pin id="1012" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1015" class="1005" name="icmp_ln69_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="11"/>
<pin id="1017" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="urem_ln69_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln69 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="add_ln69_3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="6" slack="1"/>
<pin id="1027" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="209"><net_src comp="152" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="154" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="154" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="154" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="154" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="154" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="154" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="154" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="154" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="154" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="154" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="154" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="154" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="154" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="154" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="154" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="154" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="154" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="154" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="154" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="154" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="154" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="154" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="154" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="154" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="154" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="154" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="154" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="154" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="154" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="154" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="154" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="154" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="154" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="154" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="154" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="154" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="154" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="154" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="154" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="154" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="154" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="154" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="154" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="154" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="154" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="154" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="154" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="154" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="154" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="154" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="154" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="154" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="154" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="154" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="154" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="154" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="154" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="154" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="154" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="154" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="154" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="154" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="154" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="154" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="154" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="154" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="154" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="154" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="154" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="154" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="154" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="154" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="154" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="154" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="154" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="154" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="154" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="154" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="154" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="210" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="156" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="156" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="158" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="551"><net_src comp="162" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="585"><net_src comp="194" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="621"><net_src comp="200" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="622"><net_src comp="0" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="623"><net_src comp="2" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="624"><net_src comp="4" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="625"><net_src comp="6" pin="0"/><net_sink comp="586" pin=4"/></net>

<net id="708"><net_src comp="202" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="863"><net_src comp="204" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="864"><net_src comp="8" pin="0"/><net_sink comp="709" pin=80"/></net>

<net id="865"><net_src comp="10" pin="0"/><net_sink comp="709" pin=81"/></net>

<net id="866"><net_src comp="12" pin="0"/><net_sink comp="709" pin=82"/></net>

<net id="867"><net_src comp="14" pin="0"/><net_sink comp="709" pin=83"/></net>

<net id="868"><net_src comp="16" pin="0"/><net_sink comp="709" pin=84"/></net>

<net id="869"><net_src comp="18" pin="0"/><net_sink comp="709" pin=85"/></net>

<net id="870"><net_src comp="20" pin="0"/><net_sink comp="709" pin=86"/></net>

<net id="871"><net_src comp="22" pin="0"/><net_sink comp="709" pin=87"/></net>

<net id="872"><net_src comp="24" pin="0"/><net_sink comp="709" pin=88"/></net>

<net id="873"><net_src comp="26" pin="0"/><net_sink comp="709" pin=89"/></net>

<net id="874"><net_src comp="28" pin="0"/><net_sink comp="709" pin=90"/></net>

<net id="875"><net_src comp="30" pin="0"/><net_sink comp="709" pin=91"/></net>

<net id="876"><net_src comp="32" pin="0"/><net_sink comp="709" pin=92"/></net>

<net id="877"><net_src comp="34" pin="0"/><net_sink comp="709" pin=93"/></net>

<net id="878"><net_src comp="36" pin="0"/><net_sink comp="709" pin=94"/></net>

<net id="879"><net_src comp="38" pin="0"/><net_sink comp="709" pin=95"/></net>

<net id="880"><net_src comp="40" pin="0"/><net_sink comp="709" pin=96"/></net>

<net id="881"><net_src comp="42" pin="0"/><net_sink comp="709" pin=97"/></net>

<net id="882"><net_src comp="44" pin="0"/><net_sink comp="709" pin=98"/></net>

<net id="883"><net_src comp="46" pin="0"/><net_sink comp="709" pin=99"/></net>

<net id="884"><net_src comp="48" pin="0"/><net_sink comp="709" pin=100"/></net>

<net id="885"><net_src comp="50" pin="0"/><net_sink comp="709" pin=101"/></net>

<net id="886"><net_src comp="52" pin="0"/><net_sink comp="709" pin=102"/></net>

<net id="887"><net_src comp="54" pin="0"/><net_sink comp="709" pin=103"/></net>

<net id="888"><net_src comp="56" pin="0"/><net_sink comp="709" pin=104"/></net>

<net id="889"><net_src comp="58" pin="0"/><net_sink comp="709" pin=105"/></net>

<net id="890"><net_src comp="60" pin="0"/><net_sink comp="709" pin=106"/></net>

<net id="891"><net_src comp="62" pin="0"/><net_sink comp="709" pin=107"/></net>

<net id="892"><net_src comp="64" pin="0"/><net_sink comp="709" pin=108"/></net>

<net id="893"><net_src comp="66" pin="0"/><net_sink comp="709" pin=109"/></net>

<net id="894"><net_src comp="68" pin="0"/><net_sink comp="709" pin=110"/></net>

<net id="895"><net_src comp="70" pin="0"/><net_sink comp="709" pin=111"/></net>

<net id="896"><net_src comp="72" pin="0"/><net_sink comp="709" pin=112"/></net>

<net id="897"><net_src comp="74" pin="0"/><net_sink comp="709" pin=113"/></net>

<net id="898"><net_src comp="76" pin="0"/><net_sink comp="709" pin=114"/></net>

<net id="899"><net_src comp="78" pin="0"/><net_sink comp="709" pin=115"/></net>

<net id="900"><net_src comp="80" pin="0"/><net_sink comp="709" pin=116"/></net>

<net id="901"><net_src comp="82" pin="0"/><net_sink comp="709" pin=117"/></net>

<net id="902"><net_src comp="84" pin="0"/><net_sink comp="709" pin=118"/></net>

<net id="903"><net_src comp="86" pin="0"/><net_sink comp="709" pin=119"/></net>

<net id="904"><net_src comp="88" pin="0"/><net_sink comp="709" pin=120"/></net>

<net id="905"><net_src comp="90" pin="0"/><net_sink comp="709" pin=121"/></net>

<net id="906"><net_src comp="92" pin="0"/><net_sink comp="709" pin=122"/></net>

<net id="907"><net_src comp="94" pin="0"/><net_sink comp="709" pin=123"/></net>

<net id="908"><net_src comp="96" pin="0"/><net_sink comp="709" pin=124"/></net>

<net id="909"><net_src comp="98" pin="0"/><net_sink comp="709" pin=125"/></net>

<net id="910"><net_src comp="100" pin="0"/><net_sink comp="709" pin=126"/></net>

<net id="911"><net_src comp="102" pin="0"/><net_sink comp="709" pin=127"/></net>

<net id="912"><net_src comp="104" pin="0"/><net_sink comp="709" pin=128"/></net>

<net id="913"><net_src comp="106" pin="0"/><net_sink comp="709" pin=129"/></net>

<net id="914"><net_src comp="108" pin="0"/><net_sink comp="709" pin=130"/></net>

<net id="915"><net_src comp="110" pin="0"/><net_sink comp="709" pin=131"/></net>

<net id="916"><net_src comp="112" pin="0"/><net_sink comp="709" pin=132"/></net>

<net id="917"><net_src comp="114" pin="0"/><net_sink comp="709" pin=133"/></net>

<net id="918"><net_src comp="116" pin="0"/><net_sink comp="709" pin=134"/></net>

<net id="919"><net_src comp="118" pin="0"/><net_sink comp="709" pin=135"/></net>

<net id="920"><net_src comp="120" pin="0"/><net_sink comp="709" pin=136"/></net>

<net id="921"><net_src comp="122" pin="0"/><net_sink comp="709" pin=137"/></net>

<net id="922"><net_src comp="124" pin="0"/><net_sink comp="709" pin=138"/></net>

<net id="923"><net_src comp="126" pin="0"/><net_sink comp="709" pin=139"/></net>

<net id="924"><net_src comp="128" pin="0"/><net_sink comp="709" pin=140"/></net>

<net id="925"><net_src comp="130" pin="0"/><net_sink comp="709" pin=141"/></net>

<net id="926"><net_src comp="132" pin="0"/><net_sink comp="709" pin=142"/></net>

<net id="927"><net_src comp="134" pin="0"/><net_sink comp="709" pin=143"/></net>

<net id="928"><net_src comp="136" pin="0"/><net_sink comp="709" pin=144"/></net>

<net id="929"><net_src comp="138" pin="0"/><net_sink comp="709" pin=145"/></net>

<net id="930"><net_src comp="140" pin="0"/><net_sink comp="709" pin=146"/></net>

<net id="931"><net_src comp="142" pin="0"/><net_sink comp="709" pin=147"/></net>

<net id="932"><net_src comp="144" pin="0"/><net_sink comp="709" pin=148"/></net>

<net id="933"><net_src comp="146" pin="0"/><net_sink comp="709" pin=149"/></net>

<net id="934"><net_src comp="148" pin="0"/><net_sink comp="709" pin=150"/></net>

<net id="935"><net_src comp="150" pin="0"/><net_sink comp="709" pin=151"/></net>

<net id="940"><net_src comp="160" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="948"><net_src comp="941" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="180" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="953"><net_src comp="941" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="182" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="966"><net_src comp="184" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="954" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="186" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="188" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="974"><net_src comp="941" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="160" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="941" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="190" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="986"><net_src comp="970" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="991"><net_src comp="192" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="987" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="992" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="1001"><net_src comp="206" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1004"><net_src comp="998" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1008"><net_src comp="941" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1013"><net_src comp="960" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="552" pin=30"/></net>

<net id="1018"><net_src comp="976" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="944" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1028"><net_src comp="992" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="552" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {20 21 }
 - Input state : 
	Port: cnn : img_in_0 | {16 17 }
	Port: cnn : img_in_1 | {16 17 }
	Port: cnn : img_in_2 | {16 17 }
	Port: cnn : img_in_3 | {16 17 }
	Port: cnn : prediction | {20 21 }
	Port: cnn : conv_biases | {20 21 }
	Port: cnn : conv_weights_0_0 | {20 21 }
	Port: cnn : conv_weights_0_1 | {20 21 }
	Port: cnn : conv_weights_0_2 | {20 21 }
	Port: cnn : conv_weights_0_3 | {20 21 }
	Port: cnn : conv_weights_0_4 | {20 21 }
	Port: cnn : conv_weights_0_5 | {20 21 }
	Port: cnn : conv_weights_0_6 | {20 21 }
	Port: cnn : conv_weights_1_0 | {20 21 }
	Port: cnn : conv_weights_1_1 | {20 21 }
	Port: cnn : conv_weights_1_2 | {20 21 }
	Port: cnn : conv_weights_1_3 | {20 21 }
	Port: cnn : conv_weights_1_4 | {20 21 }
	Port: cnn : conv_weights_1_5 | {20 21 }
	Port: cnn : conv_weights_1_6 | {20 21 }
	Port: cnn : conv_weights_2_0 | {20 21 }
	Port: cnn : conv_weights_2_1 | {20 21 }
	Port: cnn : conv_weights_2_2 | {20 21 }
	Port: cnn : conv_weights_2_3 | {20 21 }
	Port: cnn : conv_weights_2_4 | {20 21 }
	Port: cnn : conv_weights_2_5 | {20 21 }
	Port: cnn : conv_weights_2_6 | {20 21 }
	Port: cnn : conv_weights_3_0 | {20 21 }
	Port: cnn : conv_weights_3_1 | {20 21 }
	Port: cnn : conv_weights_3_2 | {20 21 }
	Port: cnn : conv_weights_3_3 | {20 21 }
	Port: cnn : conv_weights_3_4 | {20 21 }
	Port: cnn : conv_weights_3_5 | {20 21 }
	Port: cnn : conv_weights_3_6 | {20 21 }
	Port: cnn : conv_weights_4_0 | {20 21 }
	Port: cnn : conv_weights_4_1 | {20 21 }
	Port: cnn : conv_weights_4_2 | {20 21 }
	Port: cnn : conv_weights_4_3 | {20 21 }
	Port: cnn : conv_weights_4_4 | {20 21 }
	Port: cnn : conv_weights_4_5 | {20 21 }
	Port: cnn : conv_weights_4_6 | {20 21 }
	Port: cnn : conv_weights_5_0 | {20 21 }
	Port: cnn : conv_weights_5_1 | {20 21 }
	Port: cnn : conv_weights_5_2 | {20 21 }
	Port: cnn : conv_weights_5_3 | {20 21 }
	Port: cnn : conv_weights_5_4 | {20 21 }
	Port: cnn : conv_weights_5_5 | {20 21 }
	Port: cnn : conv_weights_5_6 | {20 21 }
	Port: cnn : conv_weights_6_0 | {20 21 }
	Port: cnn : conv_weights_6_1 | {20 21 }
	Port: cnn : conv_weights_6_2 | {20 21 }
	Port: cnn : conv_weights_6_3 | {20 21 }
	Port: cnn : conv_weights_6_4 | {20 21 }
	Port: cnn : conv_weights_6_5 | {20 21 }
	Port: cnn : conv_weights_6_6 | {20 21 }
	Port: cnn : dense_weights_0_0 | {20 21 }
	Port: cnn : dense_weights_0_1 | {20 21 }
	Port: cnn : dense_weights_0_2 | {20 21 }
	Port: cnn : dense_weights_0_3 | {20 21 }
	Port: cnn : dense_weights_0_4 | {20 21 }
	Port: cnn : dense_weights_0_5 | {20 21 }
	Port: cnn : dense_weights_0_6 | {20 21 }
	Port: cnn : dense_weights_0_7 | {20 21 }
	Port: cnn : dense_weights_0_8 | {20 21 }
	Port: cnn : dense_weights_0_9 | {20 21 }
	Port: cnn : dense_weights_1_0 | {20 21 }
	Port: cnn : dense_weights_1_1 | {20 21 }
	Port: cnn : dense_weights_1_2 | {20 21 }
	Port: cnn : dense_weights_1_3 | {20 21 }
	Port: cnn : dense_weights_1_4 | {20 21 }
	Port: cnn : dense_weights_1_5 | {20 21 }
	Port: cnn : dense_weights_1_6 | {20 21 }
	Port: cnn : dense_weights_1_7 | {20 21 }
	Port: cnn : dense_weights_1_8 | {20 21 }
	Port: cnn : dense_weights_1_9 | {20 21 }
	Port: cnn : dense_biases | {20 21 }
  - Chain level:
	State 1
		pad_img0_addr : 1
		store_ln69 : 2
		store_ln0 : 1
	State 2
	State 3
	State 4
		urem_ln69 : 1
		zext_ln69 : 1
		mul_ln69 : 2
		trunc_ln : 3
		add_ln69_2 : 1
		icmp_ln69 : 1
		store_ln69 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		call_ln69 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|---------|
| Operation|                    Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|          |               grp_cnn_Pipeline_1_fu_541               |    0    |  1.588  |   150   |   157   |
|          |               grp_cnn_Pipeline_2_fu_552               |    0    |    0    |    24   |    88   |
|   call   |   grp_cnn_Pipeline_pad_for_rows_pad_for_cols_fu_586   |    0    |  9.528  |   413   |   469   |
|          | grp_cnn_Pipeline_clone_for_rows_clone_for_cols_fu_626 |    0    |  47.64  |   652   |   926   |
|          |              grp_dataflow_section_fu_709              |   8018  | 16328.8 |  680984 |  282629 |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   urem   |                       grp_fu_944                      |    0    |    0    |    82   |    33   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                    mul_ln69_fu_954                    |    0    |    0    |    0    |    41   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    add   |                   add_ln69_2_fu_970                   |    0    |    0    |    0    |    14   |
|          |                   add_ln69_3_fu_992                   |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln69_fu_976                   |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                    zext_ln69_fu_950                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|partselect|                    trunc_ln_fu_960                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                    shl_ln69_fu_987                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                       |   8018  | 16387.6 |  682305 |  284385 |
|----------|-------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   conv_biases   |    0   |    6   |    1   |    -   |
| conv_weights_0_0|    0   |    8   |    1   |    -   |
| conv_weights_0_1|    0   |    7   |    1   |    -   |
| conv_weights_0_2|    0   |    8   |    1   |    -   |
| conv_weights_0_3|    0   |    8   |    1   |    -   |
| conv_weights_0_4|    0   |    9   |    1   |    -   |
| conv_weights_0_5|    0   |    8   |    1   |    -   |
| conv_weights_0_6|    0   |    9   |    1   |    -   |
| conv_weights_1_0|    0   |    8   |    1   |    -   |
| conv_weights_1_1|    0   |    9   |    1   |    -   |
| conv_weights_1_2|    0   |    8   |    1   |    -   |
| conv_weights_1_3|    0   |    9   |    1   |    -   |
| conv_weights_1_4|    0   |    8   |    1   |    -   |
| conv_weights_1_5|    0   |    9   |    1   |    -   |
| conv_weights_1_6|    0   |    8   |    1   |    -   |
| conv_weights_2_0|    0   |    8   |    1   |    -   |
| conv_weights_2_1|    0   |    9   |    1   |    -   |
| conv_weights_2_2|    0   |    8   |    1   |    -   |
| conv_weights_2_3|    0   |    8   |    1   |    -   |
| conv_weights_2_4|    0   |    9   |    1   |    -   |
| conv_weights_2_5|    0   |    8   |    1   |    -   |
| conv_weights_2_6|    0   |    8   |    1   |    -   |
| conv_weights_3_0|    0   |    8   |    1   |    -   |
| conv_weights_3_1|    0   |    9   |    1   |    -   |
| conv_weights_3_2|    0   |    9   |    1   |    -   |
| conv_weights_3_3|    0   |    8   |    1   |    -   |
| conv_weights_3_4|    0   |    9   |    1   |    -   |
| conv_weights_3_5|    0   |    9   |    1   |    -   |
| conv_weights_3_6|    0   |    8   |    1   |    -   |
| conv_weights_4_0|    0   |    8   |    1   |    -   |
| conv_weights_4_1|    0   |    8   |    1   |    -   |
| conv_weights_4_2|    0   |    9   |    1   |    -   |
| conv_weights_4_3|    0   |    9   |    1   |    -   |
| conv_weights_4_4|    0   |    8   |    1   |    -   |
| conv_weights_4_5|    0   |    9   |    1   |    -   |
| conv_weights_4_6|    0   |    9   |    1   |    -   |
| conv_weights_5_0|    0   |    9   |    1   |    -   |
| conv_weights_5_1|    0   |    9   |    1   |    -   |
| conv_weights_5_2|    0   |    9   |    1   |    -   |
| conv_weights_5_3|    0   |    9   |    1   |    -   |
| conv_weights_5_4|    0   |    9   |    1   |    -   |
| conv_weights_5_5|    0   |    7   |    1   |    -   |
| conv_weights_5_6|    0   |    9   |    1   |    -   |
| conv_weights_6_0|    0   |    9   |    1   |    -   |
| conv_weights_6_1|    0   |    9   |    1   |    -   |
| conv_weights_6_2|    0   |   10   |    1   |    -   |
| conv_weights_6_3|    0   |    9   |    1   |    -   |
| conv_weights_6_4|    0   |    9   |    1   |    -   |
| conv_weights_6_5|    0   |    9   |    1   |    -   |
| conv_weights_6_6|    0   |    9   |    1   |    -   |
|   dense_biases  |    0   |    7   |    2   |    -   |
|dense_weights_0_0|    1   |    0   |    0   |    -   |
|dense_weights_0_1|    1   |    0   |    0   |    -   |
|dense_weights_0_2|    1   |    0   |    0   |    -   |
|dense_weights_0_3|    1   |    0   |    0   |    -   |
|dense_weights_0_4|    1   |    0   |    0   |    -   |
|dense_weights_0_5|    1   |    0   |    0   |    -   |
|dense_weights_0_6|    1   |    0   |    0   |    -   |
|dense_weights_0_7|    1   |    0   |    0   |    -   |
|dense_weights_0_8|    1   |    0   |    0   |    -   |
|dense_weights_0_9|    1   |    0   |    0   |    -   |
|dense_weights_1_0|    1   |    0   |    0   |    -   |
|dense_weights_1_1|    1   |    0   |    0   |    -   |
|dense_weights_1_2|    1   |    0   |    0   |    -   |
|dense_weights_1_3|    1   |    0   |    0   |    -   |
|dense_weights_1_4|    1   |    0   |    0   |    -   |
|dense_weights_1_5|    1   |    0   |    0   |    -   |
|dense_weights_1_6|    1   |    0   |    0   |    -   |
|dense_weights_1_7|    1   |    0   |    0   |    -   |
|dense_weights_1_8|    1   |    0   |    0   |    -   |
|dense_weights_1_9|    1   |    0   |    0   |    -   |
|     pad_img0    |   12   |    0   |    0   |    0   |
|    pad_img0_1   |   12   |    0   |    0   |    0   |
|   pad_img0_10   |   12   |    0   |    0   |    0   |
|   pad_img0_11   |   12   |    0   |    0   |    0   |
|   pad_img0_12   |   12   |    0   |    0   |    0   |
|   pad_img0_13   |   12   |    0   |    0   |    0   |
|   pad_img0_14   |   12   |    0   |    0   |    0   |
|   pad_img0_15   |   12   |    0   |    0   |    0   |
|   pad_img0_16   |   12   |    0   |    0   |    0   |
|   pad_img0_17   |   12   |    0   |    0   |    0   |
|   pad_img0_18   |   12   |    0   |    0   |    0   |
|   pad_img0_19   |   12   |    0   |    0   |    0   |
|    pad_img0_2   |   12   |    0   |    0   |    0   |
|   pad_img0_20   |   12   |    0   |    0   |    0   |
|   pad_img0_21   |   12   |    0   |    0   |    0   |
|   pad_img0_22   |   12   |    0   |    0   |    0   |
|   pad_img0_23   |   12   |    0   |    0   |    0   |
|   pad_img0_24   |   12   |    0   |    0   |    0   |
|   pad_img0_25   |   12   |    0   |    0   |    0   |
|   pad_img0_26   |   12   |    0   |    0   |    0   |
|   pad_img0_27   |   12   |    0   |    0   |    0   |
|    pad_img0_3   |   12   |    0   |    0   |    0   |
|    pad_img0_4   |   12   |    0   |    0   |    0   |
|    pad_img0_5   |   12   |    0   |    0   |    0   |
|    pad_img0_6   |   12   |    0   |    0   |    0   |
|    pad_img0_7   |   12   |    0   |    0   |    0   |
|    pad_img0_8   |   12   |    0   |    0   |    0   |
|    pad_img0_9   |   12   |    0   |    0   |    0   |
|     pad_img1    |    3   |    0   |    0   |    0   |
|     pad_img2    |    3   |    0   |    0   |    0   |
|     pad_img3    |    0   |   24   |   10   |    0   |
|    pad_img3_1   |    0   |   24   |   10   |    0   |
|   pad_img3_10   |    0   |   24   |   10   |    0   |
|   pad_img3_11   |    0   |   24   |   10   |    0   |
|   pad_img3_12   |    0   |   24   |   10   |    0   |
|   pad_img3_13   |    0   |   24   |   10   |    0   |
|   pad_img3_14   |    0   |   24   |   10   |    0   |
|   pad_img3_15   |    0   |   24   |   10   |    0   |
|   pad_img3_16   |    0   |   24   |   10   |    0   |
|   pad_img3_17   |    0   |   24   |   10   |    0   |
|   pad_img3_18   |    0   |   24   |   10   |    0   |
|   pad_img3_19   |    0   |   24   |   10   |    0   |
|    pad_img3_2   |    0   |   24   |   10   |    0   |
|   pad_img3_20   |    0   |   24   |   10   |    0   |
|   pad_img3_21   |    0   |   24   |   10   |    0   |
|   pad_img3_22   |    0   |   24   |   10   |    0   |
|   pad_img3_23   |    0   |   24   |   10   |    0   |
|   pad_img3_24   |    0   |   24   |   10   |    0   |
|   pad_img3_25   |    0   |   24   |   10   |    0   |
|   pad_img3_26   |    0   |   24   |   10   |    0   |
|   pad_img3_27   |    0   |   24   |   10   |    0   |
|   pad_img3_28   |    0   |   24   |   10   |    0   |
|   pad_img3_29   |    0   |   24   |   10   |    0   |
|    pad_img3_3   |    0   |   24   |   10   |    0   |
|   pad_img3_30   |    0   |   24   |   10   |    0   |
|   pad_img3_31   |    0   |   24   |   10   |    0   |
|   pad_img3_32   |    0   |   24   |   10   |    0   |
|   pad_img3_33   |    0   |   24   |   10   |    0   |
|   pad_img3_34   |    0   |   24   |   10   |    0   |
|   pad_img3_35   |    0   |   24   |   10   |    0   |
|   pad_img3_36   |    0   |   24   |   10   |    0   |
|   pad_img3_37   |    0   |   24   |   10   |    0   |
|   pad_img3_38   |    0   |   24   |   10   |    0   |
|   pad_img3_39   |    0   |   24   |   10   |    0   |
|    pad_img3_4   |    0   |   24   |   10   |    0   |
|   pad_img3_40   |    0   |   24   |   10   |    0   |
|   pad_img3_41   |    0   |   24   |   10   |    0   |
|   pad_img3_42   |    0   |   24   |   10   |    0   |
|   pad_img3_43   |    0   |   24   |   10   |    0   |
|   pad_img3_44   |    0   |   24   |   10   |    0   |
|   pad_img3_45   |    0   |   24   |   10   |    0   |
|   pad_img3_46   |    0   |   24   |   10   |    0   |
|   pad_img3_47   |    0   |   24   |   10   |    0   |
|   pad_img3_48   |    0   |   24   |   10   |    0   |
|    pad_img3_5   |    0   |   24   |   10   |    0   |
|    pad_img3_6   |    0   |   24   |   10   |    0   |
|    pad_img3_7   |    0   |   24   |   10   |    0   |
|    pad_img3_8   |    0   |   24   |   10   |    0   |
|    pad_img3_9   |    0   |   24   |   10   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |   362  |  1608  |   542  |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln69_3_reg_1025      |    6   |
|arrayinit_curidx3_load_reg_1005|    6   |
|   arrayinit_curidx3_reg_998   |    6   |
|       icmp_ln69_reg_1015      |    1   |
|       trunc_ln_reg_1010       |    2   |
|       urem_ln69_reg_1019      |    6   |
+-------------------------------+--------+
|             Total             |   27   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_cnn_Pipeline_2_fu_552 |  p1  |   2  |   6  |   12   ||    9    |
|         grp_fu_944        |  p0  |   2  |   6  |   12   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   24   ||  3.176  ||    18   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  8018  |  16387 | 682305 | 284385 |    -   |
|   Memory  |   362  |    -   |    -   |  1608  |   542  |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   27   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   362  |  8018  |  16390 | 683940 | 284945 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
