# Design and Verification of RAM in SystemVerilog

Description:Design of Single Port Synchronous RAM based on given Design Specification and verifying its functionality in SystemVerilog Environment.
