22:04:24 **** Incremental Build of configuration Debug for project aFIFO_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54254 C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/aFIFO_HW.xpfm standalone_domain C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/aFIFO_HW.xpfm --sys_config aFIFO_HW --bif C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP_system/Debug/system.bif --bitstream C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit --elf C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

22:04:28 Build Finished (took 4s.437ms)

