
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== tlb_tb ===

   Number of wires:                 57
   Number of wire bits:           1008
   Number of public wires:          36
   Number of public wire bits:     980
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            1
     $anyseq                         8
     $assert                         2
     $assume                         1
     $dff                            6
     $eq                             3
     $gt                             1
     $logic_and                      2
     $logic_not                      1
     $mux                            7
     cva6_tlb_model                  1
     cva6_tlb_sv32                   1

=== cva6_tlb_sv32 ===

   Number of wires:                216
   Number of wire bits:           2658
   Number of public wires:          47
   Number of public wire bits:    1423
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                206
     $and                           20
     $dff                            3
     $eq                            24
     $logic_and                     53
     $logic_not                      4
     $logic_or                      12
     $mux                           76
     $not                            5
     $or                             8
     $reduce_or                      1

=== cva6_tlb_model ===

   Number of wires:                 48
   Number of wire bits:           1953
   Number of public wires:          26
   Number of public wire bits:     931
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $dff                            2
     $eq                             4
     $logic_and                      3
     $logic_not                      2
     $mux                           18
     $not                            1

=== design hierarchy ===

   tlb_tb                            1
     cva6_tlb_model                  1
     cva6_tlb_sv32                   1

   Number of wires:                321
   Number of wire bits:           5619
   Number of public wires:         109
   Number of public wire bits:    3334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                268
     $add                            1
     $and                           20
     $anyseq                         8
     $assert                         2
     $assume                         1
     $dff                           11
     $eq                            31
     $gt                             1
     $logic_and                     58
     $logic_not                      7
     $logic_or                      12
     $mux                          101
     $not                            6
     $or                             8
     $reduce_or                      1

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module cva6_tlb_sv32.
Creating SMT-LIBv2 representation of module cva6_tlb_model.
Creating SMT-LIBv2 representation of module tlb_tb.

End of script. Logfile hash: 17e2c0e38c, CPU: user 0.02s system 0.01s, MEM: 11.14 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 72% 2x write_smt2 (0 sec), 25% 2x read_ilang (0 sec), ...
