// Seed: 2694488044
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wor id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input wor id_13,
    output tri0 id_14,
    input tri id_15,
    output supply1 id_16,
    input tri0 id_17
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6
    , id_20,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input wor id_10
    , id_21,
    input supply1 id_11,
    input tri1 id_12
    , id_22,
    input tri1 id_13,
    input uwire id_14
    , id_23,
    input tri0 id_15,
    input tri id_16,
    input tri1 id_17,
    output tri1 id_18
);
  module_0 modCall_1 (
      id_5,
      id_0,
      id_13,
      id_10,
      id_3,
      id_12,
      id_13,
      id_2,
      id_6,
      id_9,
      id_3,
      id_1,
      id_18,
      id_14,
      id_2,
      id_16,
      id_0,
      id_6
  );
  initial @(posedge id_10);
  assign id_23 = 1;
endmodule
