{"vcs1":{"timestamp_begin":1678760615.389000815, "rt":0.52, "ut":0.15, "st":0.11}}
{"vcselab":{"timestamp_begin":1678760615.967508014, "rt":0.42, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1678760616.447717726, "rt":0.19, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678760615.128436044}
{"VCS_COMP_START_TIME": 1678760615.128436044}
{"VCS_COMP_END_TIME": 1678760616.697549664}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338644}}
{"stitch_vcselab": {"peak_mem": 238956}}
