INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/PS2Receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PS2Receiver
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/opcodes/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/alu_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/opcodes/csr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/opcodes/riscv_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/decoder/decoder.srcs/sources_1/new/decoder_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/lab_01.fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/lab_07.ext_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/lab_08.lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/lab_10.csr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/lab_10.irq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sim_1/new/ps2_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ps2_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/PPD/PPD.srcs/sources_1/imports/new/rf_riscv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_unit
INFO: [VRFC 10-2458] undeclared symbol req, assumed default net type wire [/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/riscv_unit.sv:151]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/sys_clk_rst_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_rst_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/periferal_units/periferal_units.srcs/sources_1/new/vga_sb_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sb_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/vgachargen_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/Made-up modules/vgachargen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgachargen
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module index_generator
INFO: [VRFC 10-311] analyzing module single_port_ro_bram
INFO: [VRFC 10-311] analyzing module timing_generator
INFO: [VRFC 10-311] analyzing module true_dual_port_rw_bram
INFO: [VRFC 10-311] analyzing module vga_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_31_23/Desktop/periferal_units/tb_riscv_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_unit
