(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param83 = (~((+(^~{(8'ha8)})) <<< ((-((8'h9f) ? (8'hae) : (8'hbb))) ? ((~&(7'h40)) ? ((8'ha6) && (8'h9e)) : ((8'h9f) != (8'hb7))) : (!{(8'hb3), (8'hae)})))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h1b6):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h11):(1'h0)] wire4;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire signed [(5'h11):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire [(5'h12):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire82;
  wire signed [(5'h15):(1'h0)] wire53;
  wire signed [(5'h14):(1'h0)] wire52;
  wire signed [(5'h13):(1'h0)] wire51;
  wire signed [(5'h12):(1'h0)] wire50;
  wire signed [(5'h13):(1'h0)] wire49;
  wire signed [(2'h3):(1'h0)] wire48;
  wire signed [(5'h10):(1'h0)] wire47;
  wire [(4'ha):(1'h0)] wire46;
  wire [(4'hd):(1'h0)] wire45;
  wire signed [(4'hd):(1'h0)] wire43;
  reg signed [(5'h14):(1'h0)] reg81 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg80 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg79 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg78 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg77 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg76 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg74 = (1'h0);
  reg [(4'hc):(1'h0)] reg73 = (1'h0);
  reg signed [(4'he):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg70 = (1'h0);
  reg [(3'h5):(1'h0)] reg68 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg67 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg66 = (1'h0);
  reg [(3'h4):(1'h0)] reg65 = (1'h0);
  reg signed [(4'he):(1'h0)] reg64 = (1'h0);
  reg [(5'h11):(1'h0)] reg63 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg58 = (1'h0);
  reg [(3'h4):(1'h0)] reg55 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg54 = (1'h0);
  reg signed [(3'h7):(1'h0)] forvar75 = (1'h0);
  reg signed [(4'h9):(1'h0)] forvar69 = (1'h0);
  reg [(4'h9):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg57 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg56 = (1'h0);
  assign y = {wire82,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire43,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg61,
                 reg60,
                 reg58,
                 reg55,
                 reg54,
                 forvar75,
                 forvar69,
                 reg62,
                 reg59,
                 reg57,
                 reg56,
                 (1'h0)};
  module5 #() modinst44 (wire43, clk, wire0, wire2, wire4, wire3);
  assign wire45 = (($signed(((wire1 && wire43) >>> $signed(wire2))) < wire43[(4'h8):(1'h0)]) ?
                      "ux27IBi" : $unsigned($unsigned("WVR4XPi4fMJ")));
  assign wire46 = (~&($signed(wire3) ? wire43 : wire45[(4'hd):(2'h3)]));
  assign wire47 = wire4;
  assign wire48 = wire45[(4'hb):(1'h0)];
  assign wire49 = "A9vz";
  assign wire50 = $signed(wire4);
  assign wire51 = ($unsigned($signed({(wire50 ? wire3 : (7'h40))})) <<< "wDZ");
  assign wire52 = ("faoLn6GIDArHN" ?
                      $unsigned((wire51 ?
                          ($unsigned(wire1) << wire50) : (~^{wire1}))) : (^~("" != (8'haf))));
  assign wire53 = (~&$signed($signed(($unsigned(wire49) ^~ "M9i4O2u2Ei7MB"))));
  always
    @(posedge clk) begin
      if ((!($unsigned($signed($signed(wire4))) * wire3[(5'h13):(4'hc)])))
        begin
          if ("9yKRWTQbm1")
            begin
              reg54 <= ({{{wire49, (&wire45)}, wire50[(5'h10):(2'h3)]},
                      $signed({(wire1 << wire49)})} ?
                  wire47 : "Rbb8QCOW9ns0iz");
            end
          else
            begin
              reg54 <= wire52[(4'h8):(3'h4)];
              reg55 <= wire49[(4'hf):(4'hd)];
              reg56 = (&"nEdOG5QCCQK5EG0");
              reg57 = ($unsigned((7'h43)) ?
                  wire45[(4'hb):(3'h5)] : $unsigned(wire1[(1'h1):(1'h1)]));
              reg58 <= "Jn5RQAAGz";
            end
          reg59 = $unsigned((~$signed(($unsigned(wire52) ?
              $unsigned(wire50) : (wire0 ? (7'h42) : reg56)))));
          if (($unsigned((^(8'hbd))) << ((~^"MEc") ?
              $unsigned((wire53[(3'h5):(3'h4)] ?
                  $signed(reg54) : (reg58 | wire53))) : (^({reg57} ?
                  {wire49} : wire2[(3'h4):(1'h1)])))))
            begin
              reg60 <= (-(($signed(wire50[(4'hd):(1'h0)]) - wire4[(4'hd):(4'h8)]) - $signed($unsigned("fQuXStp1tUR2c2"))));
              reg61 <= "lx";
              reg62 = ({($unsigned("ZWqBD") ?
                      $signed((-reg60)) : $unsigned({reg56,
                          wire47}))} >>> "zib9rZyAP2c0ckc");
              reg63 <= "qfAlD7e06cy";
              reg64 <= "fxVsiWMc0nqnDio";
            end
          else
            begin
              reg60 <= "Yy0ltXnmSQ7QseF8AHU";
              reg61 <= $signed("oCpZXZotwn");
            end
        end
      else
        begin
          if (wire50[(4'hd):(4'h9)])
            begin
              reg54 <= reg61[(5'h13):(4'hb)];
              reg56 = "gEMIv7lteBc41oIy5";
              reg58 <= $unsigned(wire43[(4'hd):(4'h8)]);
              reg60 <= $signed("hfglUUAXyXnF");
            end
          else
            begin
              reg54 <= $signed(reg64[(1'h0):(1'h0)]);
              reg55 <= $unsigned($unsigned(""));
              reg58 <= $unsigned("ezFVtH0NWDFOh");
              reg59 = (+wire3);
              reg62 = ((((|(-wire51)) ?
                          {$unsigned(wire52)} : $signed("bIF2JR7")) ?
                      "WolV" : $unsigned("")) ?
                  {($signed({(8'hbc), wire4}) ? reg63[(4'hb):(2'h3)] : wire43),
                      ($unsigned(((8'haf) && (8'ha6))) ?
                          ("ikQxTpdWcV5" ?
                              {reg54} : wire51[(3'h5):(2'h2)]) : (~&{reg56,
                              reg60}))} : (wire45 ?
                      (!$unsigned("GWRExzgIc29qW")) : $unsigned("BWaff49Zmh8c90Ue")));
            end
          reg63 <= (((8'hb4) ?
                  {$signed($unsigned(reg62))} : (wire3[(5'h10):(4'ha)] ?
                      (wire47[(1'h0):(1'h0)] ? {wire52} : (-wire53)) : {"vKlu",
                          (wire53 ? wire46 : (8'hb5))})) ?
              (("5J3McOXQHilXOc9TG" && "nx8NQ09") ?
                  {({wire53, wire1} ? "Firf980du0Spnkf7s6s" : $signed((8'hb6))),
                      $signed(reg57)} : (((~|wire3) ^ "ZfynUH8AfvhFi") & wire48[(2'h3):(1'h1)])) : {reg57[(4'hf):(4'hd)]});
        end
      if ((8'ha1))
        begin
          if ("V22qMMqy4fkuAZtAfxs")
            begin
              reg65 <= $unsigned(("R6FWGJp5O1K8STc9FV" ?
                  $unsigned($signed(wire45)) : reg59[(1'h1):(1'h0)]));
              reg66 <= wire52;
              reg67 <= (|$unsigned((((reg54 ~^ (8'hb7)) && reg64[(4'hb):(4'h9)]) | (~(^wire45)))));
              reg68 <= $signed(("90yBQFhE7YmDbYdZDZFJ" >>> reg63));
            end
          else
            begin
              reg65 <= $signed(((reg65[(1'h0):(1'h0)] > wire52[(4'hf):(3'h4)]) ?
                  (((~wire3) == reg65[(1'h1):(1'h0)]) ?
                      reg56[(1'h0):(1'h0)] : (|$signed(wire46))) : "Tb5fiqzqhtfyK"));
            end
          for (forvar69 = (1'h0); (forvar69 < (2'h3)); forvar69 = (forvar69 + (1'h1)))
            begin
              reg70 <= (8'hb9);
              reg71 <= $signed($unsigned((("IU3l7kBir" < "TVxCe") | $unsigned($unsigned((8'hb7))))));
              reg72 <= wire45[(3'h4):(3'h4)];
              reg73 <= (&$signed((reg65[(1'h0):(1'h0)] ?
                  (~(reg54 ? wire1 : reg55)) : ((forvar69 ?
                      reg72 : reg56) ^ wire47))));
              reg74 <= (~$signed(((!$signed(reg72)) ?
                  $unsigned(reg70[(1'h0):(1'h0)]) : ($unsigned(wire2) ?
                      reg63 : wire46[(3'h5):(3'h5)]))));
            end
          for (forvar75 = (1'h0); (forvar75 < (2'h2)); forvar75 = (forvar75 + (1'h1)))
            begin
              reg76 <= forvar75;
              reg77 <= {(($unsigned(reg57[(4'h9):(3'h5)]) <= reg73) ?
                      (((reg55 < wire45) ?
                          (wire2 ?
                              reg61 : wire4) : $unsigned((8'haf))) << (~|(~reg76))) : wire51[(4'hd):(1'h1)]),
                  reg73[(1'h1):(1'h0)]};
              reg78 <= $unsigned("yWoWPLDXW");
              reg79 <= wire49[(3'h5):(3'h4)];
              reg80 <= "Zo64BV";
            end
          reg81 <= $signed((8'ha7));
        end
      else
        begin
          reg65 <= (~|(^~{($unsigned((8'hb3)) == (~|reg59))}));
          reg66 <= $signed(reg61);
        end
    end
  assign wire82 = ({reg79[(3'h4):(1'h1)], $unsigned($unsigned(wire52))} ?
                      wire50[(4'hf):(4'hd)] : ((~^"0ndmxnUvddVoCY1A8iwH") ?
                          {"E0YcmRgdD"} : (~^$unsigned((8'ha5)))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5
#(parameter param42 = ({(^{((8'hae) ? (8'hb9) : (8'hac))}), ((((7'h42) ? (8'h9f) : (8'hab)) ? ((8'ha2) | (8'hb4)) : ((8'h9d) ? (8'hb7) : (8'h9c))) ? {(!(8'hb9)), (~|(8'ha3))} : (8'h9d))} && ((((^~(7'h40)) ? ((8'h9e) ? (7'h40) : (7'h44)) : {(8'hab)}) != ({(8'h9f), (7'h42)} ? ((8'haa) + (8'ha3)) : ((8'hb7) ^~ (7'h41)))) ? ({((7'h41) ? (7'h44) : (8'hbb)), (~^(7'h44))} ? {((8'h9f) ? (8'hbf) : (8'h9f)), ((8'h9d) ? (8'ha2) : (8'hbf))} : (~|(^(8'hb5)))) : ((&(^~(8'hbe))) <= ((8'hac) ? ((8'h9c) ^ (8'h9c)) : ((8'hbe) ^~ (7'h44)))))))
(y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h189):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire9;
  input wire [(4'h8):(1'h0)] wire8;
  input wire [(5'h11):(1'h0)] wire7;
  input wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire41;
  wire signed [(3'h6):(1'h0)] wire40;
  wire [(4'ha):(1'h0)] wire36;
  reg signed [(5'h12):(1'h0)] reg39 = (1'h0);
  reg [(3'h4):(1'h0)] reg38 = (1'h0);
  reg [(4'h8):(1'h0)] reg37 = (1'h0);
  reg [(4'ha):(1'h0)] reg35 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg34 = (1'h0);
  reg [(5'h11):(1'h0)] reg33 = (1'h0);
  reg [(5'h12):(1'h0)] reg32 = (1'h0);
  reg [(5'h13):(1'h0)] reg31 = (1'h0);
  reg [(3'h4):(1'h0)] reg29 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg28 = (1'h0);
  reg [(5'h10):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg26 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg25 = (1'h0);
  reg [(5'h13):(1'h0)] reg24 = (1'h0);
  reg [(4'ha):(1'h0)] reg22 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg20 = (1'h0);
  reg [(3'h4):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg17 = (1'h0);
  reg [(3'h4):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg14 = (1'h0);
  reg [(4'hc):(1'h0)] reg13 = (1'h0);
  reg [(5'h14):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h11):(1'h0)] forvar25 = (1'h0);
  reg signed [(4'he):(1'h0)] reg30 = (1'h0);
  reg signed [(4'he):(1'h0)] reg23 = (1'h0);
  reg [(4'hd):(1'h0)] forvar15 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg11 = (1'h0);
  assign y = {wire41,
                 wire40,
                 wire36,
                 reg39,
                 reg38,
                 reg37,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg14,
                 reg13,
                 reg12,
                 reg10,
                 forvar25,
                 reg30,
                 reg23,
                 forvar15,
                 reg11,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire8[(1'h1):(1'h0)])
        begin
          if (($unsigned("t") ?
              wire7[(4'h9):(3'h4)] : $unsigned((wire6 <<< wire9[(5'h12):(3'h7)]))))
            begin
              reg10 <= wire9;
              reg11 = (~^(~^$unsigned((~|(~|reg10)))));
              reg12 <= $signed((^~$unsigned(wire8[(1'h0):(1'h0)])));
            end
          else
            begin
              reg10 <= "XphMnc39wmif84f";
            end
          reg13 <= (((reg11[(3'h4):(3'h4)] << ((~reg10) + reg10)) ?
                  ({(8'ha0), $signed(wire9)} ?
                      (!((8'hb3) ? reg11 : reg12)) : (wire6[(3'h4):(3'h4)] ?
                          wire7 : (8'hac))) : (reg10[(4'h8):(3'h5)] ?
                      $signed($unsigned(reg11)) : (~|"l2"))) ?
              (~&(($unsigned(wire7) ^ (+wire8)) ?
                  (^wire8) : (reg11 ?
                      (reg10 ? (8'ha3) : reg12) : "dmW"))) : wire7);
          reg14 <= $signed({wire7[(1'h1):(1'h1)], "ap"});
          for (forvar15 = (1'h0); (forvar15 < (1'h0)); forvar15 = (forvar15 + (1'h1)))
            begin
              reg16 <= reg13;
            end
          if (((+($unsigned($signed(reg10)) ~^ "yV1RB1")) && reg16[(2'h3):(2'h3)]))
            begin
              reg17 <= $unsigned((^~((~&reg10) ?
                  wire6 : ({wire9, wire7} > (reg14 | wire9)))));
            end
          else
            begin
              reg17 <= (wire7[(1'h0):(1'h0)] & ((7'h43) >>> (8'ha8)));
              reg18 <= $signed(($unsigned($signed((wire6 ?
                  reg14 : reg10))) && {(~&(wire7 ? reg12 : wire6))}));
            end
        end
      else
        begin
          reg10 <= forvar15[(4'h9):(2'h2)];
          reg12 <= $unsigned(({$unsigned($signed(reg17)),
              $unsigned($unsigned(wire6))} && (((&reg11) ?
                  {reg16} : (wire8 ? reg12 : reg14)) ?
              reg17[(3'h6):(3'h6)] : wire7[(4'h9):(3'h7)])));
        end
      reg19 <= $unsigned(reg17);
      if ($unsigned((8'hbf)))
        begin
          if ($signed(((reg18 << wire6) ?
              {$unsigned((|wire6))} : $signed($signed($unsigned(reg14))))))
            begin
              reg20 <= ({{({wire9, reg11} ?
                              reg12[(4'he):(4'he)] : (wire6 ?
                                  (8'had) : reg14))},
                      $unsigned(((reg13 >= reg18) ? (~reg12) : reg17))} ?
                  (wire7 ?
                      ($signed(reg16) >>> forvar15) : $unsigned((&$unsigned(wire9)))) : $signed((reg14[(1'h0):(1'h0)] ?
                      ("5ME9g7J" ?
                          (reg16 + reg11) : $unsigned(reg10)) : $unsigned((reg19 && wire8)))));
              reg21 <= (reg14 & (wire7[(4'hb):(1'h0)] << $unsigned(wire8)));
              reg22 <= (^{reg12[(4'h8):(3'h5)], "XXCAkzq4IHxE"});
              reg23 = ($signed(forvar15) ?
                  $signed((reg19 ?
                      $unsigned("CLV1rZlA") : reg14[(1'h1):(1'h1)])) : forvar15);
              reg24 <= {($signed({reg13, wire7[(4'h9):(3'h6)]}) >>> reg22)};
            end
          else
            begin
              reg20 <= ({"pSd6nISMPxF09fmt9x"} <= ($signed(reg12) << reg20));
              reg21 <= reg14[(1'h1):(1'h0)];
            end
          reg25 <= (~&reg10);
          if ($unsigned({"K7bpmQEaPDr4"}))
            begin
              reg26 <= (reg25 - reg16);
              reg27 <= "HtkrGv9kCrOTiH92fDa8";
            end
          else
            begin
              reg26 <= ($unsigned($unsigned((^~(&forvar15)))) ^ (reg11[(4'he):(4'hb)] ?
                  reg17 : (("cb7tBD2" == {reg17}) ?
                      {$signed(reg14),
                          ((8'hb4) ? reg24 : (8'ha9))} : $signed((forvar15 ?
                          (8'hb5) : reg21)))));
              reg27 <= $signed($unsigned(forvar15));
            end
          if (($signed((^(reg13 > (~^wire7)))) ?
              forvar15 : ($signed("rRWC7Edf7FpvX") ?
                  $unsigned((reg13[(2'h2):(1'h0)] ?
                      (reg11 <= reg25) : (reg26 ? reg11 : reg13))) : {{{reg14,
                              reg22},
                          $signed(reg13)},
                      "nmNWzFfPS6W"})))
            begin
              reg28 <= {$signed($signed($unsigned($signed(reg12)))),
                  ($signed((reg25 == reg14)) == ((~|$unsigned(reg13)) ?
                      (reg12 ?
                          (~^(8'hab)) : $unsigned(reg19)) : $signed((reg14 ?
                          reg21 : reg27))))};
              reg29 <= "z7ak8eESd3pxA1Pz31";
            end
          else
            begin
              reg30 = "N8L";
              reg31 <= {$signed($signed((|wire9[(4'hd):(4'hc)]))), reg17};
              reg32 <= $unsigned(($signed((+"")) ^ reg14[(2'h2):(1'h1)]));
              reg33 <= $signed("JL53x9T3coC9Oaux");
              reg34 <= ((8'had) == "8LeaMVcmI2MV");
            end
        end
      else
        begin
          reg20 <= ($signed(($unsigned((~|reg34)) ?
                  $signed((reg25 && reg19)) : (reg22 ?
                      (~^reg21) : (reg34 >> reg30)))) ?
              reg16[(2'h3):(1'h0)] : $signed({$signed(reg29[(1'h0):(1'h0)]),
                  reg17[(4'hc):(4'ha)]}));
          if (reg20)
            begin
              reg21 <= ($signed(reg34[(4'hc):(1'h0)]) - reg19);
              reg22 <= (!$signed({((~&reg20) ? (reg19 <<< reg22) : (&reg23))}));
              reg24 <= reg18;
            end
          else
            begin
              reg21 <= (~{$signed(reg32[(4'hc):(1'h0)]), "7"});
              reg23 = ("pSWdn0cxLBx" ? "0Q5el" : reg32);
            end
          for (forvar25 = (1'h0); (forvar25 < (1'h0)); forvar25 = (forvar25 + (1'h1)))
            begin
              reg26 <= reg13;
              reg30 = (~reg28);
            end
          reg31 <= ($signed({("xb5ILS" >>> (reg21 & reg17)),
              $unsigned($unsigned(reg21))}) | (forvar15[(4'hc):(1'h1)] ?
              reg17 : $unsigned(reg21)));
        end
      reg35 <= $signed("2Zz7mTN");
    end
  assign wire36 = $unsigned($signed("J"));
  always
    @(posedge clk) begin
      reg37 <= "OVSF4XerY2S8ruynoUk";
      reg38 <= ($unsigned((+wire6)) ?
          ({($unsigned(reg16) <<< $unsigned(reg24))} ?
              ((&(~^reg21)) <= (&{reg21,
                  reg22})) : $signed((8'hb5))) : $unsigned(reg22[(3'h4):(1'h0)]));
      reg39 <= (!(({(+reg34),
          (~reg21)} ^~ $signed($unsigned(reg16))) + (8'h9e)));
    end
  assign wire40 = ($signed((wire6 ?
                          $unsigned((^~reg39)) : ($signed(reg38) ?
                              $signed(reg13) : reg16))) ?
                      (^(^reg10[(4'ha):(2'h2)])) : (~&(wire9 + $signed(reg28))));
  assign wire41 = ((({reg28, $signed(reg14)} ?
                      {"bWCDSSrDtS"} : {$unsigned(reg35)}) - reg35[(2'h2):(1'h1)]) || "TvNHQKcnztSyqbZtKKrR");
endmodule