Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne21.ecn.purdue.edu, pid 6272
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbcc630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbd36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbdb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbe66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbee6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db786a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db806a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db896a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db9b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dba56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dbad6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db376a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db516a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db5c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db646a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db6c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400daf66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dafe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db116a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db1c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db246a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400db2d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dab66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dabf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dac96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dad16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dadb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400dae36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400daed6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da756a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da7e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da876a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da916a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da9a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400daa36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400daac6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da366a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da3f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da476a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da506a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da596a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da626a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da6c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9f56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9fe6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da076a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da106a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da1a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da236a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400da2c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9b56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9be6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9c76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9d06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9d96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9e16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9eb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9f36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d97d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f400d9856a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d990390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d990dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d999860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9a12e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9a1d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9a97b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9b3240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9b3c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d93c710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d945198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d945be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d94c668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9560f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d956b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d95f5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d969048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d969a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d972518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d972f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8fc9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d903470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d903eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d90c940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9163c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d916e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d91f898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d928320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d928d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d9317f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8ba278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8bacc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8c2748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8cc1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8ccc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8d56a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8de128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8deb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8e75f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8ef080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8efac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d879550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d879f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d884a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d88c4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d88cef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d893978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d89d400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d89de48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8a78d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8af358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8afda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d837828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d8402b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d840cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d84a780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d853208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d853c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d85b6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400e912080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400e912b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d86b5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d7f5048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d7f5a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f400d7fe518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d7fee48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d8050b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d8052e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d805518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d805748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d805978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d805ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d805dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d8124a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d8126d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f400d812f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f400d7c4eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f400d7cd518>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165417769000 because a thread reached the max instruction count
