//! **************************************************************************
// Written by: Map P.40xd on Tue May 21 14:55:34 2013
//! **************************************************************************

SCHEMATIC START;
COMP "JA1" LOCATE = SITE "T12" LEVEL 1;
COMP "JA2" LOCATE = SITE "V12" LEVEL 1;
COMP "JA3" LOCATE = SITE "N10" LEVEL 1;
COMP "JA4" LOCATE = SITE "P11" LEVEL 1;
COMP "CLK" LOCATE = SITE "V10" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "M2/sclclk" BEL "M2/clkq_0" BEL "M2/clkq_1" BEL
        "M2/clkq_2" BEL "M2/clkq_3" BEL "M2/clkq_4" BEL "M2/clkq_5" BEL
        "M2/clkq_6" BEL "M2/clkq_7" BEL "M2/clkq_8" BEL "M2/clkq_9" BEL
        "M2/clkq_10" BEL "M2/clkq_11" BEL "M2/clkq_12" BEL "M2/clkq_13" BEL
        "M2/clkq_14" BEL "M2/clkq_15" BEL "M2/clkq_16" BEL "M2/clkq_17" BEL
        "M2/clkq_18" BEL "M2/clkq_19" BEL "M2/clkq_20" BEL "M2/clkq_21" BEL
        "M2/clkq_22" BEL "M2/clkq_23" BEL "M2/clkq_24" BEL "M2/clkq_25" BEL
        "M2/clkq_26" BEL "M2/clkq_27" BEL "M2/clkq_28" BEL "M2/clkq_29" BEL
        "M2/clkq_30" BEL "M2/clkq_31" BEL "CLK_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
SCHEMATIC END;

