<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamDmaV2Fifo.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamDmaV2Fifo_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamDmaV2Fifo.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html">AxiStreamDmaV2Fifo::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Functions" name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:ab925c24a1cd1e237c43f6e1c4c776126" id="r_ab925c24a1cd1e237c43f6e1c4c776126"><td class="memItemLeft" align="right" valign="top"><a id="ab925c24a1cd1e237c43f6e1c4c776126" name="ab925c24a1cd1e237c43f6e1c4c776126"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab925c24a1cd1e237c43f6e1c4c776126">localToSlv</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">AxiReadDmaDescReqType</span></b><b> )</b></td></tr>
<tr class="memitem:a117898ccd37ec3e6a23ba3decdef2bdd" id="r_a117898ccd37ec3e6a23ba3decdef2bdd"><td class="memItemLeft" align="right" valign="top"><a id="a117898ccd37ec3e6a23ba3decdef2bdd" name="a117898ccd37ec3e6a23ba3decdef2bdd"></a>
<b><b><span class="vhdlchar">AxiReadDmaDescReqType</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a117898ccd37ec3e6a23ba3decdef2bdd">localToAxiReadDmaDescReq</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">slv</span></b><b> , <span class="vhdlchar">valid: </span><span class="stringliteral">in </span><span class="vhdlchar">sl</span></b><b> )</b></td></tr>
<tr class="memitem:ab925c24a1cd1e237c43f6e1c4c776126" id="r_ab925c24a1cd1e237c43f6e1c4c776126"><td class="memItemLeft" align="right" valign="top"><a id="ab925c24a1cd1e237c43f6e1c4c776126" name="ab925c24a1cd1e237c43f6e1c4c776126"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab925c24a1cd1e237c43f6e1c4c776126">localToSlv</a><b> ( </b><b><span class="vhdlchar">r: </span><span class="stringliteral">in </span><span class="vhdlchar">AxiReadDmaDescReqType</span></b><b> )</b></td></tr>
<tr class="memitem:a117898ccd37ec3e6a23ba3decdef2bdd" id="r_a117898ccd37ec3e6a23ba3decdef2bdd"><td class="memItemLeft" align="right" valign="top"><a id="a117898ccd37ec3e6a23ba3decdef2bdd" name="a117898ccd37ec3e6a23ba3decdef2bdd"></a>
<b><b><span class="vhdlchar">AxiReadDmaDescReqType</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a117898ccd37ec3e6a23ba3decdef2bdd">localToAxiReadDmaDescReq</a><b> ( </b><b><span class="vhdlchar">din: </span><span class="stringliteral">in </span><span class="vhdlchar">slv</span></b><b> , <span class="vhdlchar">valid: </span><span class="stringliteral">in </span><span class="vhdlchar">sl</span></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ab293231229709c8091b740608f0be9de" id="r_ab293231229709c8091b740608f0be9de"><td class="memItemLeft" align="right" valign="top"><a id="ab293231229709c8091b740608f0be9de" name="ab293231229709c8091b740608f0be9de"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab293231229709c8091b740608f0be9de">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiReady</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaRdDescRet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaRdIdle</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescRet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdBuffCnt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">regReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">regWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrBuffCnt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrIndex</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrIndexValid</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ab293231229709c8091b740608f0be9de" id="r_ab293231229709c8091b740608f0be9de"><td class="memItemLeft" align="right" valign="top"><a id="ab293231229709c8091b740608f0be9de" name="ab293231229709c8091b740608f0be9de"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab293231229709c8091b740608f0be9de">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiReady</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaRdDescRet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaRdIdle</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescRet</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdBuffCnt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdQueueValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">regReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">regWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrBuffCnt</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrIndex</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrIndexValid</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a157a9be1256e13117d9215738cf34861" id="r_a157a9be1256e13117d9215738cf34861"><td class="memItemLeft" align="right" valign="top"><a id="a157a9be1256e13117d9215738cf34861" name="a157a9be1256e13117d9215738cf34861"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a157a9be1256e13117d9215738cf34861">ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_BUFFER_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUFF_FRAME_WIDTH_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6969a0857c715d8d99f571c974004714" id="r_a6969a0857c715d8d99f571c974004714"><td class="memItemLeft" align="right" valign="top"><a id="a6969a0857c715d8d99f571c974004714" name="a6969a0857c715d8d99f571c974004714"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a6969a0857c715d8d99f571c974004714">RD_QUEUE_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUFF_FRAME_WIDTH_G</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TUSER_BITS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDEST_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TID_BITS_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae6047e25d86ec0b6ce38577ee7144f05" id="r_ae6047e25d86ec0b6ce38577ee7144f05"><td class="memItemLeft" align="right" valign="top"><a id="ae6047e25d86ec0b6ce38577ee7144f05" name="ae6047e25d86ec0b6ce38577ee7144f05"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ae6047e25d86ec0b6ce38577ee7144f05">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">reset</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rstCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrIndexValid</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrIndexReady</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wrIndex</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrDescAck</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_DESC_ACK_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrDescRetAck</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdQueueValid</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdQueueReady</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">rdQueueData</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaRdDescReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_READ_DMA_DESC_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaRdDescRetAck</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">sAxisCtrl</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_CTRL_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pauseThresh</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">toSlv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">pauseCnt</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">regReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">regWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">txnLatecy</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RESET_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:af244762a8d718da5cabfb5ed979388b2" id="r_af244762a8d718da5cabfb5ed979388b2"><td class="memItemLeft" align="right" valign="top"><a id="af244762a8d718da5cabfb5ed979388b2" name="af244762a8d718da5cabfb5ed979388b2"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#af244762a8d718da5cabfb5ed979388b2">stateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">RESET_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">INIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b68b98a5321dc4c2b9cac5c17abbe1f" id="r_a4b68b98a5321dc4c2b9cac5c17abbe1f"><td class="memItemLeft" align="right" valign="top"><a id="a4b68b98a5321dc4c2b9cac5c17abbe1f" name="a4b68b98a5321dc4c2b9cac5c17abbe1f"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a4b68b98a5321dc4c2b9cac5c17abbe1f">dmaWrDescReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaDescReqType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad56bf66ddbc91c8b1aa1ab2cd7ebd08f" id="r_ad56bf66ddbc91c8b1aa1ab2cd7ebd08f"><td class="memItemLeft" align="right" valign="top"><a id="ad56bf66ddbc91c8b1aa1ab2cd7ebd08f" name="ad56bf66ddbc91c8b1aa1ab2cd7ebd08f"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ad56bf66ddbc91c8b1aa1ab2cd7ebd08f">dmaWrDescAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaDescAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acf234255c1dab809bb25bb4a49a96cef" id="r_acf234255c1dab809bb25bb4a49a96cef"><td class="memItemLeft" align="right" valign="top"><a id="acf234255c1dab809bb25bb4a49a96cef" name="acf234255c1dab809bb25bb4a49a96cef"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#acf234255c1dab809bb25bb4a49a96cef">dmaWrDescRet</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaDescRetType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a59312d2f8a8f10ffbede8213fc876818" id="r_a59312d2f8a8f10ffbede8213fc876818"><td class="memItemLeft" align="right" valign="top"><a id="a59312d2f8a8f10ffbede8213fc876818" name="a59312d2f8a8f10ffbede8213fc876818"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a59312d2f8a8f10ffbede8213fc876818">dmaWrDescRetAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7c3f86fbe33243dbf95d301140385328" id="r_a7c3f86fbe33243dbf95d301140385328"><td class="memItemLeft" align="right" valign="top"><a id="a7c3f86fbe33243dbf95d301140385328" name="a7c3f86fbe33243dbf95d301140385328"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a7c3f86fbe33243dbf95d301140385328">dmaRdDescReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiReadDmaDescReqType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a42a16767e1fd79b15b3e2f361c729107" id="r_a42a16767e1fd79b15b3e2f361c729107"><td class="memItemLeft" align="right" valign="top"><a id="a42a16767e1fd79b15b3e2f361c729107" name="a42a16767e1fd79b15b3e2f361c729107"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a42a16767e1fd79b15b3e2f361c729107">dmaRdDescAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab2806cd7b341a1b21bf168d80e52e22f" id="r_ab2806cd7b341a1b21bf168d80e52e22f"><td class="memItemLeft" align="right" valign="top"><a id="ab2806cd7b341a1b21bf168d80e52e22f" name="ab2806cd7b341a1b21bf168d80e52e22f"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab2806cd7b341a1b21bf168d80e52e22f">dmaRdDescRet</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiReadDmaDescRetType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefc3649adc28aef44d424de7d205347a" id="r_aefc3649adc28aef44d424de7d205347a"><td class="memItemLeft" align="right" valign="top"><a id="aefc3649adc28aef44d424de7d205347a" name="aefc3649adc28aef44d424de7d205347a"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#aefc3649adc28aef44d424de7d205347a">dmaRdDescRetAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a699e4086e09c078cc1e81010d02b74f7" id="r_a699e4086e09c078cc1e81010d02b74f7"><td class="memItemLeft" align="right" valign="top"><a id="a699e4086e09c078cc1e81010d02b74f7" name="a699e4086e09c078cc1e81010d02b74f7"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a699e4086e09c078cc1e81010d02b74f7">dmaRdIdle</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aef3a1f6015ad7ea8542c92e5fc284b8f" id="r_aef3a1f6015ad7ea8542c92e5fc284b8f"><td class="memItemLeft" align="right" valign="top"><a id="aef3a1f6015ad7ea8542c92e5fc284b8f" name="aef3a1f6015ad7ea8542c92e5fc284b8f"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#aef3a1f6015ad7ea8542c92e5fc284b8f">wrBuffCnt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad57e853d481b0cc5cc6922c0db4b4f1" id="r_aad57e853d481b0cc5cc6922c0db4b4f1"><td class="memItemLeft" align="right" valign="top"><a id="aad57e853d481b0cc5cc6922c0db4b4f1" name="aad57e853d481b0cc5cc6922c0db4b4f1"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#aad57e853d481b0cc5cc6922c0db4b4f1">wrIndex</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3a720ecc59a3ff94c10d02e587a0358a" id="r_a3a720ecc59a3ff94c10d02e587a0358a"><td class="memItemLeft" align="right" valign="top"><a id="a3a720ecc59a3ff94c10d02e587a0358a" name="a3a720ecc59a3ff94c10d02e587a0358a"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a3a720ecc59a3ff94c10d02e587a0358a">wrIndexValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a01d82ea516e1424bf82a1bdf5eb20026" id="r_a01d82ea516e1424bf82a1bdf5eb20026"><td class="memItemLeft" align="right" valign="top"><a id="a01d82ea516e1424bf82a1bdf5eb20026" name="a01d82ea516e1424bf82a1bdf5eb20026"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a01d82ea516e1424bf82a1bdf5eb20026">wrIndexReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a885ffb2746df38c00a4bc2d2a45fdbdc" id="r_a885ffb2746df38c00a4bc2d2a45fdbdc"><td class="memItemLeft" align="right" valign="top"><a id="a885ffb2746df38c00a4bc2d2a45fdbdc" name="a885ffb2746df38c00a4bc2d2a45fdbdc"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a885ffb2746df38c00a4bc2d2a45fdbdc">rdBuffCnt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5385fb707d052c0e4b232462b743d295" id="r_a5385fb707d052c0e4b232462b743d295"><td class="memItemLeft" align="right" valign="top"><a id="a5385fb707d052c0e4b232462b743d295" name="a5385fb707d052c0e4b232462b743d295"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a5385fb707d052c0e4b232462b743d295">rdQueueData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RD_QUEUE_WIDTH_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a92dced3f2002ffce3d964698172456a2" id="r_a92dced3f2002ffce3d964698172456a2"><td class="memItemLeft" align="right" valign="top"><a id="a92dced3f2002ffce3d964698172456a2" name="a92dced3f2002ffce3d964698172456a2"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a92dced3f2002ffce3d964698172456a2">rdQueueValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4496d99d5aa6c30309fa9b0cce10431" id="r_ab4496d99d5aa6c30309fa9b0cce10431"><td class="memItemLeft" align="right" valign="top"><a id="ab4496d99d5aa6c30309fa9b0cce10431" name="ab4496d99d5aa6c30309fa9b0cce10431"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab4496d99d5aa6c30309fa9b0cce10431">rdQueueReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afedd4430383928b0188acddc12ede0cb" id="r_afedd4430383928b0188acddc12ede0cb"><td class="memItemLeft" align="right" valign="top"><a id="afedd4430383928b0188acddc12ede0cb" name="afedd4430383928b0188acddc12ede0cb"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#afedd4430383928b0188acddc12ede0cb">regReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2b701c616779cdd22591ad58fed2731f" id="r_a2b701c616779cdd22591ad58fed2731f"><td class="memItemLeft" align="right" valign="top"><a id="a2b701c616779cdd22591ad58fed2731f" name="a2b701c616779cdd22591ad58fed2731f"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a2b701c616779cdd22591ad58fed2731f">regReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_EMPTY_DECERR_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c7001b59577d00d7dbbcdf939397e38" id="r_a8c7001b59577d00d7dbbcdf939397e38"><td class="memItemLeft" align="right" valign="top"><a id="a8c7001b59577d00d7dbbcdf939397e38" name="a8c7001b59577d00d7dbbcdf939397e38"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a8c7001b59577d00d7dbbcdf939397e38">regWriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0662dae0f068e5460a178a553e191dc5" id="r_a0662dae0f068e5460a178a553e191dc5"><td class="memItemLeft" align="right" valign="top"><a id="a0662dae0f068e5460a178a553e191dc5" name="a0662dae0f068e5460a178a553e191dc5"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a0662dae0f068e5460a178a553e191dc5">regWriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_EMPTY_DECERR_C</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:add1e1c3a5345a54c3034b9277bee8e73" id="r_add1e1c3a5345a54c3034b9277bee8e73"><td class="memItemLeft" align="right" valign="top"><a id="add1e1c3a5345a54c3034b9277bee8e73" name="add1e1c3a5345a54c3034b9277bee8e73"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaV2Write</b>  <em><a class="el" href="classAxiStreamDmaV2Write.html">&lt;Entity AxiStreamDmaV2Write&gt;</a></em></td></tr>
<tr class="memitem:a364f91797966dfb9e942d48f484468de" id="r_a364f91797966dfb9e942d48f484468de"><td class="memItemLeft" align="right" valign="top"><a id="a364f91797966dfb9e942d48f484468de" name="a364f91797966dfb9e942d48f484468de"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a364f91797966dfb9e942d48f484468de">u_obdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaV2Read</b>  <em><a class="el" href="classAxiStreamDmaV2Read.html">&lt;Entity AxiStreamDmaV2Read&gt;</a></em></td></tr>
<tr class="memitem:ab38f212599f75b4077709c7e5d04f024" id="r_ab38f212599f75b4077709c7e5d04f024"><td class="memItemLeft" align="right" valign="top"><a id="ab38f212599f75b4077709c7e5d04f024" name="ab38f212599f75b4077709c7e5d04f024"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab38f212599f75b4077709c7e5d04f024">u_writequeue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Fifo</b>  <em><a class="el" href="classFifo.html">&lt;Entity Fifo&gt;</a></em></td></tr>
<tr class="memitem:a992860041c66d77c2cf044e8bc45f541" id="r_a992860041c66d77c2cf044e8bc45f541"><td class="memItemLeft" align="right" valign="top"><a id="a992860041c66d77c2cf044e8bc45f541" name="a992860041c66d77c2cf044e8bc45f541"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a992860041c66d77c2cf044e8bc45f541">u_readqueue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Fifo</b>  <em><a class="el" href="classFifo.html">&lt;Entity Fifo&gt;</a></em></td></tr>
<tr class="memitem:a6ad3250ab0e43c9bc8fd00cbe469ac50" id="r_a6ad3250ab0e43c9bc8fd00cbe469ac50"><td class="memItemLeft" align="right" valign="top"><a id="a6ad3250ab0e43c9bc8fd00cbe469ac50" name="a6ad3250ab0e43c9bc8fd00cbe469ac50"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a6ad3250ab0e43c9bc8fd00cbe469ac50">u_axiliteasync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteAsync</b>  <em><a class="el" href="classAxiLiteAsync.html">&lt;Entity AxiLiteAsync&gt;</a></em></td></tr>
<tr class="memitem:add1e1c3a5345a54c3034b9277bee8e73" id="r_add1e1c3a5345a54c3034b9277bee8e73"><td class="memItemLeft" align="right" valign="top"><a id="add1e1c3a5345a54c3034b9277bee8e73" name="add1e1c3a5345a54c3034b9277bee8e73"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#add1e1c3a5345a54c3034b9277bee8e73">u_ibdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaV2Write</b>  <em><a class="el" href="classAxiStreamDmaV2Write.html">&lt;Entity AxiStreamDmaV2Write&gt;</a></em></td></tr>
<tr class="memitem:a364f91797966dfb9e942d48f484468de" id="r_a364f91797966dfb9e942d48f484468de"><td class="memItemLeft" align="right" valign="top"><a id="a364f91797966dfb9e942d48f484468de" name="a364f91797966dfb9e942d48f484468de"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a364f91797966dfb9e942d48f484468de">u_obdma</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamDmaV2Read</b>  <em><a class="el" href="classAxiStreamDmaV2Read.html">&lt;Entity AxiStreamDmaV2Read&gt;</a></em></td></tr>
<tr class="memitem:ab38f212599f75b4077709c7e5d04f024" id="r_ab38f212599f75b4077709c7e5d04f024"><td class="memItemLeft" align="right" valign="top"><a id="ab38f212599f75b4077709c7e5d04f024" name="ab38f212599f75b4077709c7e5d04f024"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#ab38f212599f75b4077709c7e5d04f024">u_writequeue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Fifo</b>  <em><a class="el" href="classFifo.html">&lt;Entity Fifo&gt;</a></em></td></tr>
<tr class="memitem:a992860041c66d77c2cf044e8bc45f541" id="r_a992860041c66d77c2cf044e8bc45f541"><td class="memItemLeft" align="right" valign="top"><a id="a992860041c66d77c2cf044e8bc45f541" name="a992860041c66d77c2cf044e8bc45f541"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a992860041c66d77c2cf044e8bc45f541">u_readqueue</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Fifo</b>  <em><a class="el" href="classFifo.html">&lt;Entity Fifo&gt;</a></em></td></tr>
<tr class="memitem:a6ad3250ab0e43c9bc8fd00cbe469ac50" id="r_a6ad3250ab0e43c9bc8fd00cbe469ac50"><td class="memItemLeft" align="right" valign="top"><a id="a6ad3250ab0e43c9bc8fd00cbe469ac50" name="a6ad3250ab0e43c9bc8fd00cbe469ac50"></a>
<a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html#a6ad3250ab0e43c9bc8fd00cbe469ac50">u_axiliteasync</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiLiteAsync</b>  <em><a class="el" href="classAxiLiteAsync.html">&lt;Entity AxiLiteAsync&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/dma/rtl/v2/<b>AxiStreamDmaV2Fifo.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamDmaV2Fifo.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDmaV2Fifo.html">AxiStreamDmaV2Fifo</a></li><li class="navelem"><a class="el" href="classAxiStreamDmaV2Fifo_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
