Design Entry;HDL Check||(null)||Checking HDL syntax of 'config_sccb.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/72||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/73||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/74||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/75||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/76||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/77||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/78||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/79||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/80||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/81||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/82||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit ip_addr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/83||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of ip_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/84||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of ip_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/85||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of data_in[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/86||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/105||OSC_C0_OSC_C0_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/106||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/107||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/108||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||sccb_design.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/109||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sccb_design.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/120||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL190||@W:Optimizing register bit SCCB_CLK_CNTR[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/130||config_sccb.v(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/50
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of SCCB_CLK_CNTR[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/131||config_sccb.v(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/50
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||sccb_design.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/132||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit data_in[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/137||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL189||@N: Register bit rw is always 1.||sccb_design.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/138||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/139||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 1 of sub_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/140||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register data_in[0]. Make sure that there are no unused intermediate registers.||sccb_design.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/141||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of ip_addr[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/142||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit sub_addr[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/143||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL169||@W:Pruning unused register sub_addr[3]. Make sure that there are no unused intermediate registers.||sccb_design.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/144||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||CL190||@W:Optimizing register bit step[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/146||CoreSCCB.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of step[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/147||CoreSCCB.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 2 of data_out[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sccb_design.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/148||CoreSCCB.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||CL190||@W:Optimizing register bit data_out[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/149||CoreSCCB.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of data_out[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sccb_design.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/150||CoreSCCB.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/256||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/274||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.sub_addr[0] because it is equivalent to instance config_sccb_0.ip_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/275||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||BN132||@W:Removing sequential instance config_sccb_0.ip_addr[5] because it is equivalent to instance config_sccb_0.ip_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sccb_design.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/276||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/279||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/280||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/281||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/282||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/283||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||BN362||@N: Removing sequential instance data_out_1[0] (in view: work.CoreSCCB(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sccb_design.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/284||coresccb.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 22 sequential elements including config_sccb_0.coresccb_c0.sccb_clk_step. This clock has no specified timing constraint which may adversely impact design performance. ||sccb_design.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/315||coresccb.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sccb_design.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/317||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/327||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/367||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||sccb_design.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/383||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/388||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/389||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/390||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/391||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||sccb_design.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/392||osc_c0_osc_c0_0_osc.v(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/16
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance config_sccb_0.SCCB_CLK_CNTR[6:0] is being ignored due to limitations in architecture. ||sccb_design.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/397||config_sccb.v(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/50
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state[1:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.||sccb_design.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/405||config_sccb.v(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/78
Implementation;Synthesis||MO231||@N: Found counter in view:work.config_sccb(verilog) instance SCCB_CLK_CNTR[6:0] ||sccb_design.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/406||config_sccb.v(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\config_sccb.v'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreSCCB(verilog) instance step[5:0] ||sccb_design.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/407||coresccb.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\CoreSCCB.v'/linenumber/38
Implementation;Synthesis||FP130||@N: Promoting Net AND2_0_Y_arst on CLKINT  I_14 ||sccb_design.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/441||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||sccb_design.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sccb_design.srr'/linenumber/492||null;null
Implementation;Place and Route;RootName:sccb_design
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||sccb_design_layout_log.log;liberoaction://open_report/file/sccb_design_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:sccb_design
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||sccb_design_generateBitstream.log;liberoaction://open_report/file/sccb_design_generateBitstream.log||(null);(null)
