
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035445                       # Number of seconds simulated
sim_ticks                                 35444887827                       # Number of ticks simulated
final_tick                               565009267764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161381                       # Simulator instruction rate (inst/s)
host_op_rate                                   203834                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2595334                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892900                       # Number of bytes of host memory used
host_seconds                                 13657.16                       # Real time elapsed on the host
sim_insts                                  2204011702                       # Number of instructions simulated
sim_ops                                    2783788699                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1471360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1861376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3335808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1053312                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1053312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11495                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14542                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26061                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8229                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8229                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41511205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52514653                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94112528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46946                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              86670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          29716895                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               29716895                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          29716895                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41511205                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52514653                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              123829423                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84999732                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31002448                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25427901                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019616                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13146065                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12097448                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158648                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87177                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32053080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170391606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31002448                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36609935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10826477                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6445956                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15679930                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808704                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83882941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47273006     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656523      4.36%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198008      3.81%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443734      4.11%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000777      3.58%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575623      1.88%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1030305      1.23%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2719158      3.24%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17985807     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83882941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364736                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004613                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33709140                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6032787                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34831944                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541544                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8767517                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080213                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6474                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202068926                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51065                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8767517                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35385171                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2540625                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       810683                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665662                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2713275                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195199904                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13699                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1687025                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749634                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          146                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271171265                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910243240                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910243240                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102912001                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18029                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7237624                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241980                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3334355                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184014611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34041                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147854273                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280556                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61069924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186628209                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1997                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83882941                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908838                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29645267     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17807989     21.23%     56.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12041613     14.36%     70.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7649522      9.12%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7514964      8.96%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434483      5.29%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393844      4.05%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742915      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652344      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83882941                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083378     69.96%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204331     13.20%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260776     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121636966     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019180      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15759100     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8423005      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147854273                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739468                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548525                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381420564                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245119623                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143706272                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149402798                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263517                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022244                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          455                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2282819                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8767517                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1785339                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161354                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184048652                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       318181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234373                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024492                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18019                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117092                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7354                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366088                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145274298                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14804123                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2579971                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990241                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20592016                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8186118                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709115                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143853536                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143706272                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93755097                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261846608                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690667                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358054                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61629954                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045311                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75115424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29806915     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447424     27.22%     66.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373500     11.15%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289938      5.71%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3691595      4.91%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815891      2.42%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1999329      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1010783      1.35%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3680049      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75115424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3680049                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255487249                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376879602                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1116791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849997                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849997                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655940348                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197148338                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189514005                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84999732                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30761213                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25000069                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101299                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12951724                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12002095                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248286                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88903                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30881021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170598829                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30761213                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15250381                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37524613                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11272824                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6181056                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15126943                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       905771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83711681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46187068     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3298937      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2658849      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6482875      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1748020      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2261345      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1637046      1.96%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          911442      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18526099     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83711681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361898                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007051                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32307930                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5993921                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36083568                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243206                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9083047                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5254841                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203964217                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82765                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9083047                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34675135                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1325168                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1182965                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33903769                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3541589                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196750056                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30376                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466857                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1101860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          942                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275509245                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918479266                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918479266                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168884351                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106624801                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40030                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22419                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9715026                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18340974                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9329078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145268                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3063476                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186072258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38518                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147809347                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285944                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64275422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196341495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5798                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83711681                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28936267     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18059716     21.57%     56.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11841798     14.15%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8753841     10.46%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7532608      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3902232      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3345881      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627070      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712268      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83711681                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865383     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176181     14.48%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175514     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123161683     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2103454      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16359      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14672011      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7855840      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147809347                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738939                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217084                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008234                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380833397                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250386837                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144050628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149026431                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553248                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7226226                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2848                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2377873                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9083047                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         536064                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79705                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186110778                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       411482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18340974                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9329078                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22158                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1256674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2436885                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145461925                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13762937                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2347416                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21413734                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20518519                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7650797                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711322                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144146100                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144050628                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93866756                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265047677                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98938562                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121506001                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64605451                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2105529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74628634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28887725     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20736942     27.79%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8440319     11.31%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4739208      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3877640      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1575824      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1873709      2.51%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939273      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3557994      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74628634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98938562                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121506001                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18065942                       # Number of memory references committed
system.switch_cpus1.commit.loads             11114742                       # Number of loads committed
system.switch_cpus1.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17458089                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109481300                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2473661                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3557994                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257182092                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381311869                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1288051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98938562                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121506001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98938562                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859116                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859116                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163987                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163987                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654388311                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199115752                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188198533                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32720                       # number of misc regfile writes
system.l2.replacements                          26061                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1677149                       # Total number of references to valid blocks.
system.l2.sampled_refs                          58829                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.508882                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2220.979081                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.384677                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5114.127412                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.621665                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5194.311469                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          11812.382211                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8406.193484                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.067779                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000286                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.156071                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000324                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.158518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.360485                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.256537                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        84004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57309                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  141313                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48181                       # number of Writeback hits
system.l2.Writeback_hits::total                 48181                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        84004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57309                       # number of demand (read+write) hits
system.l2.demand_hits::total                   141313                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        84004                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57309                       # number of overall hits
system.l2.overall_hits::total                  141313                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11495                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14542                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26061                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14542                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26061                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11495                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14542                       # number of overall misses
system.l2.overall_misses::total                 26061                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       466345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    626478510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       515456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    756870001                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1384330312                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       466345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    626478510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       515456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    756870001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1384330312                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       466345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    626478510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       515456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    756870001                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1384330312                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95499                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              167374                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48181                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48181                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95499                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71851                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               167374                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95499                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71851                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              167374                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.120368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.202391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.155705                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.120368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.202391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155705                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.120368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.202391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155705                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        42395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54500.087864                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 39650.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52047.173773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53118.848548                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        42395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54500.087864                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 39650.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52047.173773                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53118.848548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        42395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54500.087864                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 39650.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52047.173773                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53118.848548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8229                       # number of writebacks
system.l2.writebacks::total                      8229                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26061                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26061                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26061                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       403781                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    560242562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       441134                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    672573345                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1233660822                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       403781                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    560242562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       441134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    672573345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1233660822                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       403781                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    560242562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       441134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    672573345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1233660822                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.155705                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.120368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.202391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.120368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.202391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155705                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48737.934928                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33933.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46250.401939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47337.432255                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48737.934928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33933.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46250.401939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47337.432255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36707.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48737.934928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33933.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46250.401939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47337.432255                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996593                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015687579                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843353.137931                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996593                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15679918                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15679918                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15679918                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15679918                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15679918                       # number of overall hits
system.cpu0.icache.overall_hits::total       15679918                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       556774                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       556774                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       556774                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       556774                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       556774                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       556774                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15679930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15679930                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15679930                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15679930                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15679930                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15679930                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46397.833333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46397.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46397.833333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46397.833333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       478015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       478015                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       478015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       478015                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       478015                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       478015                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43455.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43455.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95499                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191906721                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95755                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.143084                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494216                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505784                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11642247                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11642247                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709455                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17175                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19351702                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19351702                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19351702                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19351702                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       353938                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       353938                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354008                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354008                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354008                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354008                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9629905010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9629905010                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2485574                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2485574                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9632390584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9632390584                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9632390584                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9632390584                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11996185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11996185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705710                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705710                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029504                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017965                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017965                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017965                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27207.886720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27207.886720                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35508.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35508.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27209.527988                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27209.527988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27209.527988                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27209.527988                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26093                       # number of writebacks
system.cpu0.dcache.writebacks::total            26093                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       258439                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       258439                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       258509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       258509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       258509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       258509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95499                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95499                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1427050334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1427050334                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1427050334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1427050334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1427050334                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1427050334                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14943.091907                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14943.091907                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14943.091907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14943.091907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14943.091907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14943.091907                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996958                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020207682                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056870.326613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996958                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15126927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15126927                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15126927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15126927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15126927                       # number of overall hits
system.cpu1.icache.overall_hits::total       15126927                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       694986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       694986                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       694986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       694986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       694986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       694986                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15126943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15126943                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15126943                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15126943                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15126943                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15126943                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43436.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43436.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43436.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43436.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43436.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43436.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       530351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       530351                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       530351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       530351                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       530351                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       530351                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40796.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40796.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 40796.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40796.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 40796.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40796.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71851                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181146289                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72107                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2512.187291                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.715179                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.284821                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901231                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098769                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10456107                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10456107                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6918482                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6918482                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21780                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21780                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17374589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17374589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17374589                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17374589                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152301                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152301                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152301                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152301                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4689217990                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4689217990                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4689217990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4689217990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4689217990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4689217990                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10608408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10608408                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6918482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6918482                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17526890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17526890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17526890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17526890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014357                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008690                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008690                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008690                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008690                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30789.147740                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30789.147740                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30789.147740                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30789.147740                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30789.147740                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30789.147740                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22088                       # number of writebacks
system.cpu1.dcache.writebacks::total            22088                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80450                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80450                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80450                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80450                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80450                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71851                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71851                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71851                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1271865086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1271865086                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1271865086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1271865086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1271865086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1271865086                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17701.424977                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17701.424977                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17701.424977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17701.424977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17701.424977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17701.424977                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
