library ieee;
use ieee.std_logic_1164.all;

entity BCD2sevenSeg is
	port(
			I : in std_logic_vector(3 downto 0);
			--CLK : in std_logic;
			O : out std_logic_vector(6 downto 0));
end BCD2sevenSeg;

architecture data_process of BCD2sevenSeg is
begin
	process(I)
		begin
			--if clk'event and clk='1' then
				case input is
					when "1101" => O <= "0000";--CH0
					when "1111" => O <= "0001";--CH1
					when others => O <= "0000";
					
				end case;
	end process;
end data_process;	