# SPDX-FileCopyrightText: 2020 Efabless Corporation
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# SPDX-License-Identifier: Apache-2.0

# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
#-v $(USER_PROJECT_VERILOG)/rtl/user_proj_example.v
-v $(USER_PROJECT_VERILOG)/rtl/nebula_ii.v

# Wishbone Bus Wrap includes
-v $(USER_PROJECT_VERILOG)/rtl/wb_wrapper.vh
-v $(USER_PROJECT_VERILOG)/dv/tb_macros.vh
#-v $(USER_PROJECT_VERILOG)/dv/wb_tasks.vh

# Wishbone Interconnect  
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_interconnect/wishbone_arbitrator.sv
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_interconnect/wishbone_decoder.sv

# Wishbone Manager Control
-v $(USER_PROJECT_VERILOG)/rtl/wishbone_manager/wishbone_manager.sv

# GPIO Control
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_WB.sv
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/gpio_control/gpio_control.sv

# LA Control
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control_Wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/la_control/la_control.sv

# Sample Team project
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/sample_team_proj.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/decoder_for_GPIO.sv
-v $(USER_PROJECT_VERILOG)/rtl/sample_team_proj/src/flex_counter.sv

# Team_01 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_alu.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_branch_logic.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_cpu.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_control_unit.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_data_memory.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_fsm.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_immediate_generator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_instruction_memory.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_keypad.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_lcd1602.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_mux.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_program_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_register_file.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_request_unit.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_01/team_01_shift_reg.sv

# Team 02
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/team_02.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_alu.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_control.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_memory_control.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_mux.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_pc.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_register_file.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_request_unit.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_request.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_signExtender.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_top.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_wishbone_manager.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_writeToReg.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/team_02_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/team_02_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_keypad.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_lcd1602.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/t02_button.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_02/project.v

# Team_03 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/IO_mod_enable.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/core.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/ALU.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/branch_logic.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/byte_demux.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/clock_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/control_logic_unit.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/decoder.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/imm_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/pc.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/register_file.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/request_unit.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/typedef.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/writeback.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/sv2v_conv/instruction_check.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_03/team_03_WB.v

# Team_04 project
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/tippy_top.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/team_04_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/team_04_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/team_04.sv
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/alu.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/alu_control_unit.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/aluop_mux.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/control_unit.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/CPU.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/decode.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/imm_gen.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/memory_handler.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/program_counter.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/reg_write_mux.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/register_file.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/request_handler.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/tippy_top.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/UART_Receiver.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/VGA_data_controller.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/VGA_out.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_04/source_v/project.v

# Team_05 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05_WB.v
#-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/team_05.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_05/project.v

# Team_06 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/BorderGen.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/body_control.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/DirectionLogic.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/syncEdge.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/apple_check_wall_mode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/apple_gen_all.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/apple_luck_selector.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/apple_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/assembly.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/body_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/clock.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/collisionDetector.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/collisionLogic.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/collisionLogic_wall.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/gameMode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/gameState.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/game_speed_selector.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/lcd1602.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/main_file.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/rand_wall_mode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/random_num_gen.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/random_num_gen_wall_mode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/two_apple_mode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/wall_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/fsm.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/sound.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/image_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/clk_enable.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/counter.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/sync.v  
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/edgeDetect.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/fsm_control.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/frame_tracker.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/pixel_updater.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/display_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/display.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/update_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/command_lut2.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/synchronizer.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/edge_detect.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/clk_div.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/converted_submodules/PWM.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/team_06_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/team_06.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_06/team_06_WB.v

# Team_07 project
-v $(USER_PROJECT_VERILOG)/rtl/wb_wrapper.vh
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/team_07_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/team_07.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/team_07_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/audio_sm.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/bomb_game.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/button_edge_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/fsm_game_control.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/fsm_playing_mod_locator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/fsm_playing.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_boom.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_border.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_circle.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_defused.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_flag.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_heart.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_mem.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_mod_square.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_play_button.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_player.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_simon.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/generate_wire.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/imageGenerator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/maze_clear_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/maze_mazer_locator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/maze_pos_gen.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/maze_wall_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/maze.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/mem_game.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/mem_num_gen.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/mem_select_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/mem_select_locator.sv
# -v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/pll.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_maze_ms.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_maze_pos.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_mem_num.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_simon.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_wire_color.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/random_gen_wire_num.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/rising_edge_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/simon_game.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/simon_light_control.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/simon_press_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/simon_sequence_gen.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/spi.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/tft_ili9341_spi.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/tft_ili9341.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/timer_counter.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/timer_sec_divider.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/timer_ssdec_decoder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/timer_ssdec_sck_divider.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/timer_ssdec_spi_master.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/wire_cut_detector.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/wire_game.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/wire_wire_locator.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_07/src_Puth/wire_wire_gen.sv

# Team_08 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_08/team_08_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_08/team_08.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_08/team_08_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_08/team_08_project.v

# Team_09 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/team_09_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/team_09_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/team_09.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/applegenerator2.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/border_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/collision.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/command_lut2.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/dac_counter.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/edge_detect.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/frame_tracker.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/fsm_control.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/fsm_direction.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/fsm_mode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/image_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/location_check.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/obstacle_random.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/obstacle_sync_edge.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/obstaclegen2.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/obstacleMode.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/oscillator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/pixel_updater.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/rainbowRand.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/score_posedge_detector.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/score_tracker3.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/snake_body_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/sound_fsm.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/sound_generator.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/sound_posedge_detector.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/ssdec.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/synchronizer.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/toggle_screen.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/update_body.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/update_controller.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_09/converted_submodules/variable_clock_divider.v

# Team_10 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/team_10_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/team_10_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/team_10.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_buffer.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_clock_divider.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_disp_fsm.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_game_logic.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_host_disp.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_host_msg_reg.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_keypad_controller.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_keypad_fsm.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_lcd_controller.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_msg_reg.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_uart_Rx.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_10/src/t10_uart_Tx.sv

# Team_11 project
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/team_11_Wrapper.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/team_11_WB.v
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/team_11.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/buffer.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/controls.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/debouncer.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/decoder.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/keyclk_div.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/keypad_control.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/keypad.sv
-v $(USER_PROJECT_VERILOG)/rtl/team_projects/team_11/lcd1602.sv

# Team_12 project
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/accumulator.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/exp_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/midi_decoder.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/negedge_detector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_in.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_out.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_mid.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/norm_pipe.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/note_div_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/osc_sel.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/poly_ctrl.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/posedge_detector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sample_clock_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sample_register.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/saw_counter.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/ser_to_par.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/start_arbitrator.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/sync.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/volume_multiplier.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/wave_selector.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/wave_shape_table.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/envelope_clk_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/envelope_gen.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/uart_clk_div.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/submodules/uart_in.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12_WB.v
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12_Wrapper.sv
-v  $(USER_PROJECT_VERILOG)/rtl/team_projects/team_12/team_12.sv

# SRAM
#-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/EF_SRAM_1024x32.v
#-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/bus_wrapper/ram_wb_controller.v
#-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/bus_wrapper/SRAM_1024x32_wb_wrapper.v
#-v $(USER_PROJECT_VERILOG)/../ip/EF_SRAM_1024x32/hdl/beh_models/EF_SRAM_1024x32.tt_180V_25C.v

# FFRAM
-v  $(USER_PROJECT_VERILOG)/rtl/ffram/ffram_WB_Wrapper.sv
-v  $(USER_PROJECT_VERILOG)/rtl/ffram/ffram.sv

