unsigned int F_1 ( const unsigned int V_1 )\r\n{\r\nT_1 * V_2 = F_2 () ;\r\nT_2 * V_3 ;\r\nunsigned int V_4 , V_5 , V_6 ;\r\nstruct V_7 V_8 ;\r\nV_5 = F_3 ( V_1 ) ;\r\nif ( V_9 == V_5 )\r\nreturn 0 ;\r\nV_8 . V_10 = F_4 ( V_1 ) ;\r\nV_8 . V_11 = F_5 ( V_1 ) ;\r\nV_8 . V_12 = 0 ;\r\nif ( F_6 ( V_1 ) )\r\nV_4 = V_5 ;\r\nelse\r\nV_4 = V_2 -> V_13 [ F_7 ( V_1 ) ] ;\r\nif ( ! F_8 ( V_1 ) ) {\r\nregister unsigned int V_14 = F_9 ( V_1 ) ;\r\nif ( V_4 < V_2 -> V_13 [ V_14 ] ) {\r\nV_4 = V_2 -> V_13 [ V_14 ] ;\r\n}\r\n}\r\nV_3 = & V_2 -> V_15 [ F_10 ( V_1 ) ] ;\r\nswitch ( V_4 ) {\r\ncase V_16 :\r\nV_6 = F_11 ( & V_8 , V_1 , V_3 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_6 = F_12 ( & V_8 , V_1 , V_3 ) ;\r\nbreak;\r\n#ifdef F_13\r\ncase V_18 :\r\nV_6 = F_14 ( & V_8 , V_1 , V_3 ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nV_6 = 0 ;\r\n}\r\nif ( V_6 != 0 ) {\r\nV_2 -> V_13 [ F_10 ( V_1 ) ] = V_5 ;\r\n#ifdef F_13\r\nif ( V_5 != V_4 ) {\r\nswitch ( V_5 ) {\r\ncase V_16 :\r\n{\r\nif ( V_17 == V_4 )\r\nV_3 -> V_19 = F_15 ( & V_8 , V_3 -> V_20 ) ;\r\nelse\r\nV_3 -> V_19 = F_16 ( & V_8 , V_3 -> V_21 ) ;\r\n}\r\nbreak;\r\ncase V_17 :\r\n{\r\nif ( V_16 == V_4 )\r\nV_3 -> V_20 = F_17 ( V_3 -> V_19 ) ;\r\nelse\r\nV_3 -> V_20 = F_18 ( & V_8 , V_3 -> V_21 ) ;\r\n}\r\nbreak;\r\ncase V_18 :\r\n{\r\nif ( V_16 == V_4 )\r\nV_3 -> V_21 = F_19 ( V_3 -> V_19 ) ;\r\nelse\r\nV_3 -> V_21 = F_20 ( V_3 -> V_20 ) ;\r\n}\r\nbreak;\r\n}\r\n}\r\n#else\r\nif ( V_5 != V_4 ) {\r\nif ( V_5 == V_16 )\r\nV_3 -> V_19 = F_15 ( & V_8 , V_3 -> V_20 ) ;\r\nelse\r\nV_3 -> V_20 = F_17 ( V_3 -> V_19 ) ;\r\n}\r\n#endif\r\n}\r\nif ( V_8 . V_12 )\r\nF_21 ( V_8 . V_12 ) ;\r\nreturn V_6 ;\r\n}
