# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
COLORTERM=truecolor
TERM_PROGRAM_VERSION=1.93.1
RDI_APPROOT=/opt/Xilinx/Vitis/2024.1
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/10
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/opt/Xilinx/Vitis/2024.1/bin
LC_ADDRESS=zh_CN.UTF-8
XILINX_VIVADO=/opt/Xilinx/Vivado/2024.1
LC_NAME=zh_CN.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2024.1
RDI_INSTALLROOT=/opt/Xilinx
RDI_PATCHROOT=
LC_MONETARY=zh_CN.UTF-8
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o
PWD=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA
LOGNAME=cong
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MODULESHOME=/data-hdd/apps/modules-5.4.0
MAKEOVERRIDES=${-*-command-variables-*-}
VSCODE_GIT_ASKPASS_NODE=/data-ssd/home/cong/.vscode-server/cli/servers/Stable-38c31bc77e0dd6ae88a4e9cc93428cc27a56ba40/server/node
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2024.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/data-ssd/home/cong
SYNTH_COMMON=/opt/Xilinx/Vitis/2024.1/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=zh_CN.UTF-8
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2024.1
GIT_ASKPASS=/data-ssd/home/cong/.vscode-server/cli/servers/Stable-38c31bc77e0dd6ae88a4e9cc93428cc27a56ba40/server/extensions/git/dist/askpass.sh
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/opt/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=10.7.128.237 50187 192.168.200.206 22
RDI_SESSION_INFO=/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA:fpga03_1727533428_121214
RT_TCL_PATH=/opt/Xilinx/Vitis/2024.1/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2024.1
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
RDI_SHARED_DATA=/opt/Xilinx/SharedData/2024.1/data
MAKEFLAGS= -- TARGET=sw_emu
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python
TERM=xterm-256color
LC_IDENTIFICATION=zh_CN.UTF-8
USER=cong
MAKE_TERMERR=/dev/pts/10
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2024.1
VSCODE_GIT_IPC_HANDLE=/run/user/11021/vscode-git-49dcfa1c4c.sock
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2024.1/tps/lnx64
RDI_JAVA_VERSION=21.0.1_12
LOADEDMODULES=
RDI_DATADIR=/opt/Xilinx/SharedData/2024.1/data:/opt/Xilinx/Vitis/2024.1/data
SHLVL=4
MAKELEVEL=1
LC_TELEPHONE=zh_CN.UTF-8
LC_MEASUREMENT=zh_CN.UTF-8
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2024.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=1051
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2024.1/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o:/opt/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/lib/:/opt/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/lib//server:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2024.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu/22:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2024.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/Xilinx/Vitis/2024.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/11021
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
SSH_CLIENT=10.7.128.237 50187 22
__MODULES_LMINIT=module use --append /data-hdd/apps/modules-5.4.0/modulefiles
LC_TIME=zh_CN.UTF-8
TCL_LIBRARY=/opt/Xilinx/Vitis/2024.1/tps/tcl/tcl8.6
LC_ALL=en_US.UTF-8
VSCODE_GIT_ASKPASS_MAIN=/data-ssd/home/cong/.vscode-server/cli/servers/Stable-38c31bc77e0dd6ae88a4e9cc93428cc27a56ba40/server/extensions/git/dist/askpass-main.js
XDG_DATA_DIRS=/usr/share/gnome:/usr/local/share:/usr/share:/var/lib/snapd/desktop
BROWSER=/data-ssd/home/cong/.vscode-server/cli/servers/Stable-38c31bc77e0dd6ae88a4e9cc93428cc27a56ba40/server/bin/helpers/browser.sh
PATH=/opt/Xilinx/Vivado/2024.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2024.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2024.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2024.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin:/opt/Xilinx/Vivado/2024.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2024.1/bin:/opt/Xilinx/Vitis/2024.1/tps/lnx64/jre21.0.1_12/bin:/opt/Xilinx/Vivado/2024.1/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Model_Composer/2024.1/bin:/opt/Xilinx/PDM/2024.1/bin:/opt/Xilinx/Vitis_HLS/2024.1/bin:/opt/Xilinx/Vitis/2024.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2024.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2024.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2024.1/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2024.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2024.1/aietools/bin:/opt/Xilinx/Vitis/2024.1/gnu/riscv/lin/riscv64-unknown-elf/bin:/opt/Xilinx/DocNav:/data-ssd/home/cong/.local/bin:/data-ssd/home/cong/bin:/data-hdd/apps/slurm/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/opt/Xilinx/Vitis/2024.1/scripts/rt/data
MODULEPATH=/data-hdd/apps/modules-5.4.0/modulefiles/tools
HDI_APPROOT=/opt/Xilinx/Vitis/2024.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/11021/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2024.1/tps/isl
LC_NUMERIC=zh_CN.UTF-8
XILINX_VITIS=/opt/Xilinx/Vitis/2024.1
OLDPWD=/opt/Xilinx/Vitis/2024.1/bin
TARGET=sw_emu
MODULES_CMD=/data-hdd/apps/modules-5.4.0/libexec/modulecmd.tcl
TERM_PROGRAM=vscode
VSCODE_IPC_HOOK_CLI=/run/user/11021/vscode-ipc-86172a8e-4b57-402a-9fca-bfe837564ad0.sock
BASH_FUNC_ml%%=() {  module ml "$@"
}
BASH_FUNC_module%%=() {  local _mlredir=0;
 if [ -n "${MODULES_REDIRECT_OUTPUT+x}" ]; then
 if [ "$MODULES_REDIRECT_OUTPUT" = '0' ]; then
 _mlredir=0;
 else
 if [ "$MODULES_REDIRECT_OUTPUT" = '1' ]; then
 _mlredir=1;
 fi;
 fi;
 fi;
 case " $@ " in 
 *' --no-redirect '*)
 _mlredir=0
 ;;
 *' --redirect '*)
 _mlredir=1
 ;;
 esac;
 if [ $_mlredir -eq 0 ]; then
 _module_raw "$@";
 else
 _module_raw "$@" 2>&1;
 fi
}
BASH_FUNC__module_raw%%=() {  eval "$(/usr/bin/tclsh '/data-hdd/apps/modules-5.4.0/libexec/modulecmd.tcl' bash "$@")";
 _mlstatus=$?;
 return $_mlstatus
}
_=/opt/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43729
XILINX_CD_SESSION=7bc881d2-ad4c-400a-be9b-1013d3c6c4af


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2024.1/bin/unwrapped/lnx64.o/v++ -l -g --save-temps -t sw_emu --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 -o./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.xo 

FINAL PROGRAM OPTIONS
--debug
--input_files _x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.xo
--link
--optimize 0
--output ./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1
--report_level 0
--save-temps
--target sw_emu
--temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1

PARSED COMMAND LINE OPTIONS
-l 
-g 
--save-temps 
-t sw_emu 
--platform xilinx_u250_gen3x16_xdma_4_1_202210_1 
--temp_dir ./_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1 
-o./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin 
_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.xo 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Sep 2024 22:23:54
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 28 Sep 2024 22:23:54
output: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.xml
------------------------------------------
V++ internal step: running regiongen
timestamp: 28 Sep 2024 22:23:55
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2024.1/bin/../runtime/bin/regiongen_new -v -m /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.xml -r /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.rtd -t alg -o xcl_top
V++ internal step status: success
------------------------------------------
V++ internal step: running gcc to generate obj files for kernel source
timestamp: 28 Sep 2024 22:23:56
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul
cmd: /opt/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin/gcc -I . -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/auto_cc/include -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2024.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2024.1/bin/../data/emulation/include -I /usr/include/x86_64-linux-gnu -std=c++14 -g -I /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/src -g -fPIC -g -c -DHLS_STREAM_THREAD_SAFE -MD -MT obj/real_matmul.o -MP -MF obj/real_matmul.Cd /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/real_matmul/real_matmul/cpu_sources/real_matmul.cpp -o obj/real_matmul.o
V++ internal step status: success
------------------------------------------
V++ internal step: running ar to generate .csim_cu.a
timestamp: 28 Sep 2024 22:23:57
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul
cmd: /opt/Xilinx/Vivado/2024.1/tps/lnx64/binutils-2.26/bin/ar -cr /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul/real_matmul.csim_cu.a /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul/obj/real_matmul.o
V++ internal step status: success
------------------------------------------
V++ internal step: compiling xcl_top.cpp to obj/xcl_top.o
timestamp: 28 Sep 2024 22:23:57
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /opt/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin/g++ -I . -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../include -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2024.1/bin/../common/technology/autopilot/opencl -I /opt/Xilinx/Vitis/2024.1/bin/../data/emulation/include -I /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/auto_cc/include -fPIC -g -DHLS_STREAM_THREAD_SAFE -std=c++14 -fpermissive -c -MD -MT obj/xcl_top.o -MP -MF obj/xcl_top.CXXd xcl_top.cpp -o obj/xcl_top.o
V++ internal step status: success
------------------------------------------
V++ internal step: running g++ to generate .so
timestamp: 28 Sep 2024 22:23:58
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /opt/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin/g++ -fPIC -DHLS_STREAM_THREAD_SAFE -std=c++14 -Wall -shared -Wl,--whole-archive,-soname,real_matmul.link.so -o real_matmul.link.so real_matmul/real_matmul.csim_cu.a obj/xcl_top.o -Wl,--no-whole-archive -Wl,--as-needed -L /opt/Xilinx/Vitis_HLS/2024.1/bin/../lib/lnx64.o -lhlsmathsim -L /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/fpo_v7_1 -lgmp -lmpfr -lIp_floating_point_v7_1_bitacc_cmodel -Wl,-rpath,/opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/fpo_v7_1 -L /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/fft_v9_1 -lIp_xfft_v9_1_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/tools/fir_v7_0 -lgmp -lIp_fir_compiler_v7_2_bitacc_cmodel -L /opt/Xilinx/Vitis_HLS/2024.1/bin/../lnx64/lib/csim -lhlsmc++-GCC46 -L /opt/Xilinx/Vivado/2024.1/tps/lnx64/gcc-8.3.0/bin/../lib/gcc/x86_64-pc-linux-gnu/6.2.0/ -lgcov
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin
timestamp: 28 Sep 2024 22:23:58
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2024.1/bin/xclbinutil --add-section BITSTREAM:RAW:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.so --force --target sw_emu --add-section :JSON:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.rtd --append-section :JSON:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link_xml.rtd --add-section BUILD_METADATA:JSON:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/real_matmul.link.xml --add-section DEBUG_DATA:RAW:/dev/null --add-section SYSTEM_METADATA:RAW:/data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/systemDiagramModel.json --output /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin
V++ internal step status: success
------------------------------------------
V++ internal step: running xclbinutil to generate xclbin info
timestamp: 28 Sep 2024 22:23:58
launch dir: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int
cmd: /opt/Xilinx/Vitis/2024.1/bin/xclbinutil --quiet --info --input /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/./build_dir/sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/real_matmul.link.xclbin
V++ internal step status: success
------------------------------------------
sw emulation completed
timestamp: 28 Sep 2024 22:23:59
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 28 Sep 2024 22:23:59
output: /data-ssd/home/cong/MICS-6001C-Labs/Lab1/PartA/_x.sw_emu.xilinx_u250_gen3x16_xdma_4_1_202210_1/reports/link/system_estimate_real_matmul.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 28 Sep 2024 22:23:59
