// Seed: 2313998014
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[{-1, ("")!=?1'b0}] = {-1, id_1} ? -1 : ~id_1;
  logic [1 : 1] id_3, id_4;
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd78
) (
    input uwire id_0
    , id_3,
    input uwire _id_1
);
  logic [-1 : id_1] id_4[id_1];
  ;
  module_0 modCall_1 ();
endmodule
