% =============================================================================

\paragraph{Draft-6}
\begin{itemize}
\item Modify how MP compare instructions work. Flag now written too {\em and}   
    read from the GPRs, never the CPRs.
\item Numerous formatting changes to make everything clearer / easier to
    manage.
\end{itemize}

\paragraph{Draft-5}
\begin{itemize}
\item Add {\tt mccr} CSR and describe ISE feature sets.
\item Use a single CSR to indicate feature sets and to control
    access and countermeasures. Two CSRs seemed like overkill.
\item Explicitly state order in which $\XCR$ registers are written to 
    the stack.
\item Rename registers in state table $cprX \Rightarrow cX$.
\item Design notes about implementation specific RNG functions.
\end{itemize}

% -----------------------------------------------------------------------------

\paragraph{Draft-4}
\begin{itemize}
\item Add MIX.cr instruction.
\item Add CMOV.cr / CMOVN.cr instructions.
\item Add INS.cr / EXT.cr instructions.
\item Add RSEED.cr / RSAMP.cr instructions.
\item Remove MAA.cr instruction.
\item Move to automatically generated instruction encoding tables.
\item Remove support for pack widths of 1.
\item Add support for twiddling 2-bit values (crumbs) within bytes.
\item Revise all notation for consistency \& correctness.
\end{itemize}

% -----------------------------------------------------------------------------

\paragraph{Draft-3}
\begin{itemize}
\item Add halfword varient of the SCATTER and GATHER instruction.
\item Update table of encoding layouts with all different varients.
\item Fixed encoding widths of {\tt RS1} fields for load/store
    instructions. They are now 5 bits so they can source any of the
    RISC-V GPR registers.
\item Added some more explanations / justifications in introduction,
    concepts and state sections.
\item Make field names consistent: If they occupy the same part of
    the instruction, then they are called the same thing.
\item Add BOP.cr instruction, and make XOR/AND/OR.cr instructions
    alias specific encodings of this BOP.cr.
\item Add shift/rotate by immediate versions of the packed
    shift and rotate instructions.
\end{itemize}

% -----------------------------------------------------------------------------

\paragraph{Draft-2}
\begin{itemize}
\item Added high/low nibble twiddle instructions TWID.HN,TWID.LN.
\item Added LUI.cr and ORI.cr instructions for loading immediates.
\item Added packed width instructions for 1,2,4,8,16,32 pack widths.
\item Removed Transpose register access support.
\item Rename MVCOP, MVGPR  $\Rightarrow$ XCR2GPR, MV2COP
\item Rename XORT,ANDT,ORT $\Rightarrow$ XOR.cr, AND.cr, OR.cr
\item Revised all of the multi-precision instructions.
\begin{itemize}
    \item Immediate and register source varients of the shift instructions.
    \item Split most into 4 and 5 source register versions.
\end{itemize}
\item Revised all instruction encodings.
\item General typo and spelling fixes.
\end{itemize}

% -----------------------------------------------------------------------------

\paragraph{Draft-1}
\begin{itemize}
\item Initial draft of the ISE.
\item Transpose register support.
\item Included initial list of instructions and behaviour.
\item Encodings missing from the multi-precision format instructions.
\item Describe ABI handling.
\end{itemize}

% =============================================================================
