// maps to a verilog design, need to implement parsing
struct Adder {
    in a: u32,
    in b: u32,
    out s: u32,
}

fn add<DUT: Adder>(in a: u32, in b: u32, out s: u32) {
  DUT.a := a;
  DUT.b := b;
  step();
  fork();
  DUT.a := X;
  DUT.b := X;
  s := DUT.s;
}
