Analysis & Synthesis report for VHDL_microprocessor
Fri Jul 30 14:32:42 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |VHDL_microprocessor|controlUnit_entity:DUT_controlUnit|S_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory_entity:DUT_memory|altsyncram:S_mem_rtl_0|altsyncram_mqv1:auto_generated
 16. Source assignments for rom_entity:DUT_rom|altsyncram:S_rom_rtl_0|altsyncram_nre1:auto_generated
 17. Parameter Settings for Inferred Entity Instance: memory_entity:DUT_memory|altsyncram:S_mem_rtl_0
 18. Parameter Settings for Inferred Entity Instance: rom_entity:DUT_rom|altsyncram:S_rom_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jul 30 14:32:42 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; VHDL_microprocessor                         ;
; Top-level Entity Name           ; VHDL_microprocessor                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 28                                          ;
; Total pins                      ; 87                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,144                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8      ;                     ;
; Top-level entity name                                                           ; VHDL_microprocessor ; VHDL_microprocessor ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Maximum processors allowed for parallel compilation                             ; All                 ;                     ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; Restructure Multiplexers                                                        ; Auto                ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; OpenCore Plus hardware evaluation                                               ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Optimization Technique                                                          ; Balanced            ; Balanced            ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                           ; Library ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; VHDL_microprocessor.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd                                    ;         ;
; Pc.vhd                                                     ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Pc.vhd                                                     ;         ;
; Memory.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Memory.vhd                                                 ;         ;
; Decoder.vhd                                                ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Decoder.vhd                                                ;         ;
; Common.vhd                                                 ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Common.vhd                                                 ;         ;
; Alu.vhd                                                    ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Alu.vhd                                                    ;         ;
; ControlUnit.vhd                                            ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/ControlUnit.vhd                                            ;         ;
; Rom.vhd                                                    ; yes             ; User VHDL File                                        ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Rom.vhd                                                    ;         ;
; altsyncram.tdf                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;         ;
; stratix_ram_block.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;         ;
; lpm_mux.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;         ;
; lpm_decode.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;         ;
; aglobal161.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                  ;         ;
; a_rdenreg.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;         ;
; altrom.inc                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;         ;
; altram.inc                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                                      ;         ;
; altdpram.inc                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;         ;
; db/altsyncram_mqv1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_mqv1.tdf                                     ;         ;
; db/vhdl_microprocessor.ram0_memory_entity_1056524d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/vhdl_microprocessor.ram0_memory_entity_1056524d.hdl.mif ;         ;
; db/altsyncram_nre1.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_nre1.tdf                                     ;         ;
; db/vhdl_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/vhdl_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif    ;         ;
+------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimate of Logic utilization (ALMs needed) ; 15                      ;
;                                             ;                         ;
; Combinational ALUT usage for logic          ; 10                      ;
;     -- 7 input functions                    ; 0                       ;
;     -- 6 input functions                    ; 0                       ;
;     -- 5 input functions                    ; 0                       ;
;     -- 4 input functions                    ; 0                       ;
;     -- <=3 input functions                  ; 10                      ;
;                                             ;                         ;
; Dedicated logic registers                   ; 28                      ;
;                                             ;                         ;
; I/O pins                                    ; 87                      ;
; Total MLAB memory bits                      ; 0                       ;
; Total block memory bits                     ; 6144                    ;
;                                             ;                         ;
; Total DSP Blocks                            ; 0                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; I_processor_clock~input ;
; Maximum fan-out                             ; 52                      ;
; Total fan-out                               ; 474                     ;
; Average fan-out                             ; 2.01                    ;
+---------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
; |VHDL_microprocessor                      ; 10 (1)              ; 28 (0)                    ; 6144              ; 0          ; 87   ; 0            ; |VHDL_microprocessor                                                                                ; VHDL_microprocessor ; work         ;
;    |controlUnit_entity:DUT_controlUnit|   ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |VHDL_microprocessor|controlUnit_entity:DUT_controlUnit                                             ; controlUnit_entity  ; work         ;
;    |decoder_entity:DUT_decoder|           ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |VHDL_microprocessor|decoder_entity:DUT_decoder                                                     ; decoder_entity      ; work         ;
;    |memory_entity:DUT_memory|             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|memory_entity:DUT_memory                                                       ; memory_entity       ; work         ;
;       |altsyncram:S_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|memory_entity:DUT_memory|altsyncram:S_mem_rtl_0                                ; altsyncram          ; work         ;
;          |altsyncram_mqv1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|memory_entity:DUT_memory|altsyncram:S_mem_rtl_0|altsyncram_mqv1:auto_generated ; altsyncram_mqv1     ; work         ;
;    |pc_entity:DUT_pc|                     ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |VHDL_microprocessor|pc_entity:DUT_pc                                                               ; pc_entity           ; work         ;
;    |rom_entity:DUT_rom|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|rom_entity:DUT_rom                                                             ; rom_entity          ; work         ;
;       |altsyncram:S_rom_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|rom_entity:DUT_rom|altsyncram:S_rom_rtl_0                                      ; altsyncram          ; work         ;
;          |altsyncram_nre1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |VHDL_microprocessor|rom_entity:DUT_rom|altsyncram:S_rom_rtl_0|altsyncram_nre1:auto_generated       ; altsyncram_nre1     ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                        ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; memory_entity:DUT_memory|altsyncram:S_mem_rtl_0|altsyncram_mqv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; db/VHDL_microprocessor.ram0_memory_entity_1056524d.hdl.mif ;
; rom_entity:DUT_rom|altsyncram:S_rom_rtl_0|altsyncram_nre1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096 ; db/VHDL_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif    ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |VHDL_microprocessor|controlUnit_entity:DUT_controlUnit|S_state                       ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; S_state.s6 ; S_state.s5 ; S_state.s4 ; S_state.s3 ; S_state.s2 ; S_state.s1 ; S_state.s0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; S_state.s0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; S_state.s1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; S_state.s2 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; S_state.s3 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; S_state.s4 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; S_state.s5 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; S_state.s6 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-----------------------------------------------+--------------------------------------------------------+
; Register name                                 ; Reason for Removal                                     ;
+-----------------------------------------------+--------------------------------------------------------+
; alu_entity:DUT_alu|V_accu[0]                  ; Merged with alu_entity:DUT_alu|O_data[0]               ;
; alu_entity:DUT_alu|V_accu[1]                  ; Merged with alu_entity:DUT_alu|O_data[1]               ;
; alu_entity:DUT_alu|V_accu[2]                  ; Merged with alu_entity:DUT_alu|O_data[2]               ;
; alu_entity:DUT_alu|V_accu[3]                  ; Merged with alu_entity:DUT_alu|O_data[3]               ;
; alu_entity:DUT_alu|V_accu[4]                  ; Merged with alu_entity:DUT_alu|O_data[4]               ;
; alu_entity:DUT_alu|V_accu[5]                  ; Merged with alu_entity:DUT_alu|O_data[5]               ;
; alu_entity:DUT_alu|V_accu[6]                  ; Merged with alu_entity:DUT_alu|O_data[6]               ;
; alu_entity:DUT_alu|V_accu[7]                  ; Merged with alu_entity:DUT_alu|O_data[7]               ;
; decoder_entity:DUT_decoder|O_dataImmediate[0] ; Merged with decoder_entity:DUT_decoder|O_regAddress[0] ;
; decoder_entity:DUT_decoder|O_dataImmediate[1] ; Merged with decoder_entity:DUT_decoder|O_regAddress[1] ;
; decoder_entity:DUT_decoder|O_dataImmediate[2] ; Merged with decoder_entity:DUT_decoder|O_regAddress[2] ;
; decoder_entity:DUT_decoder|O_dataImmediate[3] ; Merged with decoder_entity:DUT_decoder|O_regAddress[3] ;
; decoder_entity:DUT_decoder|O_dataImmediate[4] ; Merged with decoder_entity:DUT_decoder|O_regAddress[4] ;
; decoder_entity:DUT_decoder|O_dataImmediate[5] ; Merged with decoder_entity:DUT_decoder|O_regAddress[5] ;
; decoder_entity:DUT_decoder|O_dataImmediate[6] ; Merged with decoder_entity:DUT_decoder|O_regAddress[6] ;
; decoder_entity:DUT_decoder|O_dataImmediate[7] ; Merged with decoder_entity:DUT_decoder|O_regAddress[7] ;
; pc_entity:DUT_pc|V_programCounter[0]          ; Merged with pc_entity:DUT_pc|O_programCounter[0]       ;
; pc_entity:DUT_pc|V_programCounter[1]          ; Merged with pc_entity:DUT_pc|O_programCounter[1]       ;
; pc_entity:DUT_pc|V_programCounter[2]          ; Merged with pc_entity:DUT_pc|O_programCounter[2]       ;
; pc_entity:DUT_pc|V_programCounter[3]          ; Merged with pc_entity:DUT_pc|O_programCounter[3]       ;
; pc_entity:DUT_pc|V_programCounter[4]          ; Merged with pc_entity:DUT_pc|O_programCounter[4]       ;
; pc_entity:DUT_pc|V_programCounter[5]          ; Merged with pc_entity:DUT_pc|O_programCounter[5]       ;
; pc_entity:DUT_pc|V_programCounter[6]          ; Merged with pc_entity:DUT_pc|O_programCounter[6]       ;
; pc_entity:DUT_pc|V_programCounter[7]          ; Merged with pc_entity:DUT_pc|O_programCounter[7]       ;
; controlUnit_entity:DUT_controlUnit|S_state.s4 ; Stuck at GND due to stuck port data_in                 ;
; controlUnit_entity:DUT_controlUnit|S_state.s5 ; Stuck at GND due to stuck port data_in                 ;
; alu_entity:DUT_alu|O_flags[0..2]              ; Stuck at GND due to stuck port clock_enable            ;
; alu_entity:DUT_alu|O_regWriteEnable           ; Stuck at GND due to stuck port clock_enable            ;
; alu_entity:DUT_alu|O_shouldJump               ; Stuck at GND due to stuck port clock_enable            ;
; alu_entity:DUT_alu|V_flags[0..2]              ; Stuck at GND due to stuck port clock_enable            ;
; alu_entity:DUT_alu|V_accu[8]                  ; Stuck at GND due to stuck port clock_enable            ;
; controlUnit_entity:DUT_controlUnit|S_state.s6 ; Stuck at GND due to stuck port data_in                 ;
; alu_entity:DUT_alu|O_data[0..7]               ; Stuck at GND due to stuck port clock                   ;
; alu_entity:DUT_alu|O_regWriteSelect[0..7]     ; Stuck at GND due to stuck port clock                   ;
; Total Number of Removed Registers = 52        ;                                                        ;
+-----------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+-----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; controlUnit_entity:DUT_controlUnit|S_state.s4 ; Stuck at GND              ; controlUnit_entity:DUT_controlUnit|S_state.s5, alu_entity:DUT_alu|O_flags[0],   ;
;                                               ; due to stuck port data_in ; alu_entity:DUT_alu|O_flags[1], alu_entity:DUT_alu|O_flags[2],                   ;
;                                               ;                           ; alu_entity:DUT_alu|O_regWriteEnable, alu_entity:DUT_alu|O_shouldJump,           ;
;                                               ;                           ; alu_entity:DUT_alu|V_flags[2], alu_entity:DUT_alu|V_flags[1],                   ;
;                                               ;                           ; alu_entity:DUT_alu|V_flags[0], alu_entity:DUT_alu|V_accu[8],                    ;
;                                               ;                           ; controlUnit_entity:DUT_controlUnit|S_state.s6, alu_entity:DUT_alu|O_data[0],    ;
;                                               ;                           ; alu_entity:DUT_alu|O_data[1], alu_entity:DUT_alu|O_data[2],                     ;
;                                               ;                           ; alu_entity:DUT_alu|O_data[3], alu_entity:DUT_alu|O_data[4],                     ;
;                                               ;                           ; alu_entity:DUT_alu|O_data[5], alu_entity:DUT_alu|O_data[6],                     ;
;                                               ;                           ; alu_entity:DUT_alu|O_data[7], alu_entity:DUT_alu|O_regWriteSelect[0],           ;
;                                               ;                           ; alu_entity:DUT_alu|O_regWriteSelect[1], alu_entity:DUT_alu|O_regWriteSelect[2], ;
;                                               ;                           ; alu_entity:DUT_alu|O_regWriteSelect[3], alu_entity:DUT_alu|O_regWriteSelect[4], ;
;                                               ;                           ; alu_entity:DUT_alu|O_regWriteSelect[5], alu_entity:DUT_alu|O_regWriteSelect[6], ;
;                                               ;                           ; alu_entity:DUT_alu|O_regWriteSelect[7]                                          ;
+-----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+----------------------------------------------+--------------------------------------+------+
; Register Name                                ; Megafunction                         ; Type ;
+----------------------------------------------+--------------------------------------+------+
; memory_entity:DUT_memory|O_regReadData[0..7] ; memory_entity:DUT_memory|S_mem_rtl_0 ; RAM  ;
; rom_entity:DUT_rom|O_instruction[0..15]      ; rom_entity:DUT_rom|S_rom_rtl_0       ; RAM  ;
+----------------------------------------------+--------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VHDL_microprocessor|alu_entity:DUT_alu|O_regWriteSelect[2] ;
; 258:1              ; 8 bits    ; 1376 LEs      ; 16 LEs               ; 1360 LEs               ; Yes        ; |VHDL_microprocessor|alu_entity:DUT_alu|O_data[5]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |VHDL_microprocessor|alu_entity:DUT_alu|V_accu              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |VHDL_microprocessor|alu_entity:DUT_alu|V_accu              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for memory_entity:DUT_memory|altsyncram:S_mem_rtl_0|altsyncram_mqv1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rom_entity:DUT_rom|altsyncram:S_rom_rtl_0|altsyncram_nre1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_entity:DUT_memory|altsyncram:S_mem_rtl_0                 ;
+------------------------------------+------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                      ; Type           ;
+------------------------------------+------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                  ; Untyped        ;
; WIDTH_A                            ; 8                                                          ; Untyped        ;
; WIDTHAD_A                          ; 8                                                          ; Untyped        ;
; NUMWORDS_A                         ; 256                                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped        ;
; WIDTH_B                            ; 8                                                          ; Untyped        ;
; WIDTHAD_B                          ; 8                                                          ; Untyped        ;
; NUMWORDS_B                         ; 256                                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped        ;
; INIT_FILE                          ; db/VHDL_microprocessor.ram0_memory_entity_1056524d.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mqv1                                            ; Untyped        ;
+------------------------------------+------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_entity:DUT_rom|altsyncram:S_rom_rtl_0                    ;
+------------------------------------+---------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                   ; Type           ;
+------------------------------------+---------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                       ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                     ; Untyped        ;
; WIDTH_A                            ; 16                                                      ; Untyped        ;
; WIDTHAD_A                          ; 8                                                       ; Untyped        ;
; NUMWORDS_A                         ; 256                                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                    ; Untyped        ;
; WIDTH_B                            ; 1                                                       ; Untyped        ;
; WIDTHAD_B                          ; 1                                                       ; Untyped        ;
; NUMWORDS_B                         ; 1                                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                    ; Untyped        ;
; INIT_FILE                          ; db/VHDL_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_nre1                                         ; Untyped        ;
+------------------------------------+---------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; memory_entity:DUT_memory|altsyncram:S_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 256                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
; Entity Instance                           ; rom_entity:DUT_rom|altsyncram:S_rom_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 16                                              ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 28                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 4                           ;
; arriav_lcell_comb     ; 10                          ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
; boundary_port         ; 87                          ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 1.70                        ;
; Average LUT depth     ; 0.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Jul 30 14:32:32 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_microprocessor -c VHDL_microprocessor
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/test1_tb.vhd
    Info (12022): Found design unit 1: Test_tb-behavior File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Test1_tb.vhd Line: 15
    Info (12023): Found entity 1: Test_tb File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Test1_tb.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/pc_tb.vhd
    Info (12022): Found design unit 1: Pc_tb-Pc_tb_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Pc_tb.vhd Line: 13
    Info (12023): Found entity 1: Pc_tb File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Pc_tb.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/memory_tb.vhd
    Info (12022): Found design unit 1: Memory_tb-Memory_tb_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Memory_tb.vhd Line: 11
    Info (12023): Found entity 1: Memory_tb File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Memory_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file simulation/modelsim/alu_tb.vhd
    Info (12022): Found design unit 1: Alu_tb-Alu_tb_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Alu_tb.vhd Line: 13
    Info (12023): Found entity 1: Alu_tb File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/simulation/modelsim/Alu_tb.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl_microprocessor.vhd
    Info (12022): Found design unit 1: VHDL_microprocessor-VHDL_microprocessor_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 45
    Info (12023): Found entity 1: VHDL_microprocessor File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc_entity-pc_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Pc.vhd Line: 22
    Info (12023): Found entity 1: pc_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory_entity-memory_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Memory.vhd Line: 26
    Info (12023): Found entity 1: memory_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Memory.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder_entity-decoder_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Decoder.vhd Line: 20
    Info (12023): Found entity 1: decoder_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Decoder.vhd Line: 3
Info (12021): Found 2 design units, including 0 entities, in source file common.vhd
    Info (12022): Found design unit 1: common File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Common.vhd Line: 4
    Info (12022): Found design unit 2: common-body File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Common.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu_entity-alu_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Alu.vhd Line: 29
    Info (12023): Found entity 1: alu_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: controlUnit_entity-controlUnit_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/ControlUnit.vhd Line: 25
    Info (12023): Found entity 1: controlUnit_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom_entity-rom_arch File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Rom.vhd Line: 25
    Info (12023): Found entity 1: rom_entity File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/Rom.vhd Line: 11
Info (12127): Elaborating entity "VHDL_microprocessor" for the top level hierarchy
Info (12128): Elaborating entity "controlUnit_entity" for hierarchy "controlUnit_entity:DUT_controlUnit" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 149
Info (12128): Elaborating entity "pc_entity" for hierarchy "pc_entity:DUT_pc" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 161
Info (12128): Elaborating entity "rom_entity" for hierarchy "rom_entity:DUT_rom" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 174
Info (12128): Elaborating entity "decoder_entity" for hierarchy "decoder_entity:DUT_decoder" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 185
Info (12128): Elaborating entity "alu_entity" for hierarchy "alu_entity:DUT_alu" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 201
Info (12128): Elaborating entity "memory_entity" for hierarchy "memory_entity:DUT_memory" File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 222
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_entity:DUT_memory|S_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VHDL_microprocessor.ram0_memory_entity_1056524d.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rom_entity:DUT_rom|S_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/VHDL_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif
Info (12130): Elaborated megafunction instantiation "memory_entity:DUT_memory|altsyncram:S_mem_rtl_0"
Info (12133): Instantiated megafunction "memory_entity:DUT_memory|altsyncram:S_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VHDL_microprocessor.ram0_memory_entity_1056524d.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mqv1.tdf
    Info (12023): Found entity 1: altsyncram_mqv1 File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_mqv1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "rom_entity:DUT_rom|altsyncram:S_rom_rtl_0"
Info (12133): Instantiated megafunction "rom_entity:DUT_rom|altsyncram:S_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/VHDL_microprocessor.ram0_rom_entity_3e34ded5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nre1.tdf
    Info (12023): Found entity 1: altsyncram_nre1 File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/db/altsyncram_nre1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "O_pipeline_stage[3]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 27
    Warning (13410): Pin "O_pipeline_stage[4]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 27
    Warning (13410): Pin "O_pipeline_stage[5]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 27
    Warning (13410): Pin "O_alu_data[0]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[1]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[2]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[3]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[4]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[5]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[6]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_data[7]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 34
    Warning (13410): Pin "O_alu_flags_debug[0]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 35
    Warning (13410): Pin "O_alu_flags_debug[1]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 35
    Warning (13410): Pin "O_alu_flags_debug[2]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 35
    Warning (13410): Pin "O_alu_regSelect[0]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[1]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[2]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[3]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[4]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[5]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[6]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regSelect[7]" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 36
    Warning (13410): Pin "O_alu_regWrite" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 37
    Warning (13410): Pin "O_alu_shouldJump" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 38
    Warning (13410): Pin "O_memory_writeEnable_calculated" is stuck at GND File: C:/Users/Simon/Desktop/Masterstudium/HardwareEntwurf/et5000_hardwareentwurf/VHDL_microprocessor.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 29 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Fri Jul 30 14:32:42 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


