#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  2 21:06:47 2021
# Process ID: 27536
# Current directory: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31748 D:\VM_share\NVDLA_BP\spinal_prj\vivado\nvdla_bp\nvdla_bp.xpr
# Log file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/vivado.log
# Journal file: D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VM_share/NVDLA_BP/spinal_prj/vivado/nvdla_bp/nvdla_bp.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v] -no_script -reset -force -quiet
remove_files  {D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/conv_top.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_acc.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/fp_adder.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_array_8.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_acc_array.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v] -no_script -reset -force -quiet
remove_files  {D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_acc_array.v D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/mac_atom_8.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/VM_share/NVDLA_BP/spinal_prj/SpinalTemplateSbt-master/VerilogHDL/bp_fpga_top.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bp_fpga_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
