INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sources_1/new/Trans.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart_tx_packetizer
INFO: [VRFC 10-311] analyzing module uart_tx_packetizer_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/moham/Desktop/Fpga/Experiment_3/Experiment_3.srcs/sim_1/new/Uart_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
