# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_pdmm.srcs/sources_1/new/pdmm.vhd"
vhdl xil_defaultlib  "../../../project_pdmm.srcs/sim_1/new/pdmm_test.vhd"

# Do not sort compile order
nosort
