Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Oct 30 15:13:47 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Test_wrapper_timing_summary_routed.rpt -rpx Test_wrapper_timing_summary_routed.rpx
| Design       : Test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                 7413        0.008        0.000                      0                 7413        4.020        0.000                       0                  2701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.843        0.000                      0                 7150        0.008        0.000                      0                 7150        4.020        0.000                       0                  2701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.139        0.000                      0                  263        0.739        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 4.876ns (55.061%)  route 3.980ns (44.939%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.866     4.299    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.423 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.423    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.955 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.955    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.069    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.183    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.297    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.411    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.526    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.860 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__5/O[1]
                         net (fo=5, routed)           0.861     6.721    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i30_in[25]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.303     7.024 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.024    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.556 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.164     8.720    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.844 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3/O
                         net (fo=1, routed)           0.512     9.357    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.937 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.937    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.051    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.279    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.393    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.507    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.621    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.955 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.574    11.530    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i1[30]
    SLICE_X18Y51         LUT4 (Prop_lut4_I0_O)        0.303    11.833 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[30]_i_1/O
                         net (fo=1, routed)           0.000    11.833    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[30]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.491    12.683    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y51         FDRE (Setup_fdre_C_D)        0.031    12.676    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.833    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 4.859ns (54.897%)  route 3.992ns (45.103%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.779     4.212    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.336 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.336    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.886 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.228    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.342    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.457    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.571    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.884 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6/O[3]
                         net (fo=35, routed)          1.017     6.901    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6_n_4
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     7.207 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.207    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          0.912     8.520    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.644 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.568     9.213    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.793 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.021    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.135 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.363    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.477    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.811 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.714    11.525    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[30]
    SLICE_X25Y50         LUT4 (Prop_lut4_I0_O)        0.303    11.828 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1/O
                         net (fo=1, routed)           0.000    11.828    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[30]_i_1_n_0
    SLICE_X25Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.486    12.678    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)        0.032    12.672    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.764ns (42.696%)  route 5.052ns (57.304%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.655     2.963    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=4, routed)           1.130     4.549    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14[1]
    SLICE_X23Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.673 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.673    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.205 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.205    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.319    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.433    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.547    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.661    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.775    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__6/CO[3]
                         net (fo=6, routed)           1.264     7.267    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1
    SLICE_X19Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[0]_INST_0/O
                         net (fo=1, routed)           1.199     8.590    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[0]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     8.740 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=2, routed)           0.559     9.299    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    10.098 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.215    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.454 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.447    10.902    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[11]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.301    11.203 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.452    11.655    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i[11]
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124    11.779 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    11.779    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X8Y30          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.496    12.688    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y30          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)        0.077    12.741    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 3.736ns (42.621%)  route 5.030ns (57.379%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.655     2.963    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=4, routed)           1.130     4.549    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14[1]
    SLICE_X23Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.673 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.673    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.205 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.205    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.319    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.433    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.547    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.661    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.775    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__6/CO[3]
                         net (fo=6, routed)           1.264     7.267    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1
    SLICE_X19Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[0]_INST_0/O
                         net (fo=1, routed)           1.199     8.590    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[0]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     8.740 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=2, routed)           0.559     9.299    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    10.098 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.421 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.300    10.722    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[6]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.306    11.028 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.577    11.605    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i[6]
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.124    11.729 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    11.729    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X9Y28          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.495    12.688    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y28          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.031    12.694    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.759ns  (logic 3.853ns (43.991%)  route 4.906ns (56.009%))
  Logic Levels:           16  (CARRY4=11 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.655     2.963    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=4, routed)           1.130     4.549    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14[1]
    SLICE_X23Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.673 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.673    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.205 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.205    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.319    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.433    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.547    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.661    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.775    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__6/CO[3]
                         net (fo=6, routed)           1.264     7.267    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1
    SLICE_X19Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[0]_INST_0/O
                         net (fo=1, routed)           1.199     8.590    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[0]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     8.740 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=2, routed)           0.559     9.299    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    10.098 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.215 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.215    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.538 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.347    10.885    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[10]
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.306    11.191 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.406    11.598    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i[10]
    SLICE_X9Y30          LUT5 (Prop_lut5_I2_O)        0.124    11.722 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    11.722    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X9Y30          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.496    12.688    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y30          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.031    12.695    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 4.788ns (54.986%)  route 3.920ns (45.014%))
  Logic Levels:           21  (CARRY4=17 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.779     4.212    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.336 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.336    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.886 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.228    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.342    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.457    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.571    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.884 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6/O[3]
                         net (fo=35, routed)          1.017     6.901    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6_n_4
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     7.207 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.207    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          0.912     8.520    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.644 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.568     9.213    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.793 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.021    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.135 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.363    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.477 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.477    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.705 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2/CO[2]
                         net (fo=1, routed)           0.642    11.347    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]_i_2_n_1
    SLICE_X25Y50         LUT2 (Prop_lut2_I1_O)        0.338    11.685 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1/O
                         net (fo=1, routed)           0.000    11.685    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[31]_i_1_n_0
    SLICE_X25Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.486    12.678    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X25Y50         FDRE (Setup_fdre_C_D)        0.075    12.715    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 3.647ns (41.701%)  route 5.099ns (58.299%))
  Logic Levels:           15  (CARRY4=10 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.655     2.963    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=4, routed)           1.130     4.549    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg14[1]
    SLICE_X23Y30         LUT5 (Prop_lut5_I0_O)        0.124     4.673 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.673    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_i_8_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.205 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.205    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.319 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.319    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__0_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.433    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__1_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.547    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__2_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.661    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__3_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.775    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__4_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.889    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__5_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1_carry__6/CO[3]
                         net (fo=6, routed)           1.264     7.267    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/command_limit1
    SLICE_X19Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.391 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/Command[0]_INST_0/O
                         net (fo=1, routed)           1.199     8.590    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/Speed[0]
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.150     8.740 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[0]_i_2/O
                         net (fo=2, routed)           0.559     9.299    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    10.098 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.098    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.337 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.453    10.790    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i0[7]
    SLICE_X6Y28          LUT6 (Prop_lut6_I0_O)        0.301    11.091 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[7]_i_2/O
                         net (fo=1, routed)           0.493    11.585    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/compare_i[7]
    SLICE_X6Y28          LUT5 (Prop_lut5_I2_O)        0.124    11.709 r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    11.709    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X6Y28          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.494    12.686    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y28          FDRE                                         r  Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X6Y28          FDRE (Setup_fdre_C_D)        0.081    12.743    Test_i/Motor_0/U0/Motor_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 4.727ns (54.616%)  route 3.928ns (45.384%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.779     4.212    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.336 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7/O
                         net (fo=1, routed)           0.000     4.336    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_i_7_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.886 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.886    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.000 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.000    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__0_n_0
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.114 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.114    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__1_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.228    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__2_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.342    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__3_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.457    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__4_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.571    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__5_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.884 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6/O[3]
                         net (fo=35, routed)          1.017     6.901    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i3_carry__6_n_4
    SLICE_X23Y43         LUT2 (Prop_lut2_I0_O)        0.306     7.207 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5/O
                         net (fo=1, routed)           0.000     7.207    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2_i_5_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.608 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4_carry__2/CO[3]
                         net (fo=62, routed)          0.912     8.520    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i4
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.124     8.644 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3/O
                         net (fo=1, routed)           0.568     9.213    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[4]_i_3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.793 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.793    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[4]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.907    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[8]_i_2_n_0
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.021    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[12]_i_2_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.135 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.135    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[16]_i_2_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.249 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.249    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[20]_i_2_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.363    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[24]_i_2_n_0
    SLICE_X25Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.676 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.650    11.326    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i1[28]
    SLICE_X25Y51         LUT5 (Prop_lut5_I0_O)        0.306    11.632 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1/O
                         net (fo=1, routed)           0.000    11.632    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i[28]_i_1_n_0
    SLICE_X25Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.486    12.678    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X25Y51         FDRE (Setup_fdre_C_D)        0.029    12.669    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/distance_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 4.646ns (53.816%)  route 3.987ns (46.184%))
  Logic Levels:           19  (CARRY4=15 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.866     4.299    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.423 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.423    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.955 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.955    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.069    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.183    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.297    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.411    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.526    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.860 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__5/O[1]
                         net (fo=5, routed)           0.861     6.721    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i30_in[25]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.303     7.024 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.024    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.556 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.164     8.720    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.844 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3/O
                         net (fo=1, routed)           0.512     9.357    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.937 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.937    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.051    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.279    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.393    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.507    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.729 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.582    11.311    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i1[25]
    SLICE_X18Y50         LUT5 (Prop_lut5_I0_O)        0.299    11.610 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[25]_i_1/O
                         net (fo=1, routed)           0.000    11.610    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[25]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.491    12.683    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_D)        0.029    12.674    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.760ns (55.236%)  route 3.858ns (44.764%))
  Logic Levels:           20  (CARRY4=16 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.669     2.977    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y45         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=191, routed)         0.866     4.299    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[0]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.124     4.423 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8/O
                         net (fo=1, routed)           0.000     4.423    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_i_8_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.955 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.955    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.069 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.069    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__0_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.183 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.183    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__1_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.297 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.297    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__2_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.411 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.411    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.525 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4/CO[3]
                         net (fo=1, routed)           0.001     5.526    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__4_n_0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.860 f  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i3_carry__5/O[1]
                         net (fo=5, routed)           0.861     6.721    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i30_in[25]
    SLICE_X19Y50         LUT2 (Prop_lut2_I0_O)        0.303     7.024 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.024    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2_i_8_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.556 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4_carry__2/CO[3]
                         net (fo=62, routed)          1.164     8.720    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i4
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.844 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3/O
                         net (fo=1, routed)           0.512     9.357    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[4]_i_3_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.937 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.937    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[4]_i_2_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.051    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[8]_i_2_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.165    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[12]_i_2_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.279    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[16]_i_2_n_0
    SLICE_X17Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.393    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[20]_i_2_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.001    10.507    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[24]_i_2_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.621 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.621    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[28]_i_2_n_0
    SLICE_X17Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.843 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.452    11.296    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i1[29]
    SLICE_X18Y51         LUT5 (Prop_lut5_I0_O)        0.299    11.595 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[29]_i_1/O
                         net (fo=1, routed)           0.000    11.595    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i[29]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.491    12.683    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y51         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[29]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y51         FDRE (Setup_fdre_C_D)        0.031    12.676    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/angle_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  1.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.271ns (70.782%)  route 0.112ns (29.218%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=1, routed)           0.112     1.178    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[30]
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.223 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.000     1.223    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata[30]_i_2_n_0
    SLICE_X29Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.285 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.285    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X29Y49         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.832     1.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.247ns (61.974%)  route 0.152ns (38.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.564     0.905    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y49         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.152     1.204    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X30Y50         LUT4 (Prop_lut4_I1_O)        0.099     1.303 r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.303    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X30Y50         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.831     1.201    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y50         FDRE                                         r  Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120     1.292    Test_i/Encoder_0/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.565     0.906    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y50         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.219     1.265    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[30]
    SLICE_X11Y49         LUT3 (Prop_lut3_I2_O)        0.043     1.308 r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.308    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X11Y49         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.835     1.205    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y49         FDRE                                         r  Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.107     1.283    Test_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.280    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.753%)  route 0.232ns (62.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.561     0.901    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y38         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[13]/Q
                         net (fo=1, routed)           0.232     1.275    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5[13]
    SLICE_X22Y38         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.826     1.196    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[13]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.066     1.228    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/kp_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.567     0.908    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[4]/Q
                         net (fo=1, routed)           0.228     1.299    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[4]
    SLICE_X8Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.344 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.344    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[4]_i_1__0_n_0
    SLICE_X8Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.834     1.204    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X8Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.280ns (66.058%)  route 0.144ns (33.942%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.562     0.903    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y50         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=1, routed)           0.144     1.210    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.255 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.000     1.255    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata[31]_i_3_n_0
    SLICE_X29Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     1.326 r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     1.326    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X29Y49         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.832     1.202    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y49         FDRE                                         r  Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.105     1.278    Test_i/Odometer_0/U0/Odometer_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.245%)  route 0.259ns (64.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.586     0.927    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.259     1.327    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X3Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.853     1.223    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y52          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y52          FDRE (Hold_fdre_C_D)         0.072     1.266    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.759%)  route 0.253ns (64.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.559     0.900    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_choice_reg[9]/Q
                         net (fo=5, routed)           0.253     1.294    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_choice[9]
    SLICE_X25Y34         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.822     1.192    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y34         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X25Y34         FDRE (Hold_fdre_C_D)         0.072     1.230    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/error_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.584     0.925    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.244    Test_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.893     1.263    Test_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Test_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    Test_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y15    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y15    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__2/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y52   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y52   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y53   Test_i/Derivator_0/U0/Derivator_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y45   Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y39    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46    Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[9]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[12]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[13]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[14]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 0.580ns (10.977%)  route 4.704ns (89.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.052     8.251    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y33         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.492    12.684    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y33         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[15]/C
                         clock pessimism              0.264    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X27Y33         FDCE (Recov_fdce_C_CLR)     -0.405    12.390    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.003     8.202    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y34         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]/C
                         clock pessimism              0.264    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.391    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 0.580ns (11.080%)  route 4.655ns (88.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.659     2.967    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y28         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.652     4.075    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.199 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.003     8.202    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y34         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        1.493    12.685    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y34         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]/C
                         clock pessimism              0.264    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X27Y34         FDCE (Recov_fdce_C_CLR)     -0.405    12.391    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  4.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.209ns (30.859%)  route 0.468ns (69.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.316     1.573    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y27         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y27         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1/C
                         clock pessimism             -0.262     0.926    
    SLICE_X27Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[0]__1
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.662%)  route 0.473ns (69.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.320     1.577    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X26Y27         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i_reg[3]__1
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.662%)  route 0.473ns (69.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.320     1.577    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X26Y27         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.662%)  route 0.473ns (69.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.320     1.577    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X26Y27         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.662%)  route 0.473ns (69.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.320     1.577    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X26Y27         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.818     1.188    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y27         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X26Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.039%)  route 0.487ns (69.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.334     1.591    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y30         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.821     1.191    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y30         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X27Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.039%)  route 0.487ns (69.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.334     1.591    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y30         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.821     1.191    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y30         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X27Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.039%)  route 0.487ns (69.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.334     1.591    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y30         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.821     1.191    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y30         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X27Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.039%)  route 0.487ns (69.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.334     1.591    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y30         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.821     1.191    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y30         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X27Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.039%)  route 0.487ns (69.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.555     0.896    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y30         FDRE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     1.060 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.153     1.212    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.257 f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.334     1.591    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X27Y30         FDCE                                         f  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2705, routed)        0.821     1.191    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y30         FDCE                                         r  Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]/C
                         clock pessimism             -0.262     0.929    
    SLICE_X27Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/sum_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.755    





