.ALIASES
M_M3            M3(d=N236360 g=N236360 s=VDD b=VDD ) CN @APPENDIX B-PS.9.Example
+PS.9.1(sch_1):I240570@SEDRA_LIB.PMOS5P0.Normal(chips)
V_Vin           Vin(+=IN -=0 ) CN @APPENDIX B-PS.9.Example PS.9.1(sch_1):I245635@SOURCE.VAC.Normal(chips)
M_M1            M1(d=OUT g=IN s=0 b=0 ) CN @APPENDIX B-PS.9.Example PS.9.1(sch_1):I240347@SEDRA_LIB.NMOS5P0.Normal(chips)
I_I2            I2(+=N236360 -=0 ) CN @APPENDIX B-PS.9.Example PS.9.1(sch_1):I236792@SOURCE.IDC.Normal(chips)
M_M2            M2(d=OUT g=N236360 s=VDD b=VDD ) CN @APPENDIX B-PS.9.Example PS.9.1(sch_1):I240432@SEDRA_LIB.PMOS5P0.Normal(chips)
V_V2            V2(+=VDD -=0 ) CN @APPENDIX B-PS.9.Example PS.9.1(sch_1):I238023@SOURCE.VDC.Normal(chips)
_    _(VDD=VDD)
_    _(OUT=OUT)
_    _(IN=IN)
.ENDALIASES
