
*** Running vivado
    with args -log top_level.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top top_level -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 278.402 ; gain = 71.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:43]
INFO: [Synth 8-3491] module 'FSM' declared at 'P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:34' bound to instance 'U1' of component 'FSM' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FSM' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/FSM.vhd:45]
INFO: [Synth 8-3491] module 'register1' declared at 'P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:34' bound to instance 'U2' of component 'register1' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:109]
INFO: [Synth 8-638] synthesizing module 'register1' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:43]
WARNING: [Synth 8-614] signal 'btnu' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:48]
WARNING: [Synth 8-614] signal 'sw1_input' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'register1' (2#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:43]
INFO: [Synth 8-3491] module 'register2' declared at 'P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:34' bound to instance 'U3' of component 'register2' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:112]
INFO: [Synth 8-638] synthesizing module 'register2' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:43]
WARNING: [Synth 8-614] signal 'btnc' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:46]
WARNING: [Synth 8-614] signal 'sw2_input' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'register2' (3#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:43]
INFO: [Synth 8-3491] module 'alu_op' declared at 'P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:36' bound to instance 'U4' of component 'alu_op' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:115]
INFO: [Synth 8-638] synthesizing module 'alu_op' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:48]
WARNING: [Synth 8-614] signal 'operation' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
WARNING: [Synth 8-614] signal 'operand1' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
WARNING: [Synth 8-614] signal 'operand2' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'alu_op' (4#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:48]
INFO: [Synth 8-3491] module 'led_output' declared at 'P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:34' bound to instance 'U5' of component 'led_output' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:118]
INFO: [Synth 8-638] synthesizing module 'led_output' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:45]
WARNING: [Synth 8-614] signal 'states' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:50]
WARNING: [Synth 8-614] signal 'reg1' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:50]
WARNING: [Synth 8-614] signal 'reg2' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:50]
WARNING: [Synth 8-614] signal 'alu_out' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:50]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'led_output' (5#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'top_level' (6#1) [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/top_level.vhd:43]
WARNING: [Synth 8-3331] design led_output has unconnected port clock
WARNING: [Synth 8-3331] design alu_op has unconnected port btnd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 314.926 ; gain = 107.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 314.926 ; gain = 107.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 599.824 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:58]
INFO: [Synth 8-5545] ROM "alu_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'reg1_out_reg' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register1.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_out_reg' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/register2.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/alu_op.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [P:/Courses/ENCE373/Assignment/Lab_A01_group_15/Assignment.srcs/sources_1/new/led_output.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module alu_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module led_output 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U4/alu_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U5/output" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 599.824 ; gain = 392.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     9|
|6     |LUT5   |    17|
|7     |LUT6   |     1|
|8     |FDRE   |     2|
|9     |LD     |    24|
|10    |LDC    |     8|
|11    |IBUF   |    13|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    89|
|2     |  U1     |FSM        |    17|
|3     |  U2     |register1  |     8|
|4     |  U3     |register2  |    16|
|5     |  U4     |alu_op     |    18|
|6     |  U5     |led_output |     8|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 599.824 ; gain = 392.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 599.824 ; gain = 107.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 599.824 ; gain = 392.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 24 instances
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 599.824 ; gain = 392.449
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 599.824 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 12 17:50:20 2019...
