Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 24 21:37:22 2019
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_fpga_control_sets_placed.rpt
| Design       : FIFO_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     12 |            2 |
|    16+ |           23 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             134 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |             320 |           35 |
| Yes          | No                    | Yes                    |              42 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------+------------------+------------------+----------------+
|         Clock Signal         |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------+------------------+------------------+----------------+
|  debounced_clock_signal_BUFG | FIFO/w_ptr[5]_i_1_n_0          | rst_IBUF         |                3 |             12 |
|  debounced_clock_signal_BUFG | FIFO/E[0]                      | rst_IBUF         |                1 |             12 |
|  debounced_clock_signal_BUFG | FIFO/mem[6][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[17][7]_i_1_n_0        |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[14][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[0][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[12][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[18][7]_i_1_n_0        |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[1][7]_i_1_n_0         |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[11][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[2][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[15][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[16][7]_i_1_n_0        |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[19][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[10][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[13][7]_i_1_n_0        |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[3][7]_i_1_n_0         |                  |                3 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[4][7]_i_1_n_0         |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[5][7]_i_1_n_0         |                  |                1 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[9][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[7][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/mem[8][7]_i_1_n_0         |                  |                2 |             16 |
|  debounced_clock_signal_BUFG | FIFO/D_out_retimed_reg[6]_0[0] | rst_IBUF         |                5 |             18 |
|  clk100MHz_IBUF_BUFG         |                                | rst_IBUF         |               10 |             66 |
|  clk_BUFG                    |                                |                  |               19 |            134 |
+------------------------------+--------------------------------+------------------+------------------+----------------+


