{
  "module_name": "ni_eseries.c",
  "hash_id": "b74f23694d5bc3b9be3894a6d220118cd49d1c41f16463f40342e37d56fa6280",
  "original_prompt": "Ingested from linux-6.6.14/drivers/comedi/drivers/ni_routing/ni_route_values/ni_eseries.c",
  "human_readable_source": "\n \n\n \n\n#include \"../ni_route_values.h\"\n#include \"all.h\"\n\n \n\nconst struct family_route_values ni_eseries_route_values = {\n\t.family = \"ni_eseries\",\n\t.register_values = {\n\t\t \n\t\t[B(NI_PFI(0))] = {\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(NI_PFI_OUTPUT_AI_START1),\n\t\t},\n\t\t[B(NI_PFI(1))] = {\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(NI_PFI_OUTPUT_AI_START2),\n\t\t},\n\t\t[B(NI_PFI(2))] = {\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(NI_PFI_OUTPUT_AI_CONVERT),\n\t\t},\n\t\t[B(NI_PFI(3))] = {\n\t\t\t[B(NI_CtrSource(1))]\t= I(NI_PFI_OUTPUT_G_SRC1),\n\t\t},\n\t\t[B(NI_PFI(4))] = {\n\t\t\t[B(NI_CtrGate(1))]\t= I(NI_PFI_OUTPUT_G_GATE1),\n\t\t},\n\t\t[B(NI_PFI(5))] = {\n\t\t\t[B(NI_AO_SampleClock)]\t= I(NI_PFI_OUTPUT_AO_UPDATE_N),\n\t\t},\n\t\t[B(NI_PFI(6))] = {\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(NI_PFI_OUTPUT_AO_START1),\n\t\t},\n\t\t[B(NI_PFI(7))] = {\n\t\t\t[B(NI_AI_SampleClock)]\t= I(NI_PFI_OUTPUT_AI_START_PULSE),\n\t\t},\n\t\t[B(NI_PFI(8))] = {\n\t\t\t[B(NI_CtrSource(0))]\t= I(NI_PFI_OUTPUT_G_SRC0),\n\t\t},\n\t\t[B(NI_PFI(9))] = {\n\t\t\t[B(NI_CtrGate(0))]\t= I(NI_PFI_OUTPUT_G_GATE0),\n\t\t},\n\t\t[B(TRIGGER_LINE(0))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(1))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(2))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(3))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(4))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(5))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(6))] = {\n\t\t\t[B(NI_RTSI_BRD(0))]\t= I(8),\n\t\t\t[B(NI_RTSI_BRD(1))]\t= I(9),\n\t\t\t[B(NI_RTSI_BRD(2))]\t= I(10),\n\t\t\t[B(NI_RTSI_BRD(3))]\t= I(11),\n\t\t\t[B(NI_CtrSource(0))]\t= I(5),\n\t\t\t[B(NI_CtrGate(0))]\t= I(6),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(0),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(1),\n\t\t\t[B(NI_AI_ConvertClock)]\t= I(2),\n\t\t\t[B(NI_AO_SampleClock)]\t= I(3),\n\t\t\t[B(NI_AO_StartTrigger)]\t= I(4),\n\t\t\t[B(NI_RGOUT0)]\t= I(7),\n\t\t},\n\t\t[B(TRIGGER_LINE(7))] = {\n\t\t\t[B(NI_20MHzTimebase)]\t= I(NI_RTSI_OUTPUT_RTSI_OSC),\n\t\t},\n\t\t[B(NI_RTSI_BRD(0))] = {\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(0),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(1),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(2),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(3),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(4),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(5),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(6),\n\t\t\t[B(PXI_Star)]\t= I(6),\n\t\t\t[B(NI_AI_STOP)]\t= I(7),\n\t\t},\n\t\t[B(NI_RTSI_BRD(1))] = {\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(0),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(1),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(2),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(3),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(4),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(5),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(6),\n\t\t\t[B(PXI_Star)]\t= I(6),\n\t\t\t[B(NI_AI_STOP)]\t= I(7),\n\t\t},\n\t\t[B(NI_RTSI_BRD(2))] = {\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(0),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(1),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(2),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(3),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(4),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(5),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(6),\n\t\t\t[B(PXI_Star)]\t= I(6),\n\t\t\t[B(NI_AI_SampleClock)]\t= I(7),\n\t\t},\n\t\t[B(NI_RTSI_BRD(3))] = {\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(0),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(1),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(2),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(3),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(4),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(5),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(6),\n\t\t\t[B(PXI_Star)]\t= I(6),\n\t\t\t[B(NI_AI_SampleClock)]\t= I(7),\n\t\t},\n\t\t[B(NI_CtrSource(0))] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(NI_CtrInternalOutput(1))]\t= U(19),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_20MHzTimebase)]\t= U(0),\n\t\t\t[B(NI_100kHzTimebase)]\t= U(18),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_CtrSource(1))] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= U(19),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_20MHzTimebase)]\t= U(0),\n\t\t\t[B(NI_100kHzTimebase)]\t= U(18),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_CtrGate(0))] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(1))]\t= I(20),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(21),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(18),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_CtrGate(1))] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(20),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_AI_StartTrigger)]\t= I(21),\n\t\t\t[B(NI_AI_ReferenceTrigger)]\t= I(18),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_CtrOut(0))] = {\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(1),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(2),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(3),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(4),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(5),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(6),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(7),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(0),\n\t\t\t[B(PXI_Star)]\t= I(7),\n\t\t},\n\t\t[B(NI_CtrOut(1))] = {\n\t\t\t[B(NI_CtrInternalOutput(1))]\t= I(0),\n\t\t},\n\t\t[B(NI_AI_SampleClock)] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(19),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_AI_SampleClockTimebase)]\t= I(0),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_AI_SampleClockTimebase)] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_20MHzTimebase)]\t= U(0),\n\t\t\t[B(NI_100kHzTimebase)]\t= U(19),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_AI_StartTrigger)] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(18),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_AI_ReferenceTrigger)] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_AI_ConvertClock)] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(19),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_AI_ConvertClockTimebase)]\t= I(0),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_AI_ConvertClockTimebase)] = {\n\t\t\t \n\t\t\t[B(NI_AI_SampleClockTimebase)]\t= U(0),\n\t\t\t[B(NI_20MHzTimebase)]\t= U(1),\n\t\t},\n\t\t[B(NI_AI_PauseTrigger)] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_AO_SampleClock)] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(NI_CtrInternalOutput(1))]\t= I(19),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t[B(NI_AO_SampleClockTimebase)]\t= I(0),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_AO_SampleClockTimebase)] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_20MHzTimebase)]\t= U(0),\n\t\t\t[B(NI_100kHzTimebase)]\t= U(19),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_AO_StartTrigger)] = {\n\t\t\t[B(NI_PFI(0))]\t= I(1),\n\t\t\t[B(NI_PFI(1))]\t= I(2),\n\t\t\t[B(NI_PFI(2))]\t= I(3),\n\t\t\t[B(NI_PFI(3))]\t= I(4),\n\t\t\t[B(NI_PFI(4))]\t= I(5),\n\t\t\t[B(NI_PFI(5))]\t= I(6),\n\t\t\t[B(NI_PFI(6))]\t= I(7),\n\t\t\t[B(NI_PFI(7))]\t= I(8),\n\t\t\t[B(NI_PFI(8))]\t= I(9),\n\t\t\t[B(NI_PFI(9))]\t= I(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= I(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= I(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= I(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= I(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= I(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= I(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= I(17),\n\t\t\t[B(PXI_Star)]\t= I(17),\n\t\t\t \n\t\t\t[B(NI_AI_StartTrigger)]\t= I(18),\n\t\t\t[B(NI_LogicLow)]\t= I(31),\n\t\t},\n\t\t[B(NI_AO_PauseTrigger)] = {\n\t\t\t \n\t\t\t[B(NI_PFI(0))]\t= U(1),\n\t\t\t[B(NI_PFI(1))]\t= U(2),\n\t\t\t[B(NI_PFI(2))]\t= U(3),\n\t\t\t[B(NI_PFI(3))]\t= U(4),\n\t\t\t[B(NI_PFI(4))]\t= U(5),\n\t\t\t[B(NI_PFI(5))]\t= U(6),\n\t\t\t[B(NI_PFI(6))]\t= U(7),\n\t\t\t[B(NI_PFI(7))]\t= U(8),\n\t\t\t[B(NI_PFI(8))]\t= U(9),\n\t\t\t[B(NI_PFI(9))]\t= U(10),\n\t\t\t[B(TRIGGER_LINE(0))]\t= U(11),\n\t\t\t[B(TRIGGER_LINE(1))]\t= U(12),\n\t\t\t[B(TRIGGER_LINE(2))]\t= U(13),\n\t\t\t[B(TRIGGER_LINE(3))]\t= U(14),\n\t\t\t[B(TRIGGER_LINE(4))]\t= U(15),\n\t\t\t[B(TRIGGER_LINE(5))]\t= U(16),\n\t\t\t[B(TRIGGER_LINE(6))]\t= U(17),\n\t\t\t[B(PXI_Star)]\t= U(17),\n\t\t\t[B(NI_LogicLow)]\t= U(31),\n\t\t},\n\t\t[B(NI_MasterTimebase)] = {\n\t\t\t \n\t\t\t[B(TRIGGER_LINE(7))]\t= U(1),\n\t\t\t[B(PXI_Star)]\t= U(2),\n\t\t\t[B(PXI_Clk10)]\t= U(3),\n\t\t\t[B(NI_10MHzRefClock)]\t= U(0),\n\t\t},\n\t\t \n\t\t[B(NI_RGOUT0)] = {\n\t\t\t[B(NI_CtrInternalOutput(0))]\t= I(0),\n\t\t\t[B(NI_CtrOut(0))]\t= I(1),\n\t\t},\n\t},\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}