****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Thu May 19 12:02:24 2022
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Thu May 19 12:02:24 2022
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 20
	-sort_by slack
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Thu May 19 12:02:24 2022
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Thu May 19 12:02:24 2022
****************************************


  Startpoint: G2_Datapath/A5/dout_reg_1_
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: G2_Datapath/g2/Z_reg_7_
               (rising edge-triggered flip-flop clocked by clock)
  Path Group: CLOCK
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  G2_Datapath/A5/dout_reg_1_/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       2.00 r
  G2_Datapath/A5/dout_reg_1_/Q (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.05       2.05 r
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa0/h1/U1/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       2.08 r
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa0/h1/U2/X (SAEDHVT14_OA21B_1)
                                                          0.01       2.09 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa0/U2/X (SAEDHVT14_OR2_0P5)
                                                          0.02       2.11 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa1/h2/U1/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       2.12 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa1/U1/X (SAEDHVT14_OR2_0P5)
                                                          0.02       2.14 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa2/h2/U1/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       2.15 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa2/U1/X (SAEDHVT14_OR2_0P5)
                                                          0.02       2.17 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa3/h2/U1/X (SAEDHVT14_AN2_MM_0P5)
                                                          0.02       2.19 f
  G2_Datapath/add_top/add1/csa_slice1/rca2/fa3/U1/X (SAEDHVT14_OR2_0P5)
                                                          0.01       2.20 f
  G2_Datapath/add_top/add1/csa_slice1/mc0/U1/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.02       2.23 f
  G2_Datapath/add_top/add1/csa_slice2/ms0/U1/X (SAEDHVT14_MUX2_U_0P5)
                                                          0.03       2.25 r
  G2_Datapath/g2/U6/X (SAEDHVT14_OA221_U_0P5)             0.02       2.28 r
  G2_Datapath/g2/Z_reg_7_/D (SAEDHVT14_FDP_V2LP_0P5)      0.01       2.28 r
  data arrival time                                                  2.28

  clock clock (rise edge)                                10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock reconvergence pessimism                           0.00      12.00
  clock uncertainty                                      -0.15      11.85
  G2_Datapath/g2/Z_reg_7_/CK (SAEDHVT14_FDP_V2LP_0P5)               11.85 r
  library setup time                                     -0.00      11.85
  data required time                                                11.85
  ------------------------------------------------------------------------------
  data required time                                                11.85
  data arrival time                                                 -2.28
  ------------------------------------------------------------------------------
  slack (MET)                                                        9.56


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : simple_processor_Top
Version: O-2018.06-SP4
Date   : Thu May 19 12:02:24 2022
****************************************


  Startpoint: G2_Datapath/Reg4/dout_reg_0_
               (rising edge-triggered flip-flop clocked by clock)
  Endpoint: G2_Datapath/Reg4/dout_reg_0_
               (rising edge-triggered flip-flop clocked by clock)
  Path Group: CLOCK
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  G2_Datapath/Reg4/dout_reg_0_/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       2.00 r
  G2_Datapath/Reg4/dout_reg_0_/Q (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.05       2.05 f
  G2_Datapath/Reg4/U9/X (SAEDHVT14_AO32_U_0P5)            0.02       2.07 f
  G2_Datapath/Reg4/dout_reg_0_/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01       2.07 f
  data arrival time                                                  2.07

  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock reconvergence pessimism                           0.00       2.00
  clock uncertainty                                       0.15       2.15
  G2_Datapath/Reg4/dout_reg_0_/CK (SAEDHVT14_FDP_V2LP_0P5)           2.15 r
  library hold time                                       0.02       2.17
  data required time                                                 2.17
  ------------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
