library ieee;
use ieee.std_logic_1164.std_logic;

entity ex2 is
	port(
		led0, led1, led2, led3 : out std_logic;
		sw0 : in std_logic;
		btn0 : in std_logic
	);
end ex2;
	
architecture test of ex2 is
	signal state, next_state : std_logic;
	
begin

process (btn0)
	begin
	
		if rising_edge(btn0)
			state <= not next_state
		end if;
	end process;

end test;