Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 16:16:10 2023
| Host         : danielA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file daphne1_control_sets_placed.rpt
| Design       : daphne1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   212 |
|    Minimum number of control sets                        |   212 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   544 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   212 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |    15 |
| >= 16              |    58 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             396 |          173 |
| No           | No                    | Yes                    |              64 |           20 |
| No           | Yes                   | No                     |            3141 |         1083 |
| Yes          | No                    | No                     |            1688 |          560 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |             929 |          276 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                             |                                                                               Enable Signal                                                                              |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                             |                1 |              1 |         1.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |         1.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0                                               | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[6]_i_1_n_0                                  |                1 |              2 |         2.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                         | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[4]_i_1_n_0                            |                1 |              2 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk100                                                                           |                                                                                                                                                                          |                                                                                                                                                             |                1 |              2 |         2.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                   |                1 |              2 |         2.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[5]_i_1_n_0                                         |                                                                                                                                                             |                2 |              3 |         1.50 |
|  SYS_TIMING_ENPT/CLK                                                                                  |                                                                                                                                                                          |                                                                                                                                                             |                3 |              3 |         1.00 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        | AFE0_ST_CH_0/FIFO_INST_COM/MEMORY_CTRL_COM/RESET_COM/p_0_in                                                                                                              | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                           | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/tx_mii_select_sync[1]                                                                       |                2 |              4 |         2.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                              | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                2 |              4 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0_i_1_n_0                                               |                                                                                                                                                             |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0_i_1_n_0                                                 |                                                                                                                                                             |                1 |              4 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_256_383_0_0_i_1_n_0                                               |                                                                                                                                                             |                1 |              4 |         4.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_next                                                           |                                                                                                                                                             |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_2_n_0                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_1                                    |                2 |              4 |         2.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                                                             | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                    | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                2 |              4 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_384_511_0_0_i_1_n_0                                               |                                                                                                                                                             |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/CLK                                                                                  | AFE0_ST_CH_0/FIFO_INST_COM/MEMORY_CTRL_COM/RESET_COM/p_2_in                                                                                                              | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_tx_inst/ptr_reg[3]_i_1__1_n_0                                                                                                     | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                2 |              4 |         2.00 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        | AFE0_CH_0/DATA_COM/FSM_INST/FSM_FRAME/FSM_onehot_State[3]_i_1_n_0                                                                                                        | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0   |                1 |              4 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                3 |              4 |         1.33 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              4 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/CODE_GRP[7]_i_1_n_0                |                1 |              4 |         4.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0                                               |                                                                                                                                                             |                3 |              5 |         1.67 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                1 |              5 |         5.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                  |                1 |              5 |         5.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |         5.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |         5.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              5 |         5.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                           |                1 |              5 |         5.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg[4]_i_2__0_n_0                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/SR[0]                                                                                                        |                2 |              5 |         2.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_next                                                                     | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_ptr_reg[5]_i_1__0_n_0                                           |                1 |              5 |         5.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/ptr_reg[4]_i_1_n_0                                                             | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                1 |              5 |         5.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                           |                                                                                                                                                             |                4 |              5 |         1.25 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                              |                5 |              5 |         1.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_CONFIG_INT_i_1__0_n_0                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                2 |              5 |         2.50 |
| ~AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        |                                                                                                                                                                          |                                                                                                                                                             |                3 |              6 |         2.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                2 |              6 |         3.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                     |                3 |              7 |         2.33 |
|  SYS_TIMING_ENPT/CLK                                                                                  |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                2 |              7 |         3.50 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count                                                                | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              7 |         3.50 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                                    | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                          |                3 |              7 |         2.33 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                            | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                     |                2 |              7 |         3.50 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sel                                                                            | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt0_0                                                  |                3 |              7 |         2.33 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count                                                                | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              7 |         3.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[23]_i_1_n_0                                                                                             |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[7]_i_1_n_0                                                       |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[15]_i_1_n_0                                                    |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[7]_i_1_n_0                                                       |                                                                                                                                                             |                2 |              8 |         4.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                    |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_type_reg[7]_i_1_n_0                                                                                                 |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[31]_i_1_n_0                                                      |                                                                                                                                                             |                5 |              8 |         1.60 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg[7]_i_1_n_0                                                     |                                                                                                                                                             |                3 |              8 |         2.67 |
| ~AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        | reset_n_IBUF                                                                                                                                                             |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[23]_i_1_n_0                                                      |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_protocol                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[39]_i_1_n_0                                                      |                                                                                                                                                             |                5 |              8 |         1.60 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[31]_i_1_n_0                                                      |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[39]_i_1_n_0                                                                                             |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_type_reg[15]_i_1_n_0                                                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[31]_i_1_n_0                                                                                             |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[31]_i_1_n_0                                                      |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[7]_i_1_n_0                                                     |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[7]_i_1_n_0                                                                                              |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[15]_i_1_n_0                                                                                             |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_src_mac_reg[47]_i_1__0_n_0                                                                                          |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_last_word                                                                                  |                                                                                                                                                             |                5 |              8 |         1.60 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_1                                                                               |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_length_0                                                                               |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_0                                                                            |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/store_udp_dest_port_1                                                                            |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_last_word                                                                                  |                                                                                                                                                             |                5 |              8 |         1.60 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/E[0]                                                                                                                   | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                7 |              8 |         1.14 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                         |                                                                                                                                                             |                2 |              8 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                          |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count[7]_i_1_n_0                                                                                                 |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                  | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                     | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[23]_i_1_n_0                                                      |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_1                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_version_ihl                                                             |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_last_word                                                                  |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/store_ip_length_0                                                                |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_last_word                                                                  |                                                                                                                                                             |                5 |              8 |         1.60 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[31]_i_1_n_0                                                      |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[15]_i_1_n_0                                                     |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[7]_i_1_n_0                                                       |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[15]_i_1_n_0                                                      |                                                                                                                                                             |                4 |              8 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[47]_i_1_n_0                                                      |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[23]_i_1_n_0                                                      |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_spa_reg[23]_i_1_n_0                                                      |                                                                                                                                                             |                6 |              8 |         1.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg[7]_i_1_n_0                                                      |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_ptype_reg[15]_i_1_n_0                                                    |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[15]_i_1_n_0                                                      |                                                                                                                                                             |                7 |              8 |         1.14 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_sha_reg[47]_i_1_n_0                                                      |                                                                                                                                                             |                7 |              8 |         1.14 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[15]_i_1_n_0                                                      |                                                                                                                                                             |                3 |              8 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[39]_i_1_n_0                                                      |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tha_reg[7]_i_1_n_0                                                       |                                                                                                                                                             |                1 |              8 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_tpa_reg[15]_i_1_n_0                                                      |                                                                                                                                                             |                2 |              8 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_1[0]                                        |                                                                                                                                                             |                2 |              9 |         4.50 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                               |                2 |              9 |         4.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/wr_ptr_reg[8]_i_1_n_0                                                           | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                3 |              9 |         3.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tready_int_reg_reg_0[0]                                    |                                                                                                                                                             |                2 |              9 |         4.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/rx_speed_count_2                                                                            |                3 |              9 |         3.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/store_eth_payload_int_to_temp                                                                                             |                                                                                                                                                             |                4 |             10 |         2.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg[7]_i_1_n_0                                                          |                                                                                                                                                             |                6 |             10 |         1.67 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_onehot_state_reg[7]_i_1_n_0                                        | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                     |                5 |             10 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/temp_m_udp_payload_axis_tvalid_next29_out                                                        |                                                                                                                                                             |                5 |             10 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/m_eth_payload_axis_tvalid_reg_reg_0[0]                                        |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/temp_m_ip_payload_axis_tvalid_next59_out                                         |                                                                                                                                                             |                5 |             10 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_tx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0                                                        |                                                                                                                                                             |                4 |             10 |         2.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/temp_m_eth_payload_axis_tvalid_next0_out                                               |                                                                                                                                                             |                2 |             10 |         5.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tready_int_reg_reg[0]                                                                                |                                                                                                                                                             |                3 |             10 |         3.33 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        |                                                                                                                                                                          | AFE0_ST_CH_0/FSM_CTRL_COM/samples_counted_wr[9]_i_1_n_0                                                                                                     |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_arb_mux_inst/m_ip_payload_axis_tuser_reg                                                                              |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/CLK                                                                                  |                                                                                                                                                                          | AFE0_ST_CH_0/FSM_CTRL_COM/samples_counted_rd[9]_i_1_n_0                                                                                                     |                3 |             10 |         3.33 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_arb_mux_inst/arb_inst/E[0]                                                                                            |                                                                                                                                                             |                4 |             10 |         2.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg[7]_i_1__2_n_0                                                                                |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_arb_mux_inst/temp_m_ip_payload_axis_tvalid_next0_out                                                                  |                                                                                                                                                             |                4 |             10 |         2.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/E[0]                                                                                                        |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_payload_axis_tdata_reg[7]_i_1__0_n_0                                        |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0                                             |                                                                                                                                                             |                5 |             10 |         2.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/E[0]                                                                          |                                                                                                                                                             |                3 |             10 |         3.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/p_0_in                                                                       | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                3 |             12 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                                    | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/eqOp                                                                                             | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_COM/MUX_Out/clk                                                            |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                8 |             12 |         1.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_4                                                 | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                4 |             13 |         3.25 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_next                                                                     | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/hdr_sum_reg[15]_i_1_n_0                                             |                4 |             13 |         3.25 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER[12]_i_1_n_0 | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                3 |             13 |         4.33 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk                                                       | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                   |                4 |             13 |         3.25 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0           |                4 |             13 |         3.25 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[13]_i_1_n_0                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_0                                                                            |                2 |             14 |         7.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                4 |             14 |         3.50 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                     | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                     |                5 |             14 |         2.80 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/p_0_in                                                                                           | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                4 |             14 |         3.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                     | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                6 |             14 |         2.33 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | AFE0_ST_CH_0/FIFO_INST_COM/p_0_in                                                                                                                                        | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                4 |             14 |         3.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[13]_i_1_n_0                                                                               | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_0                                                                            |                5 |             14 |         2.80 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[13]_i_1__0_n_0                                                                            | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/SR[0]                                                                      |                2 |             14 |         7.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[13]_i_1__0_n_0                                                                       | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/SR[0]                                                                      |                3 |             14 |         4.67 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                 |                4 |             15 |         3.75 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                 |                3 |             15 |         5.00 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                5 |             15 |         3.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/state_reg_reg[1]                                                             | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg[15]_i_1_n_0                                                    |                4 |             15 |         3.75 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/word_count_reg[15]_i_1_n_0                                                       |                                                                                                                                                             |                5 |             15 |         3.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT                 | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                3 |             15 |         5.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                     |                                                                                                                                                             |                4 |             16 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                4 |             16 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next16_out                                                     |                                                                                                                                                             |                5 |             16 |         3.20 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/word_count_next                                                                  |                                                                                                                                                             |                6 |             16 |         2.67 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/cache_query_request_ip_next                                                                    | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/cache_query_request_ip_reg[15]_i_1_n_0                                            |                5 |             16 |         3.20 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_rx_inst/word_count_next_0                                                                                |                                                                                                                                                             |                4 |             16 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_tx_inst/word_count_next                                                                                  |                                                                                                                                                             |                4 |             16 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                                   | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]              |                4 |             16 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[5]_i_1_n_0                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_ptr_reg[0]_i_1_n_0                                              |                5 |             17 |         3.40 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk                                                       | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                   | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                                             |                5 |             17 |         3.40 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/gtrefclk_bufg                                                 |                                                                                                                                                                          |                                                                                                                                                             |                5 |             18 |         3.60 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                     |                4 |             18 |         4.50 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |               10 |             19 |         1.90 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                                                    |                5 |             19 |         3.80 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                5 |             20 |         4.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                                   | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                8 |             22 |         2.75 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[10]_i_1_n_0                                                   | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                7 |             23 |         3.29 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_operation_reg                                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_operation_reg_reg_1                                    |                5 |             23 |         4.60 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 |                                                                                                                                                                          |                                                                                                                                                             |               11 |             24 |         2.18 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                           | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                8 |             26 |         3.25 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg__0                                                                                               | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/SR[0]                                                                      |                5 |             27 |         5.40 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/rx_udp_payload_fifo/empty_carry__0_n_6                                                                                                     | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                8 |             27 |         3.38 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                                                               | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_0                                                                            |                7 |             27 |         3.86 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_htype_reg_reg[10]_0                                                      |                                                                                                                                                             |                6 |             27 |         4.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/tx_udp_payload_fifo/rd_ptr_reg_rep[12]_i_1__0_n_0                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |                8 |             27 |         3.38 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/E[0]                                                                         |                                                                                                                                                             |               14 |             32 |         2.29 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count                                                            |                                                                                                                                                             |                8 |             32 |         4.00 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc3_out                                                        | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/reset_crc4_out                                            |               10 |             32 |         3.20 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                              | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/reset_crc7_out                                            |                9 |             32 |         3.56 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/E[0]                                                                            |                                                                                                                                                             |               10 |             35 |         3.50 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                     |               10 |             36 |         3.60 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                            |                                                                                                                                                             |               12 |             36 |         3.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               14 |             40 |         2.86 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2__0_n_0                                                                               | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0                                                                              |               11 |             41 |         3.73 |
|  ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0 | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                  | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clear                                                                      |               10 |             41 |         4.10 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |               15 |             45 |         3.00 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          | ETH_MOD/ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |               18 |             46 |         2.56 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           |                                                                                                                                                                          | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_mac_reg[47]_i_1_n_0                                                  |               12 |             48 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/outgoing_eth_dest_mac_next                                                                      |                                                                                                                                                             |               12 |             48 |         4.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/store_eth_hdr                                                                  |                                                                                                                                                             |               14 |             49 |         3.50 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_axis_tx_inst/store_eth_hdr                                                                                                             |                                                                                                                                                             |               13 |             50 |         3.85 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/arb_inst/frame_reg0                                                                    |                                                                                                                                                             |               14 |             50 |         3.57 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           |                                                                                                                                                                          |                                                                                                                                                             |               34 |             52 |         1.53 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_arb_mux_inst/arb_inst/grant_valid_reg_reg_1[0]                                                                        |                                                                                                                                                             |               24 |             55 |         2.29 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        |                                                                                                                                                                          |                                                                                                                                                             |               20 |             67 |         3.35 |
|  SYS_TIMING_ENPT/independent_clock_bufg                                                               |                                                                                                                                                                          |                                                                                                                                                             |               21 |             75 |         3.57 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_write                                                                     |                                                                                                                                                             |               23 |             80 |         3.48 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk                                                       |                                                                                                                                                                          |                                                                                                                                                             |               25 |             80 |         3.20 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/E[0]                                                                           |                                                                                                                                                             |               25 |             80 |         3.20 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/m_udp_length_reg[15]_i_1_n_0                                                              |                                                                                                                                                             |               16 |             86 |         5.38 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/m_arp_oper_reg_reg[1]_0[0]                                                     | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_arp_tha_next                                              |               30 |             99 |         3.30 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_ip_tx_inst/store_udp_hdr                                                                                    |                                                                                                                                                             |               39 |            102 |         2.62 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/store_ip_hdr                                                                     |                                                                                                                                                             |               39 |            104 |         2.67 |
|  ETH_MOD/ETH_PHY_COM/U0/core_clocking_i/userclk2                                                      |                                                                                                                                                                          |                                                                                                                                                             |               51 |            127 |         2.49 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/udp_inst/udp_checksum_gen_inst/header_fifo_write0_out                                                                    |                                                                                                                                                             |               16 |            128 |         8.00 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           | ETH_MOD/ETH_MAC_UDP_STACK_COM/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_tx_inst/store_frame                                                                    |                                                                                                                                                             |               42 |            132 |         3.14 |
|  SYS_TIMING_ENPT/sys_clk125                                                                           |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |               66 |            155 |         2.35 |
|  AFE0_CH_0/CLK_COM/MUX_CLK_DIV_COM/MUX_Out/BUFGMUX_CTRL_inst_0                                        |                                                                                                                                                                          | AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n                                                                                                                   |              889 |           2594 |         2.92 |
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


