
*** Running vivado
    with args -log sub_spi_synchronizer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_spi_synchronizer_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sub_spi_synchronizer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.496 ; gain = 17.836 ; free physical = 8003 ; free virtual = 12926
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: sub_spi_synchronizer_0_0
Command: synth_design -top sub_spi_synchronizer_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5901
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.961 ; gain = 408.684 ; free physical = 5264 ; free virtual = 10192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sub_spi_synchronizer_0_0' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_synchronizer_0_0/synth/sub_spi_synchronizer_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/synchronizer.vhd:41]
	Parameter n_flipflops bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.srcs/sources_1/new/synchronizer.vhd:41]
INFO: [Synth 8-6155] done synthesizing module 'sub_spi_synchronizer_0_0' (0#1) [/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.gen/sources_1/bd/sub_spi/ip/sub_spi_synchronizer_0_0/synth/sub_spi_synchronizer_0_0.v:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.898 ; gain = 482.621 ; free physical = 4881 ; free virtual = 9814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.711 ; gain = 500.434 ; free physical = 4876 ; free virtual = 9809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1802.715 ; gain = 508.438 ; free physical = 4876 ; free virtual = 9809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.621 ; gain = 517.344 ; free physical = 4861 ; free virtual = 9798
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4313 ; free virtual = 9273
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4294 ; free virtual = 9255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4282 ; free virtual = 9244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |     3|
|2     |  inst   |synchronizer |     3|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4263 ; free virtual = 9225
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.965 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1939.973 ; gain = 645.688 ; free physical = 4264 ; free virtual = 9225
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.902 ; gain = 0.000 ; free physical = 4509 ; free virtual = 9474
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.496 ; gain = 0.000 ; free physical = 5147 ; free virtual = 10126
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 206522e7
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2034.531 ; gain = 743.223 ; free physical = 5122 ; free virtual = 10102
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1440.656; main = 1209.368; forked = 354.013
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2963.391; main = 2034.500; forked = 1023.422
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.477 ; gain = 0.000 ; free physical = 4310 ; free virtual = 9312
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_synchronizer_0_0_synth_1/sub_spi_synchronizer_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.492 ; gain = 328.961 ; free physical = 4296 ; free virtual = 9298
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sub_spi_synchronizer_0_0, cache-ID = 78bf0c5075fccdb3
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.504 ; gain = 0.000 ; free physical = 4301 ; free virtual = 9303
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/Semester4/FPGA/Assignment_3/SPI_sub/SPI_sub.runs/sub_spi_synchronizer_0_0_synth_1/sub_spi_synchronizer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sub_spi_synchronizer_0_0_utilization_synth.rpt -pb sub_spi_synchronizer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 09:27:02 2024...
