Initializing gui preferences from file  /home/DREXEL/ekw47/.synopsys_icc_prefs.tcl
icc_shell> 
icc_shell> lappend search_path /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models ./iscas_benchmarks ./scripts /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set link_library  "* saed90nm_max.db saed90nm_min.db saed90nm_typ.db"
* saed90nm_max.db saed90nm_min.db saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> set target_library "saed90nm_typ.db"
saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> set mw_logic0_net VSS
VSS
icc_shell> 
icc_shell> 
icc_shell> set mw_logic1_net VDD
VDD
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_tlu_plus_files -max_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus -min_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus -tech2itf_map /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/tech2itf.map
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_mw_lib -technology /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/astroTechFile.tf  -mw_reference_library /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm/ fpu_design.mw
Error: Library 'fpu_design.mw' already exists. (MWUI-004)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> open_mw_lib fpu_design.mw/
{fpu_design.mw}
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> import_designs "./work/fpu.ddc" -format ddc -top "fpu" -cel "fpu"
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db'
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc'.
Loaded 11 designs.
Current design is 'fpu'.
Current design is 'fpu'.

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc, etc
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu. (UIG-5)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_floorplan -core_utilization 0.5 -start_first_row -left_io2core 5.0 -bottom_io2core 5.0 -right_io2core 5.0 -top_io2core 5.0
There are 290 pins in total
Start to create wire tracks ...
GRC reference (2120,2120), dimensions (2880, 2880)
Number of terminals created: 290.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
fpu               290
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.501
        Number Of Rows = 342
        Core Width = 987.2
        Core Height = 984.96
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 49516 power ports and 49516 ground ports
1
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 4 tie highs and 67 tie lows
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VSS} -left_offset 0.5 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
49516 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      246M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VDD} -left_offset 1.8 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Warning: wire dropped due to DRC problems, ((0.540, 0.540) (1.540, 994.420)) (Net: VDD) (wire on layer: M6 [16]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      246M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VDD} -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
49516 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      253M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VSS} -layer M6 -direction vertical -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      253M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_fp_placement -timing_driven -no_hierarchy_gravity
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  18 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 49516 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 51273
Num     zero wt nets = 0
A net with highest fanout (496) is fpu_div/fpu_div_frac_dp/n3923
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_max.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Loading db file '/opt/synopsys/2016/icc/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

51274 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:15
Elapsed time for rc extraction =    0:00:17
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          3.21
  Critical Path Slack:          -1.28
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -734.14
  No. of Violating Paths:     1375.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3032
  Leaf Cell Count:              49516
  Buf/Inv Cell Count:            7869
  Buf Cell Count:                2542
  Inv Cell Count:                5327
  CT Buf/Inv Cell Count:            8
  Combinational Cell Count:     42329
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       315705.14
  Noncombinational Area:    171789.00
  Buf/Inv Area:              43520.72
  Total Buffer Area:         14056.24
  Total Inverter Area:       29464.47
  Macro/Black Box Area:          0.00
  Net Area:                  67053.55
  Net XLength        :     1393324.12
  Net YLength        :     1355109.88
  -----------------------------------
  Cell Area:                487494.15
  Design Area:              554547.70
  Net Length        :      2748434.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         51379
  Nets With Violations:           651
  Max Trans Violations:           335
  Max Cap Violations:             644
  -----------------------------------

CPU time for timing report =    0:00:02
Elapsed time for timing report =    0:00:02
Info: worst slack in the design is -1.282327
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:01
Timing weight calculated.
CPU time for freeing timing design =    0:00:03
Elapsed time for freeing timing design =    0:00:04
Number of plan group pins = 0
net weight set.
51273 timing weight set.
max net weight: 7.718699
min net weight: 0.593746
0 net set to minimum weight 0.593746.
  26 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : fpu
Version    : L-2016.03-SP5-1
Date       : Mon Mar  6 16:05:49 2017
*********************************************

Total wirelength: 2468610.41
Number of 100x100 tracks cell density regions: 900
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 54.53% (at 641 386 673 418)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:05:50 2017
****************************************
Std cell utilization: 50.14%  (528965/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 50.14%  (528965/(1055070-0))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        528965   sites, (non-fixed:528965 fixed:0)
                      49516    cells, (non-fixed:49516  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  4.74 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:05:50 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 49516 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.6 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.6 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.6 sec)
Legalization complete (6 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:05:56 2017
****************************************

avg cell displacement:    0.781 um ( 0.27 row height)
max cell displacement:    2.234 um ( 0.78 row height)
std deviation:            0.409 um ( 0.14 row height)
number of cell moved:     49516 cells (out of 49516 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_power_options -leakage true
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> place-opt -congestion -area_recovery -effort low
Error: unknown command 'place-opt' (CMD-005)
icc_shell> 
icc_shell> 
icc_shell> place_opt -effort low -area_recovery -power
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...14%...29%...43%...57%...71%...86%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Collecting Buffer Trees ... Found 690

 Processing Buffer Trees ... 

    [69]  10% ...
    [138]  20% ...
    [207]  30% ...
    [276]  40% ...
    [345]  50% ...
    [414]  60% ...
    [483]  70% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[36]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[36]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[31]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[31]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[32]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[32]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[9]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[9]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[5]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[5]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[3]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[3]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[4]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[4]'. (PSYN-850)
    [552]  80% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[6]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[6]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[10]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[10]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN12' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[12]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN12' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[12]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN13' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[13]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN13' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[13]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN14' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[27]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN14' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[27]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN15' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[28]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN15' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[28]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN16' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[29]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN16' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[29]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN17' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[30]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN17' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[30]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN18' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[33]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN18' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[33]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN19' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[34]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN19' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[34]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN20' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[35]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN20' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[35]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN21' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[47]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN21' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[47]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN22' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN22' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN23' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[50]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN23' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[50]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN24' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN24' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN25' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[52]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN25' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[52]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN26' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[7]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN26' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[7]'. (PSYN-850)
    [621]  90% ...
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN0' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/m6stg_step'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN1' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/m1stg_dblop'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN0' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/sehold'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN1' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/sehold'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN2' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN0' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN1' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN0' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN2' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN3' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN3' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN1' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN4' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN0' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN1' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN2' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN5' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN3' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN6' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN4' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN7' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN5' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN8' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN2' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/IN0' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN4' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN1' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/IN9' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN3' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/IN2' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_mul/IN4' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN5' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/IN6' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN3' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN7' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN8' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN5' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN3' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
    [690] 100% ...
    [690] 100% Done ...


Information: Automatic high-fanout synthesis deletes 4506 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 813 new cells. (PSYN-864)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M8
    Derived Maximum Upper Layer   : M9
  ------------------------------------------
  Total 19 nets to be assigned.
  Total 2 nets assigned with min/max constraint.
  Total 2 nets assigned with min/max constraint by tool.


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.84  TNS: 256.76  Number of Violating Paths: 1085

  Nets with DRC Violations: 23
  Total moveable cell area: 472589.1
  Total fixed cell area: 0.0
  Total physical cell area: 472589.1
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05  472589.1      0.84     256.8     400.6                           2040142592.0000
    0:01:06  472780.8      0.84     256.8      51.0                           2040472064.0000
    0:01:06  472828.7      0.84     256.8       0.0                           2040576128.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:07  472828.7      0.84     256.8       0.0                           2040576128.0000
    0:01:08  473075.7      0.04       0.2       0.0 fpu_add/fpu_add_frac_dp/i_a2stg_frac1/q_reg[25]/D 2042791424.0000
    0:01:08  473083.1      0.00       0.0       0.0                           2042831360.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08  473083.1      0.00       0.0       0.0                           2042831360.0000
    0:01:09  473083.1      0.00       0.0       0.0                           2042831360.0000
    0:01:14  468727.6      0.00       0.0       0.0                           2030475648.0000
    0:01:15  468727.6      0.00       0.0       0.0                           2030475648.0000
    0:01:15  468727.6      0.00       0.0       0.0                           2030475648.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 468727.6
  Total fixed cell area: 0.0
  Total physical cell area: 468727.6
  Core area: (5000 5000 992200 989960)


  No hold constraints



Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...60%...70%...80%...90%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:05 2017
****************************************
Std cell utilization: 48.21%  (508602/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 48.21%  (508602/(1055070-0))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        508602   sites, (non-fixed:508602 fixed:0)
                      45271    cells, (non-fixed:45271  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:05 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 45271 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.5 sec)
Legalization complete (6 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:11 2017
****************************************

avg cell displacement:    0.778 um ( 0.27 row height)
max cell displacement:    2.821 um ( 0.98 row height)
std deviation:            0.411 um ( 0.14 row height)
number of cell moved:     45271 cells (out of 45271 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 468727.6
  Total fixed cell area: 0.0
  Total physical cell area: 468727.6
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:17  468727.6      0.00       0.0       6.8                           2030475648.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:02:18  468736.8      0.00       0.0       0.0                           2030514560.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:25 2017
****************************************
Std cell utilization: 48.21%  (508612/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 48.21%  (508612/(1055070-0))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        508612   sites, (non-fixed:508612 fixed:0)
                      45271    cells, (non-fixed:45271  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       64 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:25 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:25 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 468736.8
  Total fixed cell area: 0.0
  Total physical cell area: 468736.8
  Core area: (5000 5000 992200 989960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(997200,994960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(997200,994960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 468736.8
  Total fixed cell area: 0.0
  Total physical cell area: 468736.8
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:31  468736.8      0.00       0.0       0.0                           2030514560.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:32  468736.8      0.00       0.0       0.0                           2030514560.0000
    0:02:32  468736.8      0.00       0.0       0.0                           2030514560.0000
    0:02:37  466155.4      0.14       1.5       0.0                           2010783232.0000
    0:02:37  466155.4      0.14       1.5       0.0                           2010783232.0000
    0:02:37  466179.4      0.00       0.0       0.0                           2011091072.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:37  466179.4      0.00       0.0       0.0                           2011091072.0000
    0:02:37  466179.4      0.00       0.0       0.0                           2011091072.0000
    0:02:40  466098.3      0.00       0.0       0.0                           2010594816.0000
    0:02:40  466098.3      0.00       0.0       0.0                           2010594816.0000
    0:02:40  466098.3      0.00       0.0       0.0                           2010594816.0000
    0:02:40  466098.3      0.00       0.0       0.0                           2010594816.0000
    0:02:40  466098.3      0.00       0.0       0.0                           2010594816.0000
    0:02:41  466049.4      0.00       0.0       0.0                           2010164480.0000
    0:02:41  466049.4      0.00       0.0       0.0                           2010164480.0000
    0:02:41  466043.0      0.00       0.0       0.0                           2010100480.0000
    0:02:41  466043.0      0.00       0.0       0.0                           2010100480.0000
    0:02:41  466050.4      0.00       0.0       0.0                           2010216576.0000
    0:02:41  466050.4      0.00       0.0       0.0                           2010216576.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:47 2017
****************************************
Std cell utilization: 47.93%  (505697/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 47.93%  (505697/(1055070-0))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        505697   sites, (non-fixed:505697 fixed:0)
                      45231    cells, (non-fixed:45231  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       51 
Avg. std cell width:  4.72 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:47 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 22 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (1 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:08:49 2017
****************************************

avg cell displacement:    0.717 um ( 0.25 row height)
max cell displacement:    1.607 um ( 0.56 row height)
std deviation:            0.319 um ( 0.11 row height)
number of cell moved:        28 cells (out of 45231 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 466050.4
  Total fixed cell area: 0.0
  Total physical cell area: 466050.4
  Core area: (5000 5000 992200 989960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(997200,994960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(997200,994960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 3
  Total moveable cell area: 466050.4
  Total fixed cell area: 0.0
  Total physical cell area: 466050.4
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:57  466050.4      0.00       0.0       0.5                           2010216576.0000
    0:02:57  466055.0      0.00       0.0       0.0                           2010373248.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:57  466055.0      0.00       0.0       0.0                           2010373248.0000
    0:02:58  466055.0      0.00       0.0       0.0                           2010373248.0000
    0:02:59  466073.4      0.00       0.0       0.0                           2009999872.0000
    0:02:59  466073.4      0.00       0.0       0.0                           2009999872.0000
    0:02:59  466073.4      0.00       0.0       0.0                           2009999872.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:09:06 2017
****************************************
Std cell utilization: 47.93%  (505722/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 47.93%  (505722/(1055070-0))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        505722   sites, (non-fixed:505722 fixed:0)
                      45231    cells, (non-fixed:45231  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       50 
Avg. std cell width:  4.75 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:09:06 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:09:06 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 466073.4
  Total fixed cell area: 0.0
  Total physical cell area: 466073.4
  Core area: (5000 5000 992200 989960)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(997200,994960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(997200,994960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> preroute_standard_cells -remove_floating_pieces
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
Prerouting standard cells horizontally: 
 [10.23%]  
 [20.69%]  
 [30.73%]  
 [40.89%]  
 [51.64%]  
 [61.88%]  
 [72.23%]  
 [82.72%]  
 [92.85%]  
 [100.00%] [done] 
WARNING: 19 rail segments removed due to DRC errors
WARNING: 385 rail segments curtailed due to DRC errors
WARNING: 445 floating rail segments removed 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      543M Data =        2M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> clock_opt -only_cts -no_clock_route
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: Design 'fpu' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.1, utilization 0.00
LR: Layer M8: Average tracks per gcell 0.7, utilization 0.25
LR: Layer M9: Average tracks per gcell 0.6, utilization 0.44
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain gclk
Information: Replaced the library cell of fpu_div/U1107 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/U1125 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/U1446 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/U1450 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_add/U2476 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/U2481 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U2321 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_div/fpu_div_frac_dp/U2337 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U2304 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1291 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/i_m4stg_frac/U1292 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U4648 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of fpu_mul/fpu_mul_frac_dp/U4453 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U9222 from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of fpu_add/fpu_add_frac_dp/U9223 from INVX0 to INVX32. (CTS-152)
Information: Replaced the library cell of U3691 from NOR2X0 to NOR2X4. (CTS-152)
Information: Replaced the library cell of U3690 from INVX0 to INVX32. (CTS-152)
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: BA: Net 'gclk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 366.775208
CTS: BA: Max skew at toplevel pins = 366.764191

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 4
CTS: Root clock net gclk
CTS:  clock gate levels = 4
CTS:    clock sink pins = 4552
CTS:    level  4: gates = 15
CTS:    level  3: gates = 1
CTS:    level  2: gates = 1
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net gclk:
CTS:   NBUFFX2
CTS:   INVX32
CTS:   NBUFFX32
CTS:   INVX16
CTS:   NBUFFX8
CTS:   IBUFFX32
CTS: Buffer/Inverter list for DelayInsertion for clock net gclk:
CTS:   INVX32
CTS:   INVX16
CTS:   IBUFFX32
CTS:   INVX8
CTS:   IBUFFX16
CTS:   NBUFFX2
CTS:   INVX4
CTS:   IBUFFX8
CTS:   NBUFFX4
CTS:   NBUFFX32
CTS:   NBUFFX8
CTS:   NBUFFX16
CTS:   INVX2
CTS:   IBUFFX4
CTS:   INVX1
CTS:   INVX0
CTS:   IBUFFX2
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock gclk ... (CTS-103)
Information: Removing clock transition on clock gclk ... (CTS-103)

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n3735
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U9223/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/fpu_add_frac_dp/n9994
CTS:        driving pin = fpu_add/fpu_add_frac_dp/U9222/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.091289

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n5084
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U4453/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/fpu_mul_frac_dp/n2388
CTS:        driving pin = fpu_mul/fpu_mul_frac_dp/U4648/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n3084
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1292/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n3091
CTS:        driving pin = fpu_mul/i_m4stg_frac/U1291/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/i_m4stg_frac/n1049
CTS:        driving pin = fpu_mul/i_m4stg_frac/U2304/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n1494
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U2337/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/fpu_div_frac_dp/n3923
CTS:        driving pin = fpu_div/fpu_div_frac_dp/U2321/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n997
CTS:        driving pin = fpu_add/U2481/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_add/n2593
CTS:        driving pin = fpu_add/U2476/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n606
CTS:        driving pin = fpu_mul/U1450/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_mul/n1535
CTS:        driving pin = fpu_mul/U1446/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n385
CTS:        driving pin = fpu_div/U1125/ZN
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 4 clock tree synthesis
CTS:          clock net = fpu_div/n1151
CTS:        driving pin = fpu_div/U1107/Q
CTS: gate level 4 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 4 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = rclk
CTS:        driving pin = U3691/QN
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = n2629
CTS:        driving pin = U3690/ZN
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
Warning: CTS max_capacitance contstraint 600 is low for clustering; recommend removing it

CTS: gate level 1 clock tree synthesis
CTS:          clock net = gclk
CTS:        driving pin = gclk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     219 buffers used (total size = 3915.88)
CTS:     237 clock nets total capacitance = worst[15568.001 15568.001]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net gclk
CTS:      18 gated clock nets synthesized
CTS:       8 buffer trees inserted
CTS:     219 buffers used (total size = 3915.88)
CTS:     237 clock nets total capacitance = worst[15568.000 15568.000]

CTS: ==================================================
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     2 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: Prepare sources for clock domain gclk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on xunil-03.coe.drexel.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : gclk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain gclk
CTS: Prepare sources for clock domain gclk

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 58.06.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.192908.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.182578
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN3X2.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

    Final pruned inverter set (12 inverters):
        INVX0
        IBUFFX2
        INVX1
        IBUFFX4
        INVX2
        IBUFFX8
        INVX4
        IBUFFX16
        INVX8
        IBUFFX32
        INVX16
        INVX32


Initializing parameters for clock gclk:
Root pin: gclk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock gclk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.072 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns


Starting optimization for clock gclk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns

*****************************************
* Preoptimization report (clock 'gclk') *
*****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.171 0.070 0.171)
    Estimated Insertion Delay (r/f/b) = (0.752 0.750 0.752)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.019 0.009 0.020)
    Estimated Insertion Delay (r/f/b) = (0.055 0.044 0.055)
  Wire capacitance =  7.1 pf
  Total capacitance = 15.9 pf
  Max transition = 0.333 ns
  Cells = 237 (area=4395.110352)
  Buffers = 217 (area=3812.659180)
  Inverters = 10 (area=479.231934)
  Others = 9 (area=103.219200)
  Buffer Types
  ============
    NBUFFX8: 166
    NBUFFX16: 45
    NBUFFX4: 2
    DELLN2X2: 2
    NBUFFX32: 2
  Inverter Types
  ==============
    INVX32: 9
    IBUFFX32: 1
  Other Cells
  ===========
    AND2X4: 8
    NOR2X4: 1

Report DRC violations for clock gclk (initial)
Warning: Max capacitance 192.000000 on lib_cell NBUFFX8 is very constraining.  Your max_transition suggests that 651.792480 would be more appropriate. (CTS-382)
Warning: Max capacitance 384.000000 on lib_cell NBUFFX16 is very constraining.  Your max_transition suggests that 993.176514 would be more appropriate. (CTS-382)
Warning: Max capacitance 96.000000 on lib_cell NBUFFX4 is very constraining.  Your max_transition suggests that 294.700562 would be more appropriate. (CTS-382)
Warning: Max capacitance 768.000000 on lib_cell NBUFFX32 is very constraining.  Your max_transition suggests that 1961.136963 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock gclk (initial)
 Start (0.597, 0.768), End (0.597, 0.768) 

RC optimization for clock 'gclk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'gclk'
Warning: Max capacitance 48.000000 on lib_cell NBUFFX2 is very constraining.  Your max_transition suggests that 319.563599 would be more appropriate. (CTS-382)
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 iteration 1: (0.363294, 0.652859) [1]
 Total 1 cells sized on clock gclk (LP) (corner 1)
 Start (0.290, 0.654), End (0.290, 0.653) 

Detailed optimization for clock 'gclk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Starting optimization pass for clock gclk:
Start path based optimization 
 Start (0.290, 0.654), End (0.290, 0.654) 

 iteration 1: (0.364225, 0.654228) [0]
 Total 1 cells sized on clock gclk (LP) (corner 0)
 Start (0.290, 0.654), End (0.290, 0.654) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.290, 0.654), End (0.290, 0.654) 

 Start (0.290, 0.654), End (0.290, 0.654) 

 Start (0.290, 0.654), End (0.290, 0.654) 

 Start (0.290, 0.654), End (0.290, 0.654) 

 Start (0.290, 0.654), End (0.290, 0.654) 

 iteration 2: (0.349825, 0.654106) [0]
 iteration 3: (0.346471, 0.654106) [0]
 iteration 4: (0.318696, 0.654106) [0]
 iteration 5: (0.307521, 0.654106) [0]
 iteration 6: (0.303629, 0.654106) [0]
 iteration 7: (0.302507, 0.654106) [0]
 iteration 8: (0.294062, 0.654106) [0]
 iteration 9: (0.267455, 0.654106) [0]
 iteration 10: (0.255856, 0.654106) [0]
 iteration 11: (0.250926, 0.654106) [0]
 iteration 12: (0.248914, 0.654106) [0]
 iteration 13: (0.208273, 0.654106) [0]
 iteration 14: (0.192836, 0.654106) [0]
 iteration 15: (0.190661, 0.654106) [0]
 iteration 16: (0.182737, 0.654106) [0]
 iteration 17: (0.170554, 0.654106) [0]
 iteration 18: (0.169993, 0.654106) [0]
 iteration 19: (0.166253, 0.654106) [0]
 iteration 20: (0.126171, 0.654106) [0]
CTS: BA: Net 'n2629_G2B1I1'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'n2629_G2B1I1'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 9.801732
CTS: BA: Max skew at toplevel pins = 0.049736
CTS: Enable delay detour in CTO...
 iteration 21: (0.106297, 0.654106) [0]
 iteration 22: (0.106118, 0.654106) [0]
 iteration 23: (0.101380, 0.654106) [0]
 iteration 24: (0.098886, 0.654106) [0]
 iteration 25: (0.098685, 0.654106) [0]
 iteration 26: (0.097083, 0.654106) [0]
 iteration 27: (0.095516, 0.654106) [0]
 iteration 28: (0.094205, 0.654106) [0]
 iteration 29: (0.090069, 0.654106) [0]
 iteration 30: (0.089721, 0.654106) [0]
 iteration 31: (0.086632, 0.654106) [0]
 iteration 32: (0.085311, 0.654106) [0]
 iteration 33: (0.084639, 0.654106) [0]
 iteration 34: (0.084387, 0.654106) [0]
 iteration 35: (0.084249, 0.654106) [0]
 iteration 36: (0.084213, 0.654106) [0]
 iteration 37: (0.083614, 0.654106) [0]
 iteration 38: (0.083610, 0.654106) [0]
 iteration 39: (0.083557, 0.654106) [0]
 iteration 40: (0.083053, 0.654106) [0]
 iteration 41: (0.082988, 0.654106) [0]
 iteration 42: (0.082021, 0.654106) [0]
 iteration 43: (0.081233, 0.654106) [0]
 iteration 44: (0.080964, 0.654106) [0]
 iteration 45: (0.080855, 0.654106) [0]
 iteration 46: (0.080696, 0.654106) [0]
 iteration 47: (0.080559, 0.654106) [0]
 iteration 48: (0.080445, 0.654106) [0]
 iteration 49: (0.078388, 0.654106) [0]
 iteration 50: (0.077998, 0.654106) [0]
 iteration 51: (0.076810, 0.654106) [0]
 iteration 52: (0.076468, 0.654106) [0]
 iteration 53: (0.075960, 0.654106) [0]
 iteration 54: (0.075777, 0.654106) [0]
 iteration 55: (0.075578, 0.654106) [0]
 iteration 56: (0.075220, 0.654106) [0]
 iteration 57: (0.074436, 0.654106) [0]
 iteration 58: (0.074416, 0.654106) [0]
 iteration 59: (0.073936, 0.654106) [0]
 iteration 60: (0.073473, 0.654106) [0]
 iteration 61: (0.072872, 0.654106) [0]
 iteration 62: (0.072623, 0.654106) [0]
 iteration 63: (0.072210, 0.654106) [0]
 iteration 64: (0.072047, 0.654106) [0]
 iteration 65: (0.071685, 0.654106) [0]
 iteration 66: (0.071609, 0.654106) [0]
 iteration 67: (0.071439, 0.654106) [0]
 iteration 68: (0.070621, 0.654106) [0]
 iteration 69: (0.070518, 0.654106) [0]
 iteration 70: (0.070033, 0.654106) [0]
 iteration 71: (0.069034, 0.654106) [0]
 iteration 72: (0.068870, 0.654106) [0]
 iteration 73: (0.067903, 0.654106) [0]
 iteration 74: (0.067009, 0.654106) [0]
 iteration 75: (0.066963, 0.654106) [0]
 iteration 76: (0.066633, 0.654106) [0]
 iteration 77: (0.065556, 0.654106) [0]
 iteration 78: (0.065322, 0.654106) [0]
 iteration 79: (0.065293, 0.654106) [0]
 iteration 80: (0.065234, 0.654106) [0]
 iteration 81: (0.064546, 0.654106) [0]
 iteration 82: (0.064247, 0.654106) [0]
 iteration 83: (0.064083, 0.654106) [0]
 Total 2 delay buffers added on clock gclk (SP) (corner 0)
 Total 80 cells sized on clock gclk (SP) (corner 0)
 Start (0.290, 0.654), End (0.590, 0.654) 

Start area recovery: (0.590023, 0.654106)
Using max_transition 0.500 ns
Using leaf_max_transition for clock gclk : 0.500 ns
Switch to low metal layer for clock 'gclk':

 Total 185 out of 239 nets switched to low metal layer for clock 'gclk' with largest cap change 81.37 percent
Switch metal layer for area recovery: (0.590023, 0.654106)
 Start (0.590, 0.654), End (0.590, 0.654) 

Buffer removal for area recovery: (0.590023, 0.654106)
Area recovery optimization for clock 'gclk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.590023, 0.653436)

 Total 0 buffers removed (all paths) for clock 'gclk'
Path buffer removal for area recovery: (0.590023, 0.653436)
Buffer pair removal for area recovery: (0.590023, 0.653436)
End area recovery: (0.590023, 0.653436)

**************************************************
* Multicorner optimization report (clock 'gclk') *
**************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.063 0.054 0.063)
    Estimated Insertion Delay (r/f/b) = (0.653 0.646 0.653)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.004 0.014)
    Estimated Insertion Delay (r/f/b) = (0.018 0.008 0.018)
  Wire capacitance =  7.1 pf
  Total capacitance = 14.7 pf
  Max transition = 0.367 ns
  Cells = 239 (area=3356.463867)
  Buffers = 219 (area=3175.830078)
  Inverters = 10 (area=97.689606)
  Others = 9 (area=82.944000)
  Buffer Types
  ============
    NBUFFX4: 95
    NBUFFX32: 18
    NBUFFX2: 44
    NBUFFX8: 57
    NBUFFX16: 5
  Inverter Types
  ==============
    INVX0: 8
    INVX2: 1
    INVX32: 1
  Other Cells
  ===========
    AND2X1: 1
    AND2X2: 6
    AND2X4: 1
    NOR2X4: 1


++ Longest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 997  532) 
 gclk (port)                                     0   0    0 r ( 997  532) 
 gclk (net)                             2 129                 
 U3690/INP (INVX32)                              3   1    1 r ( 980  533) 
 U3690/ZN (INVX32)                              12   9   10 f ( 984  533) 
 n2629 (net)                            2  47                 
 U3691/IN2 (NOR2X4)                             16   4   14 f ( 717  533) 
 U3691/QN (NOR2X4)                             131  65   79 r ( 718  533) 
 rclk (net)                             3  73                 
 NBUFFX8_G3B4I2/INP (NBUFFX16)                 131   1   80 r ( 703  611) 
 NBUFFX8_G3B4I2/Z (NBUFFX16)                   103 149  229 r ( 707  611) 
 rclk_G3B1I2 (net)                      5 100                 
 fpu_mul/i_m4stg_frac/U1291/IN1 (AND2X2)       104   9  239 r ( 449  861) 
 fpu_mul/i_m4stg_frac/U1291/Q (AND2X2)         123 129  368 r ( 448  862) 
 fpu_mul/i_m4stg_frac/n3091 (net)       4  65                 
 fpu_mul/i_m4stg_frac/NBUFFX8_G4B2I4/INP (NBUFFX4)
                                               123   1  369 r ( 594  867) 
 fpu_mul/i_m4stg_frac/NBUFFX8_G4B2I4/Z (NBUFFX4)
                                               110 137  506 r ( 592  867) 
 fpu_mul/i_m4stg_frac/n3091_G4B1I4 (net)
                                        5  42                 
 fpu_mul/i_m4stg_frac/NBUFFX8_G4B1I10/INP (NBUFFX4)
                                               110   0  507 r ( 593  881) 
 fpu_mul/i_m4stg_frac/NBUFFX8_G4B1I10/Z (NBUFFX4)
                                               137 145  652 r ( 595  881) 
 fpu_mul/i_m4stg_frac/n3091_G4B2I10 (net)
                                       26  63                 
 fpu_mul/i_m4stg_frac/a2sum_dff/q_reg[43]/CLK (DFFX1)
                                               138   2  654 r ( 580  959) 


++ Shortest path for clock gclk in corner 'max':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 997  532) 
 gclk (port)                                     0   0    0 r ( 997  532) 
 gclk (net)                             2 129                 
 INVX32_G1B9I1/INP (INVX0)                       4   1    1 r ( 844  533) 
 INVX32_G1B9I1/ZN (INVX0)                       40  26   27 f ( 843  533) 
 gclk_G1B1I1 (net)                      1   6                 
 IBUFFX32_G1B7I1/INP (INVX0)                    40   0   27 f ( 837  536) 
 IBUFFX32_G1B7I1/ZN (INVX0)                    146  76  103 r ( 838  536) 
 gclk_G1B2I1 (net)                      1  21                 
 NBUFFX32_G1B5I1/INP (NBUFFX32)                146   1  104 r ( 784  536) 
 NBUFFX32_G1B5I1/Z (NBUFFX32)                   82 188  292 r ( 795  536) 
 gclk_G1B3I1 (net)                      1  16                 
 DELLN2X2_G1B3I1/INP (NBUFFX32)                 81   0  292 r ( 788  539) 
 DELLN2X2_G1B3I1/Z (NBUFFX32)                   72 149  441 r ( 777  539) 
 gclk_G1B4I1 (net)                      1  19                 
 NBUFFX8_G1B1I1/INP (NBUFFX32)                  72   1  441 r ( 771  576) 
 NBUFFX8_G1B1I1/Z (NBUFFX32)                    76 147  589 r ( 782  576) 
 gclk_G1B5I1 (net)                      3  46                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1)
                                                76   1  590 r ( 678  619) 


++ Longest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 997  532) 
 gclk (port)                                     0   0    0 r ( 997  532) 
 gclk (net)                             2 129                 
 U3690/INP (INVX32)                              3   1    1 r ( 980  533) 
 U3690/ZN (INVX32)                               0   0    1 f ( 984  533) 
 n2629 (net)                            2  47                 
 U3691/IN2 (NOR2X4)                             10   3    4 f ( 717  533) 
 U3691/QN (NOR2X4)                               0   0    4 r ( 718  533) 
 rclk (net)                             3  73                 
 NBUFFX4_G3B4I1/INP (NBUFFX4)                   19   6   10 r ( 513  300) 
 NBUFFX4_G3B4I1/Z (NBUFFX4)                      0   0   10 r ( 515  300) 
 rclk_G3B1I1 (net)                      2  24                 
 fpu_div/fpu_div_frac_dp/U2321/IN1 (AND2X2)      2   0   11 r ( 577  242) 
 fpu_div/fpu_div_frac_dp/U2321/Q (AND2X2)        0   0   11 r ( 578  242) 
 fpu_div/fpu_div_frac_dp/n3923 (net)   15 163                 
 fpu_div/fpu_div_frac_dp/NBUFFX8_G4B1I8/INP (NBUFFX8)
                                                11   3   14 r ( 579  403) 
 fpu_div/fpu_div_frac_dp/NBUFFX8_G4B1I8/Z (NBUFFX8)
                                                 0   0   14 r ( 581  403) 
 fpu_div/fpu_div_frac_dp/n3923_G4B1I8 (net)
                                       33  98                 
 fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[45]/CLK (DFFX1)
                                                11   3   18 r ( 524  492) 


++ Shortest path for clock gclk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 gclk (port)                                    23   0    0 r ( 997  532) 
 gclk (port)                                     0   0    0 r ( 997  532) 
 gclk (net)                             2 129                 
 INVX32_G1B9I1/INP (INVX0)                       4   1    1 r ( 844  533) 
 INVX32_G1B9I1/ZN (INVX0)                        0   0    1 f ( 843  533) 
 gclk_G1B1I1 (net)                      1   6                 
 IBUFFX32_G1B7I1/INP (INVX0)                     0   0    1 f ( 837  536) 
 IBUFFX32_G1B7I1/ZN (INVX0)                      0   0    1 r ( 838  536) 
 gclk_G1B2I1 (net)                      1  21                 
 NBUFFX32_G1B5I1/INP (NBUFFX32)                  1   0    2 r ( 784  536) 
 NBUFFX32_G1B5I1/Z (NBUFFX32)                    0   0    2 r ( 795  536) 
 gclk_G1B3I1 (net)                      1  16                 
 DELLN2X2_G1B3I1/INP (NBUFFX32)                  0   0    2 r ( 788  539) 
 DELLN2X2_G1B3I1/Z (NBUFFX32)                    0   0    2 r ( 777  539) 
 gclk_G1B4I1 (net)                      1  19                 
 NBUFFX8_G1B1I1/INP (NBUFFX32)                   1   0    2 r ( 771  576) 
 NBUFFX8_G1B1I1/Z (NBUFFX32)                     0   0    2 r ( 782  576) 
 gclk_G1B5I1 (net)                      3  46                 
 cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (DFFARX1)
                                                 3   1    3 r ( 678  619) 

Report DRC violations for clock gclk (final)
Total 0 DRC violations for clock gclk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:09:58 2017
****************************************
Std cell utilization: 48.27%  (509246/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 48.09%  (505604/(1055070-3647))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        509246   sites, (non-fixed:505604 fixed:3642)
                      45452    cells, (non-fixed:45214  fixed:238)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3647     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       50 
Avg. std cell width:  4.75 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:09:58 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 254 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:10:02 2017
****************************************

avg cell displacement:    1.983 um ( 0.69 row height)
max cell displacement:    5.598 um ( 1.94 row height)
std deviation:            1.085 um ( 0.38 row height)
number of cell moved:       347 cells (out of 45214 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 55 out of 235 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
clock_opt completed Successfully
1
icc_shell> 
icc_shell> 
icc_shell> route_zrt_group -all_clock_nets -reuse_existing_global_route true
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   59  Alloctr   60  Proc 2251 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,997.20,994.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used   68  Alloctr   69  Proc 2251 
Net statistics:
Total number of nets     = 47259
Number of nets to route  = 239
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 237
Number of nets with min-layer-mode soft-cost-medium = 237
Number of nets with max-layer-mode hard = 235
235 nets are fully connected,
 of which 0 are detail routed and 235 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build All Nets] Total (MB): Used   84  Alloctr   85  Proc 2251 
Average gCell capacity  3.17     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.01  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1074330
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   85  Alloctr   87  Proc 2251 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   26  Alloctr   27  Proc    0 
[End of Build Data] Total (MB): Used   86  Alloctr   87  Proc 2251 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   86  Alloctr   87  Proc 2251 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   86  Alloctr   87  Proc 2251 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 58915.11
Initial. Layer M1 wire length = 2.98
Initial. Layer M2 wire length = 8.74
Initial. Layer M3 wire length = 22286.43
Initial. Layer M4 wire length = 23365.44
Initial. Layer M5 wire length = 7624.00
Initial. Layer M6 wire length = 5627.52
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 16207
Initial. Via VIA12C count = 5028
Initial. Via VIA23C count = 5022
Initial. Via VIA34C count = 5286
Initial. Via VIA45C count = 570
Initial. Via VIA56C count = 301
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   86  Alloctr   87  Proc 2251 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 58915.11
phase1. Layer M1 wire length = 2.98
phase1. Layer M2 wire length = 8.74
phase1. Layer M3 wire length = 22286.43
phase1. Layer M4 wire length = 23365.44
phase1. Layer M5 wire length = 7624.00
phase1. Layer M6 wire length = 5627.52
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 16207
phase1. Via VIA12C count = 5028
phase1. Via VIA23C count = 5022
phase1. Via VIA34C count = 5286
phase1. Via VIA45C count = 570
phase1. Via VIA56C count = 301
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   86  Alloctr   87  Proc 2251 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 58915.11
phase2. Layer M1 wire length = 2.98
phase2. Layer M2 wire length = 8.74
phase2. Layer M3 wire length = 22286.43
phase2. Layer M4 wire length = 23365.44
phase2. Layer M5 wire length = 7624.00
phase2. Layer M6 wire length = 5627.52
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 16207
phase2. Via VIA12C count = 5028
phase2. Via VIA23C count = 5022
phase2. Via VIA34C count = 5286
phase2. Via VIA45C count = 570
phase2. Via VIA56C count = 301
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used   26  Alloctr   27  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   86  Alloctr   87  Proc 2251 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  1.05 %
Peak    horizontal track utilization = 71.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 2251 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   23  Alloctr   23  Proc    0 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 2251 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   59  Alloctr   60  Proc 2251 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Read routes] Total (MB): Used   62  Alloctr   63  Proc 2251 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3432 of 17014


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   63  Alloctr   64  Proc 2251 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   63  Alloctr   64  Proc 2251 

Number of wires with overlap after iteration 1 = 1215 of 14937


Wire length and via report:
---------------------------
Number of M1 wires: 670                  POLYCON: 0
Number of M2 wires: 3577                 VIA12C: 5028
Number of M3 wires: 5472                 VIA23C: 5078
Number of M4 wires: 4510                 VIA34C: 5538
Number of M5 wires: 511                  VIA45C: 591
Number of M6 wires: 197                  VIA56C: 292
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 14937             vias: 16527

Total M1 wire length: 145.1
Total M2 wire length: 1180.5
Total M3 wire length: 22936.1
Total M4 wire length: 23255.2
Total M5 wire length: 7599.6
Total M6 wire length: 5593.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 60709.7

Longest M1 wire length: 0.9
Longest M2 wire length: 3.2
Longest M3 wire length: 252.8
Longest M4 wire length: 187.5
Longest M5 wire length: 207.1
Longest M6 wire length: 234.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    2  Alloctr    3  Proc    0 
[Track Assign: Done] Total (MB): Used   57  Alloctr   59  Proc 2251 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   64  Alloctr   65  Proc 2251 
Total number of nets = 47259, of which 0 are not extracted
Total number of open nets = 46982, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  140/1225 Partitions, Violations =       0
Routed  156/1225 Partitions, Violations =       0
Routed  157/1225 Partitions, Violations =       0
Routed  158/1225 Partitions, Violations =       0
Routed  174/1225 Partitions, Violations =       0
Routed  175/1225 Partitions, Violations =       4
Routed  176/1225 Partitions, Violations =       4
Routed  177/1225 Partitions, Violations =       4
Routed  191/1225 Partitions, Violations =       7
Routed  193/1225 Partitions, Violations =       7
Routed  194/1225 Partitions, Violations =       3
Routed  195/1225 Partitions, Violations =       3
Routed  196/1225 Partitions, Violations =       3
Routed  197/1225 Partitions, Violations =       3
Routed  211/1225 Partitions, Violations =       3
Routed  212/1225 Partitions, Violations =       5
Routed  213/1225 Partitions, Violations =       5
Routed  214/1225 Partitions, Violations =       5
Routed  215/1225 Partitions, Violations =       5
Routed  216/1225 Partitions, Violations =       7
Routed  217/1225 Partitions, Violations =       7
Routed  218/1225 Partitions, Violations =       7
Routed  232/1225 Partitions, Violations =       7
Routed  233/1225 Partitions, Violations =       7
Routed  234/1225 Partitions, Violations =       7
Routed  235/1225 Partitions, Violations =       7
Routed  236/1225 Partitions, Violations =       7
Routed  237/1225 Partitions, Violations =       7
Routed  238/1225 Partitions, Violations =       5
Routed  239/1225 Partitions, Violations =       5
Routed  240/1225 Partitions, Violations =       5
Routed  254/1225 Partitions, Violations =       5
Routed  255/1225 Partitions, Violations =       5
Routed  256/1225 Partitions, Violations =       5
Routed  257/1225 Partitions, Violations =       5
Routed  258/1225 Partitions, Violations =       7
Routed  259/1225 Partitions, Violations =       7
Routed  260/1225 Partitions, Violations =       7
Routed  261/1225 Partitions, Violations =       7
Routed  262/1225 Partitions, Violations =       9
Routed  263/1225 Partitions, Violations =       9
Routed  278/1225 Partitions, Violations =       9
Routed  279/1225 Partitions, Violations =       9
Routed  280/1225 Partitions, Violations =       11
Routed  281/1225 Partitions, Violations =       11
Routed  282/1225 Partitions, Violations =       9
Routed  283/1225 Partitions, Violations =       9
Routed  284/1225 Partitions, Violations =       9
Routed  302/1225 Partitions, Violations =       7
Routed  303/1225 Partitions, Violations =       7
Routed  304/1225 Partitions, Violations =       9
Routed  306/1225 Partitions, Violations =       7
Routed  312/1225 Partitions, Violations =       11
Routed  321/1225 Partitions, Violations =       11
Routed  326/1225 Partitions, Violations =       11
Routed  330/1225 Partitions, Violations =       11
Routed  336/1225 Partitions, Violations =       11
Routed  347/1225 Partitions, Violations =       10
Routed  352/1225 Partitions, Violations =       10
Routed  354/1225 Partitions, Violations =       10
Routed  360/1225 Partitions, Violations =       8
Routed  374/1225 Partitions, Violations =       9
Routed  380/1225 Partitions, Violations =       9
Routed  381/1225 Partitions, Violations =       9
Routed  384/1225 Partitions, Violations =       9
Routed  390/1225 Partitions, Violations =       11
Routed  399/1225 Partitions, Violations =       11
Routed  408/1225 Partitions, Violations =       9
Routed  409/1225 Partitions, Violations =       9
Routed  414/1225 Partitions, Violations =       13
Routed  420/1225 Partitions, Violations =       11
Routed  428/1225 Partitions, Violations =       11
Routed  437/1225 Partitions, Violations =       11
Routed  438/1225 Partitions, Violations =       11
Routed  444/1225 Partitions, Violations =       8
Routed  450/1225 Partitions, Violations =       10
Routed  458/1225 Partitions, Violations =       10
Routed  468/1225 Partitions, Violations =       12
Routed  469/1225 Partitions, Violations =       12
Routed  474/1225 Partitions, Violations =       11
Routed  480/1225 Partitions, Violations =       11
Routed  487/1225 Partitions, Violations =       15
Routed  497/1225 Partitions, Violations =       15
Routed  499/1225 Partitions, Violations =       15
Routed  504/1225 Partitions, Violations =       19
Routed  510/1225 Partitions, Violations =       22
Routed  516/1225 Partitions, Violations =       22
Routed  522/1225 Partitions, Violations =       30
Routed  529/1225 Partitions, Violations =       30
Routed  534/1225 Partitions, Violations =       30
Routed  540/1225 Partitions, Violations =       26
Routed  546/1225 Partitions, Violations =       21
Routed  553/1225 Partitions, Violations =       19
Routed  562/1225 Partitions, Violations =       19
Routed  564/1225 Partitions, Violations =       19
Routed  570/1225 Partitions, Violations =       19
Routed  576/1225 Partitions, Violations =       24
Routed  583/1225 Partitions, Violations =       25
Routed  588/1225 Partitions, Violations =       25
Routed  596/1225 Partitions, Violations =       25
Routed  600/1225 Partitions, Violations =       27
Routed  606/1225 Partitions, Violations =       27
Routed  612/1225 Partitions, Violations =       22
Routed  618/1225 Partitions, Violations =       26
Routed  624/1225 Partitions, Violations =       28
Routed  631/1225 Partitions, Violations =       28
Routed  636/1225 Partitions, Violations =       30
Routed  642/1225 Partitions, Violations =       30
Routed  648/1225 Partitions, Violations =       30
Routed  654/1225 Partitions, Violations =       24
Routed  665/1225 Partitions, Violations =       24
Routed  666/1225 Partitions, Violations =       24
Routed  672/1225 Partitions, Violations =       20
Routed  678/1225 Partitions, Violations =       22
Routed  684/1225 Partitions, Violations =       24
Routed  690/1225 Partitions, Violations =       24
Routed  698/1225 Partitions, Violations =       24
Routed  702/1225 Partitions, Violations =       25
Routed  708/1225 Partitions, Violations =       25
Routed  714/1225 Partitions, Violations =       23
Routed  720/1225 Partitions, Violations =       22
Routed  732/1225 Partitions, Violations =       24
Routed  733/1225 Partitions, Violations =       23
Routed  738/1225 Partitions, Violations =       23
Routed  744/1225 Partitions, Violations =       32
Routed  750/1225 Partitions, Violations =       33
Routed  756/1225 Partitions, Violations =       33
Routed  763/1225 Partitions, Violations =       33
Routed  768/1225 Partitions, Violations =       33
Routed  774/1225 Partitions, Violations =       35
Routed  780/1225 Partitions, Violations =       36
Routed  786/1225 Partitions, Violations =       34
Routed  792/1225 Partitions, Violations =       34
Routed  798/1225 Partitions, Violations =       34
Routed  804/1225 Partitions, Violations =       39
Routed  810/1225 Partitions, Violations =       44
Routed  816/1225 Partitions, Violations =       48
Routed  822/1225 Partitions, Violations =       50
Routed  828/1225 Partitions, Violations =       54
Routed  834/1225 Partitions, Violations =       47
Routed  840/1225 Partitions, Violations =       47
Routed  846/1225 Partitions, Violations =       43
Routed  852/1225 Partitions, Violations =       41
Routed  858/1225 Partitions, Violations =       39
Routed  864/1225 Partitions, Violations =       50
Routed  870/1225 Partitions, Violations =       50
Routed  876/1225 Partitions, Violations =       50
Routed  882/1225 Partitions, Violations =       50
Routed  888/1225 Partitions, Violations =       50
Routed  894/1225 Partitions, Violations =       48
Routed  900/1225 Partitions, Violations =       46
Routed  906/1225 Partitions, Violations =       46
Routed  912/1225 Partitions, Violations =       50
Routed  919/1225 Partitions, Violations =       50
Routed  924/1225 Partitions, Violations =       51
Routed  930/1225 Partitions, Violations =       51
Routed  936/1225 Partitions, Violations =       48
Routed  942/1225 Partitions, Violations =       52
Routed  948/1225 Partitions, Violations =       51
Routed  954/1225 Partitions, Violations =       51
Routed  960/1225 Partitions, Violations =       46
Routed  966/1225 Partitions, Violations =       46
Routed  972/1225 Partitions, Violations =       50
Routed  978/1225 Partitions, Violations =       52
Routed  984/1225 Partitions, Violations =       52
Routed  990/1225 Partitions, Violations =       52
Routed  996/1225 Partitions, Violations =       50
Routed  1002/1225 Partitions, Violations =      55
Routed  1008/1225 Partitions, Violations =      61
Routed  1014/1225 Partitions, Violations =      61
Routed  1020/1225 Partitions, Violations =      61
Routed  1026/1225 Partitions, Violations =      60
Routed  1032/1225 Partitions, Violations =      64
Routed  1038/1225 Partitions, Violations =      64
Routed  1044/1225 Partitions, Violations =      67
Routed  1050/1225 Partitions, Violations =      67
Routed  1056/1225 Partitions, Violations =      67
Routed  1062/1225 Partitions, Violations =      67
Routed  1068/1225 Partitions, Violations =      71
Routed  1074/1225 Partitions, Violations =      73
Routed  1080/1225 Partitions, Violations =      73
Routed  1086/1225 Partitions, Violations =      71
Routed  1092/1225 Partitions, Violations =      69
Routed  1098/1225 Partitions, Violations =      67
Routed  1104/1225 Partitions, Violations =      69
Routed  1110/1225 Partitions, Violations =      71
Routed  1116/1225 Partitions, Violations =      77
Routed  1122/1225 Partitions, Violations =      81
Routed  1128/1225 Partitions, Violations =      77
Routed  1135/1225 Partitions, Violations =      69
Routed  1140/1225 Partitions, Violations =      69
Routed  1146/1225 Partitions, Violations =      69
Routed  1152/1225 Partitions, Violations =      69
Routed  1158/1225 Partitions, Violations =      69
Routed  1164/1225 Partitions, Violations =      69
Routed  1170/1225 Partitions, Violations =      69
Routed  1181/1225 Partitions, Violations =      71
Routed  1182/1225 Partitions, Violations =      71
Routed  1190/1225 Partitions, Violations =      69
Routed  1194/1225 Partitions, Violations =      73
Routed  1200/1225 Partitions, Violations =      69
Routed  1206/1225 Partitions, Violations =      69
Routed  1212/1225 Partitions, Violations =      71
Routed  1218/1225 Partitions, Violations =      71
Routed  1224/1225 Partitions, Violations =      69

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      69
        Diff net spacing : 20
        Less than minimum area : 1
        Same net spacing : 9
        Short : 39

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   72  Alloctr   73  Proc 2251 

End DR iteration 0 with 1225 parts

Start DR iteration 1: non-uniform partition
Routed  1/20 Partitions, Violations =   62
Routed  2/20 Partitions, Violations =   55
Routed  3/20 Partitions, Violations =   46
Routed  4/20 Partitions, Violations =   42
Routed  5/20 Partitions, Violations =   39
Routed  6/20 Partitions, Violations =   34
Routed  7/20 Partitions, Violations =   31
Routed  8/20 Partitions, Violations =   29
Routed  9/20 Partitions, Violations =   27
Routed  10/20 Partitions, Violations =  25
Routed  11/20 Partitions, Violations =  23
Routed  12/20 Partitions, Violations =  21
Routed  13/20 Partitions, Violations =  19
Routed  14/20 Partitions, Violations =  15
Routed  15/20 Partitions, Violations =  13
Routed  16/20 Partitions, Violations =  11
Routed  17/20 Partitions, Violations =  9
Routed  18/20 Partitions, Violations =  7
Routed  19/20 Partitions, Violations =  5
Routed  20/20 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   72  Alloctr   73  Proc 2251 

End DR iteration 1 with 20 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   58  Alloctr   59  Proc 2251 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:07
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   58  Alloctr   59  Proc 2251 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    61095 micron
Total Number of Contacts =             16445
Total Number of Wires =                14627
Total Number of PtConns =              2348
Total Number of Routed Wires =       14627
Total Routed Wire Length =           60532 micron
Total Number of Routed Contacts =       16445
        Layer          M1 :         12 micron
        Layer          M2 :       1608 micron
        Layer          M3 :      23099 micron
        Layer          M4 :      23180 micron
        Layer          M5 :       7605 micron
        Layer          M6 :       5590 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA56C :         96
        Via   VIA56C(rot) :        194
        Via        VIA45C :        573
        Via        VIA34C :        923
        Via   VIA34C(rot) :       4560
        Via        VIA23C :       5071
        Via   VIA12B(rot) :         57
        Via   VIA12C(rot) :       4971

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 16445 vias)
 
    Layer VIA1       =  0.00% (0      / 5028    vias)
        Un-optimized = 100.00% (5028    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
        Un-optimized = 100.00% (5071    vias)
    Layer VIA3       =  0.00% (0      / 5483    vias)
        Un-optimized = 100.00% (5483    vias)
    Layer VIA4       =  0.00% (0      / 573     vias)
        Un-optimized = 100.00% (573     vias)
    Layer VIA5       =  0.00% (0      / 290     vias)
        Un-optimized = 100.00% (290     vias)
 
  Total double via conversion rate    =  0.00% (0 / 16445 vias)
 
    Layer VIA1       =  0.00% (0      / 5028    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
    Layer VIA3       =  0.00% (0      / 5483    vias)
    Layer VIA4       =  0.00% (0      / 573     vias)
    Layer VIA5       =  0.00% (0      / 290     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 16445 vias)
 
    Layer VIA1       =  0.00% (0      / 5028    vias)
        Un-optimized = 100.00% (5028    vias)
    Layer VIA2       =  0.00% (0      / 5071    vias)
        Un-optimized = 100.00% (5071    vias)
    Layer VIA3       =  0.00% (0      / 5483    vias)
        Un-optimized = 100.00% (5483    vias)
    Layer VIA4       =  0.00% (0      / 573     vias)
        Un-optimized = 100.00% (573     vias)
    Layer VIA5       =  0.00% (0      / 290     vias)
        Un-optimized = 100.00% (290     vias)
 

Total number of nets = 47259
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (239/47289 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Mar  6 16:10:48 2017

  Beginning initial routing 
  --------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   61  Proc 2289 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,997.20,994.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used   77  Alloctr   78  Proc 2289 
Net statistics:
Total number of nets     = 47259
Number of nets to route  = 46982
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 237
Number of nets with min-layer-mode soft-cost-medium = 237
Number of nets with max-layer-mode hard = 235
239 nets are fully connected,
 of which 239 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   16  Alloctr   16  Proc    0 
[End of Build All Nets] Total (MB): Used   94  Alloctr   95  Proc 2289 
Average gCell capacity  3.17     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.01  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1074330
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   95  Alloctr   97  Proc 2289 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Build Data] Total (MB): Used   97  Alloctr   98  Proc 2289 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   97  Alloctr   98  Proc 2289 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Initial Routing] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Initial Routing] Total (MB): Used  121  Alloctr  123  Proc 2289 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2414 Max = 4 GRCs =  2341 (0.98%)
Initial. H routing: Overflow =  2375 Max = 4 (GRCs =   1) GRCs =  2273 (1.90%)
Initial. V routing: Overflow =    38 Max = 1 (GRCs =  18) GRCs =    68 (0.06%)
Initial. M1         Overflow =   524 Max = 2 (GRCs =   2) GRCs =   582 (0.49%)
Initial. M2         Overflow =    22 Max = 1 (GRCs =   2) GRCs =    52 (0.04%)
Initial. M3         Overflow =  1711 Max = 4 (GRCs =   1) GRCs =  1551 (1.30%)
Initial. M4         Overflow =    13 Max = 1 (GRCs =  13) GRCs =    13 (0.01%)
Initial. M5         Overflow =   109 Max = 1 (GRCs = 109) GRCs =   110 (0.09%)
Initial. M6         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M7         Overflow =    28 Max = 1 (GRCs =  28) GRCs =    28 (0.02%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     2 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       85.9 9.39 2.67 0.88 0.00 0.31 0.09 0.02 0.00 0.00 0.34 0.00 0.00 0.39
M2       7.43 15.1 22.5 22.9 16.9 9.28 3.93 1.35 0.34 0.00 0.05 0.00 0.00 0.00
M3       8.08 8.54 13.4 13.7 0.00 15.5 12.7 11.0 7.85 0.00 7.83 0.00 1.07 0.13
M4       46.9 16.9 16.8 9.14 0.00 5.50 2.90 0.95 0.61 0.00 0.16 0.00 0.01 0.00
M5       37.5 0.00 0.00 10.7 0.00 37.2 7.55 0.00 0.00 0.00 6.83 0.00 0.00 0.09
M6       86.4 0.00 0.00 5.39 0.00 7.27 0.78 0.00 0.00 0.00 0.15 0.00 0.00 0.00
M7       83.5 0.00 0.00 0.00 0.00 4.08 0.00 0.00 0.00 0.00 12.3 0.00 0.00 0.02
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.62 0.00 0.00 0.00
M9       99.7 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.23 0.00 0.00 0.00
Total    59.9 5.81 6.46 7.31 1.97 9.21 3.26 1.55 1.02 0.00 3.31 0.00 0.13 0.07


Initial. Total Wire Length = 1911934.70
Initial. Layer M1 wire length = 59194.39
Initial. Layer M2 wire length = 695190.74
Initial. Layer M3 wire length = 586550.82
Initial. Layer M4 wire length = 212857.65
Initial. Layer M5 wire length = 250558.98
Initial. Layer M6 wire length = 41722.89
Initial. Layer M7 wire length = 63358.49
Initial. Layer M8 wire length = 1989.66
Initial. Layer M9 wire length = 511.06
Initial. Total Number of Contacts = 286839
Initial. Via VIA12C count = 150410
Initial. Via VIA23C count = 116109
Initial. Via VIA34C count = 11146
Initial. Via VIA45C count = 7536
Initial. Via VIA56C count = 910
Initial. Via VIA67C count = 692
Initial. Via VIA78C count = 28
Initial. Via VIA89C count = 8
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
30% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
50% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
60% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
70% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
80% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:13 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  124  Alloctr  125  Proc 2289 
phase1. Routing result:
phase1. Both Dirs: Overflow =   693 Max = 2 GRCs =   779 (0.33%)
phase1. H routing: Overflow =   650 Max = 2 (GRCs = 10) GRCs =   715 (0.60%)
phase1. V routing: Overflow =    43 Max = 2 (GRCs =  2) GRCs =    64 (0.05%)
phase1. M1         Overflow =   424 Max = 2 (GRCs =  3) GRCs =   496 (0.42%)
phase1. M2         Overflow =    42 Max = 2 (GRCs =  2) GRCs =    63 (0.05%)
phase1. M3         Overflow =   225 Max = 2 (GRCs =  7) GRCs =   218 (0.18%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       80.7 10.7 4.67 1.97 0.02 0.71 0.23 0.07 0.03 0.00 0.56 0.00 0.00 0.29
M2       6.45 14.2 22.7 23.9 17.5 9.56 3.76 1.27 0.37 0.00 0.04 0.01 0.00 0.00
M3       7.58 10.5 16.0 15.7 0.00 16.3 12.0 9.50 6.22 0.00 5.88 0.00 0.16 0.01
M4       43.4 19.1 18.6 8.89 0.00 5.98 2.51 0.86 0.47 0.00 0.09 0.00 0.00 0.00
M5       35.7 0.00 0.00 11.6 0.00 39.4 6.92 0.00 0.00 0.00 6.20 0.00 0.00 0.00
M6       79.6 0.00 0.00 7.33 0.00 11.4 1.22 0.00 0.00 0.00 0.35 0.00 0.00 0.00
M7       74.8 0.00 0.00 0.00 0.00 5.68 0.00 0.00 0.00 0.00 19.4 0.00 0.00 0.00
M8       98.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.62 0.00 0.00 0.00
M9       99.0 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.97 0.00 0.00 0.00
Total    57.1 6.26 7.12 7.96 2.01 10.2 3.06 1.34 0.81 0.00 3.99 0.00 0.02 0.03


phase1. Total Wire Length = 1936883.77
phase1. Layer M1 wire length = 89151.23
phase1. Layer M2 wire length = 693133.94
phase1. Layer M3 wire length = 531466.21
phase1. Layer M4 wire length = 212280.70
phase1. Layer M5 wire length = 246378.84
phase1. Layer M6 wire length = 65553.71
phase1. Layer M7 wire length = 91161.25
phase1. Layer M8 wire length = 5314.06
phase1. Layer M9 wire length = 2443.83
phase1. Total Number of Contacts = 295921
phase1. Via VIA12C count = 157568
phase1. Via VIA23C count = 111042
phase1. Via VIA34C count = 14424
phase1. Via VIA45C count = 9954
phase1. Via VIA56C count = 1619
phase1. Via VIA67C count = 1189
phase1. Via VIA78C count = 97
phase1. Via VIA89C count = 28
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:08 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  124  Alloctr  125  Proc 2289 
phase2. Routing result:
phase2. Both Dirs: Overflow =   386 Max = 2 GRCs =   452 (0.19%)
phase2. H routing: Overflow =   384 Max = 2 (GRCs =  2) GRCs =   449 (0.38%)
phase2. V routing: Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M1         Overflow =   324 Max = 2 (GRCs =  1) GRCs =   389 (0.33%)
phase2. M2         Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M3         Overflow =    60 Max = 2 (GRCs =  1) GRCs =    60 (0.05%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       80.7 10.7 4.69 1.98 0.02 0.73 0.24 0.07 0.03 0.00 0.57 0.00 0.00 0.21
M2       6.35 14.4 24.0 26.0 17.8 8.17 2.49 0.50 0.09 0.00 0.00 0.00 0.00 0.00
M3       7.65 10.4 15.9 15.4 0.00 16.1 12.0 9.58 6.40 0.00 6.23 0.00 0.05 0.00
M4       43.3 19.1 18.6 8.91 0.00 5.99 2.51 0.86 0.46 0.00 0.09 0.00 0.00 0.00
M5       35.7 0.00 0.00 11.6 0.00 39.5 6.88 0.00 0.00 0.00 6.19 0.00 0.00 0.00
M6       79.7 0.00 0.00 7.32 0.00 11.3 1.21 0.00 0.00 0.00 0.33 0.00 0.00 0.00
M7       74.9 0.00 0.00 0.00 0.00 5.67 0.00 0.00 0.00 0.00 19.3 0.00 0.00 0.00
M8       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
M9       99.2 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.72 0.00 0.00 0.00
Total    57.9 6.16 7.12 8.03 2.01 9.85 2.86 1.24 0.78 0.00 3.94 0.00 0.01 0.02


phase2. Total Wire Length = 1937004.54
phase2. Layer M1 wire length = 89535.62
phase2. Layer M2 wire length = 694581.58
phase2. Layer M3 wire length = 530500.14
phase2. Layer M4 wire length = 212480.23
phase2. Layer M5 wire length = 246330.69
phase2. Layer M6 wire length = 65169.21
phase2. Layer M7 wire length = 90925.32
phase2. Layer M8 wire length = 5279.85
phase2. Layer M9 wire length = 2201.91
phase2. Total Number of Contacts = 296217
phase2. Via VIA12C count = 157691
phase2. Via VIA23C count = 111254
phase2. Via VIA34C count = 14464
phase2. Via VIA45C count = 9898
phase2. Via VIA56C count = 1609
phase2. Via VIA67C count = 1182
phase2. Via VIA78C count = 93
phase2. Via VIA89C count = 26
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:03 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  124  Alloctr  125  Proc 2289 
phase3. Routing result:
phase3. Both Dirs: Overflow =   296 Max = 2 GRCs =   360 (0.15%)
phase3. H routing: Overflow =   296 Max = 2 (GRCs =  1) GRCs =   360 (0.30%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   293 Max = 2 (GRCs =  1) GRCs =   357 (0.30%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       80.7 10.6 4.70 1.98 0.02 0.74 0.24 0.07 0.03 0.00 0.58 0.00 0.00 0.19
M2       6.40 14.5 23.9 26.1 18.0 8.04 2.34 0.43 0.07 0.00 0.00 0.00 0.00 0.00
M3       7.71 10.4 15.7 15.3 0.00 16.1 12.1 9.63 6.45 0.00 6.29 0.00 0.00 0.00
M4       43.2 19.1 18.7 8.96 0.00 5.96 2.52 0.86 0.43 0.00 0.09 0.00 0.00 0.00
M5       35.7 0.00 0.00 11.6 0.00 39.5 6.90 0.00 0.00 0.00 6.22 0.00 0.00 0.00
M6       79.7 0.00 0.00 7.36 0.00 11.3 1.22 0.00 0.00 0.00 0.34 0.00 0.00 0.00
M7       75.0 0.00 0.00 0.00 0.00 5.74 0.00 0.00 0.00 0.00 19.2 0.00 0.00 0.00
M8       98.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.60 0.00 0.00 0.00
M9       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.70 0.00 0.00 0.00
Total    58.0 6.15 7.09 8.02 2.03 9.81 2.84 1.23 0.78 0.00 3.92 0.00 0.00 0.02


phase3. Total Wire Length = 1935250.72
phase3. Layer M1 wire length = 89652.67
phase3. Layer M2 wire length = 693760.42
phase3. Layer M3 wire length = 529345.89
phase3. Layer M4 wire length = 212484.58
phase3. Layer M5 wire length = 246485.28
phase3. Layer M6 wire length = 65281.57
phase3. Layer M7 wire length = 90758.56
phase3. Layer M8 wire length = 5279.85
phase3. Layer M9 wire length = 2201.91
phase3. Total Number of Contacts = 296277
phase3. Via VIA12C count = 157718
phase3. Via VIA23C count = 111202
phase3. Via VIA34C count = 14528
phase3. Via VIA45C count = 9915
phase3. Via VIA56C count = 1613
phase3. Via VIA67C count = 1182
phase3. Via VIA78C count = 93
phase3. Via VIA89C count = 26
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:46 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:46 total=0:00:46
[End of Whole Chip Routing] Stage (MB): Used   55  Alloctr   55  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  124  Alloctr  125  Proc 2289 

Congestion utilization per direction:
Average vertical track utilization   = 22.75 %
Peak    vertical track utilization   = 86.67 %
Average horizontal track utilization = 29.84 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -9  Alloctr   -8  Proc    0 
[GR: Done] Total (MB): Used  118  Alloctr  120  Proc 2289 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:48 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:47 total=0:00:48
[GR: Done] Stage (MB): Used   57  Alloctr   58  Proc    0 
[GR: Done] Total (MB): Used  118  Alloctr  120  Proc 2289 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:51 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:50 total=0:00:51
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   95  Proc 2289 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Track Assign: Read routes] Total (MB): Used  107  Alloctr  108  Proc 2289 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 133271 of 381550


[Track Assign: Iteration 0] Elapsed real time: 0:00:12 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Track Assign: Iteration 0] Stage (MB): Used   11  Alloctr   16  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  106  Alloctr  112  Proc 2289 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:25 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[Track Assign: Iteration 1] Stage (MB): Used   11  Alloctr   16  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  105  Alloctr  112  Proc 2289 

Number of wires with overlap after iteration 1 = 54188 of 311387


Wire length and via report:
---------------------------
Number of M1 wires: 20772                POLYCON: 0
Number of M2 wires: 183963               VIA12C: 160656
Number of M3 wires: 88553                VIA23C: 144573
Number of M4 wires: 10723                VIA34C: 16479
Number of M5 wires: 5657                 VIA45C: 9991
Number of M6 wires: 1028                 VIA56C: 1621
Number of M7 wires: 628                  VIA67C: 1154
Number of M8 wires: 49           VIA78C: 93
Number of M9 wires: 14           VIA89C: 22
Total number of wires: 311387            vias: 334589

Total M1 wire length: 79765.4
Total M2 wire length: 677173.2
Total M3 wire length: 555648.2
Total M4 wire length: 233251.7
Total M5 wire length: 245707.8
Total M6 wire length: 67062.9
Total M7 wire length: 90533.7
Total M8 wire length: 5275.1
Total M9 wire length: 2197.0
Total wire length: 1956614.9

Longest M1 wire length: 271.4
Longest M2 wire length: 321.3
Longest M3 wire length: 509.4
Longest M4 wire length: 478.1
Longest M5 wire length: 556.2
Longest M6 wire length: 571.5
Longest M7 wire length: 660.5
Longest M8 wire length: 325.1
Longest M9 wire length: 318.7


[Track Assign: Done] Elapsed real time: 0:00:30 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Track Assign: Done] Stage (MB): Used    5  Alloctr    6  Proc    0 
[Track Assign: Done] Total (MB): Used  100  Alloctr  101  Proc 2289 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 2289 
Total number of nets = 47259, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1225 Partitions, Violations = 0
Routed  6/1225 Partitions, Violations = 32
Routed  12/1225 Partitions, Violations =        28
Routed  18/1225 Partitions, Violations =        39
Routed  24/1225 Partitions, Violations =        68
Routed  30/1225 Partitions, Violations =        67
Routed  36/1225 Partitions, Violations =        97
Routed  42/1225 Partitions, Violations =        109
Routed  48/1225 Partitions, Violations =        124
Routed  54/1225 Partitions, Violations =        121
Routed  60/1225 Partitions, Violations =        144
Routed  66/1225 Partitions, Violations =        167
Routed  72/1225 Partitions, Violations =        185
Routed  78/1225 Partitions, Violations =        194
Routed  84/1225 Partitions, Violations =        196
Routed  90/1225 Partitions, Violations =        183
Routed  96/1225 Partitions, Violations =        198
Routed  102/1225 Partitions, Violations =       196
Routed  108/1225 Partitions, Violations =       222
Routed  114/1225 Partitions, Violations =       242
Routed  120/1225 Partitions, Violations =       252
Routed  126/1225 Partitions, Violations =       268
Routed  132/1225 Partitions, Violations =       266
Routed  138/1225 Partitions, Violations =       297
Routed  144/1225 Partitions, Violations =       292
Routed  150/1225 Partitions, Violations =       317
Routed  156/1225 Partitions, Violations =       335
Routed  162/1225 Partitions, Violations =       318
Routed  168/1225 Partitions, Violations =       325
Routed  174/1225 Partitions, Violations =       315
Routed  180/1225 Partitions, Violations =       328
Routed  186/1225 Partitions, Violations =       348
Routed  192/1225 Partitions, Violations =       348
Routed  198/1225 Partitions, Violations =       338
Routed  204/1225 Partitions, Violations =       363
Routed  210/1225 Partitions, Violations =       364
Routed  216/1225 Partitions, Violations =       395
Routed  222/1225 Partitions, Violations =       440
Routed  228/1225 Partitions, Violations =       463
Routed  234/1225 Partitions, Violations =       467
Routed  240/1225 Partitions, Violations =       448
Routed  246/1225 Partitions, Violations =       447
Routed  252/1225 Partitions, Violations =       474
Routed  258/1225 Partitions, Violations =       493
Routed  264/1225 Partitions, Violations =       484
Routed  270/1225 Partitions, Violations =       504
Routed  276/1225 Partitions, Violations =       507
Routed  282/1225 Partitions, Violations =       549
Routed  288/1225 Partitions, Violations =       573
Routed  294/1225 Partitions, Violations =       562
Routed  300/1225 Partitions, Violations =       559
Routed  306/1225 Partitions, Violations =       562
Routed  312/1225 Partitions, Violations =       547
Routed  318/1225 Partitions, Violations =       560
Routed  324/1225 Partitions, Violations =       573
Routed  330/1225 Partitions, Violations =       613
Routed  336/1225 Partitions, Violations =       648
Routed  342/1225 Partitions, Violations =       666
Routed  348/1225 Partitions, Violations =       660
Routed  354/1225 Partitions, Violations =       649
Routed  360/1225 Partitions, Violations =       638
Routed  366/1225 Partitions, Violations =       649
Routed  372/1225 Partitions, Violations =       676
Routed  378/1225 Partitions, Violations =       709
Routed  384/1225 Partitions, Violations =       731
Routed  390/1225 Partitions, Violations =       733
Routed  396/1225 Partitions, Violations =       765
Routed  402/1225 Partitions, Violations =       770
Routed  408/1225 Partitions, Violations =       770
Routed  414/1225 Partitions, Violations =       763
Routed  420/1225 Partitions, Violations =       755
Routed  426/1225 Partitions, Violations =       732
Routed  432/1225 Partitions, Violations =       729
Routed  438/1225 Partitions, Violations =       743
Routed  444/1225 Partitions, Violations =       758
Routed  450/1225 Partitions, Violations =       755
Routed  456/1225 Partitions, Violations =       775
Routed  462/1225 Partitions, Violations =       822
Routed  468/1225 Partitions, Violations =       865
Routed  474/1225 Partitions, Violations =       886
Routed  480/1225 Partitions, Violations =       907
Routed  486/1225 Partitions, Violations =       952
Routed  492/1225 Partitions, Violations =       946
Routed  498/1225 Partitions, Violations =       958
Routed  504/1225 Partitions, Violations =       922
Routed  510/1225 Partitions, Violations =       949
Routed  516/1225 Partitions, Violations =       946
Routed  522/1225 Partitions, Violations =       961
Routed  528/1225 Partitions, Violations =       1001
Routed  534/1225 Partitions, Violations =       1061
Routed  540/1225 Partitions, Violations =       1079
Routed  546/1225 Partitions, Violations =       1050
Routed  552/1225 Partitions, Violations =       1071
Routed  558/1225 Partitions, Violations =       1116
Routed  564/1225 Partitions, Violations =       1092
Routed  570/1225 Partitions, Violations =       1087
Routed  576/1225 Partitions, Violations =       1102
Routed  582/1225 Partitions, Violations =       1133
Routed  588/1225 Partitions, Violations =       1145
Routed  594/1225 Partitions, Violations =       1097
Routed  600/1225 Partitions, Violations =       1123
Routed  606/1225 Partitions, Violations =       1135
Routed  612/1225 Partitions, Violations =       1107
Routed  618/1225 Partitions, Violations =       1107
Routed  624/1225 Partitions, Violations =       1109
Routed  630/1225 Partitions, Violations =       1125
Routed  636/1225 Partitions, Violations =       1113
Routed  642/1225 Partitions, Violations =       1090
Routed  648/1225 Partitions, Violations =       1112
Routed  654/1225 Partitions, Violations =       1158
Routed  660/1225 Partitions, Violations =       1178
Routed  666/1225 Partitions, Violations =       1167
Routed  672/1225 Partitions, Violations =       1191
Routed  678/1225 Partitions, Violations =       1206
Routed  684/1225 Partitions, Violations =       1175
Routed  690/1225 Partitions, Violations =       1179
Routed  696/1225 Partitions, Violations =       1193
Routed  702/1225 Partitions, Violations =       1194
Routed  708/1225 Partitions, Violations =       1191
Routed  714/1225 Partitions, Violations =       1202
Routed  720/1225 Partitions, Violations =       1207
Routed  726/1225 Partitions, Violations =       1207
Routed  732/1225 Partitions, Violations =       1211
Routed  738/1225 Partitions, Violations =       1220
Routed  744/1225 Partitions, Violations =       1221
Routed  750/1225 Partitions, Violations =       1265
Routed  756/1225 Partitions, Violations =       1284
Routed  762/1225 Partitions, Violations =       1287
Routed  768/1225 Partitions, Violations =       1320
Routed  774/1225 Partitions, Violations =       1339
Routed  780/1225 Partitions, Violations =       1337
Routed  786/1225 Partitions, Violations =       1331
Routed  792/1225 Partitions, Violations =       1351
Routed  798/1225 Partitions, Violations =       1368
Routed  804/1225 Partitions, Violations =       1366
Routed  810/1225 Partitions, Violations =       1379
Routed  816/1225 Partitions, Violations =       1386
Routed  822/1225 Partitions, Violations =       1413
Routed  828/1225 Partitions, Violations =       1412
Routed  834/1225 Partitions, Violations =       1428
Routed  840/1225 Partitions, Violations =       1431
Routed  846/1225 Partitions, Violations =       1412
Routed  852/1225 Partitions, Violations =       1415
Routed  858/1225 Partitions, Violations =       1429
Routed  864/1225 Partitions, Violations =       1455
Routed  870/1225 Partitions, Violations =       1457
Routed  876/1225 Partitions, Violations =       1456
Routed  882/1225 Partitions, Violations =       1477
Routed  888/1225 Partitions, Violations =       1456
Routed  894/1225 Partitions, Violations =       1468
Routed  900/1225 Partitions, Violations =       1461
Routed  906/1225 Partitions, Violations =       1464
Routed  912/1225 Partitions, Violations =       1491
Routed  918/1225 Partitions, Violations =       1483
Routed  924/1225 Partitions, Violations =       1488
Routed  930/1225 Partitions, Violations =       1481
Routed  936/1225 Partitions, Violations =       1485
Routed  942/1225 Partitions, Violations =       1486
Routed  948/1225 Partitions, Violations =       1502
Routed  954/1225 Partitions, Violations =       1512
Routed  960/1225 Partitions, Violations =       1549
Routed  966/1225 Partitions, Violations =       1550
Routed  972/1225 Partitions, Violations =       1566
Routed  978/1225 Partitions, Violations =       1571
Routed  984/1225 Partitions, Violations =       1564
Routed  990/1225 Partitions, Violations =       1552
Routed  996/1225 Partitions, Violations =       1581
Routed  1002/1225 Partitions, Violations =      1611
Routed  1008/1225 Partitions, Violations =      1594
Routed  1014/1225 Partitions, Violations =      1617
Routed  1020/1225 Partitions, Violations =      1616
Routed  1026/1225 Partitions, Violations =      1615
Routed  1032/1225 Partitions, Violations =      1602
Routed  1038/1225 Partitions, Violations =      1568
Routed  1044/1225 Partitions, Violations =      1558
Routed  1050/1225 Partitions, Violations =      1574
Routed  1056/1225 Partitions, Violations =      1595
Routed  1062/1225 Partitions, Violations =      1608
Routed  1068/1225 Partitions, Violations =      1606
Routed  1074/1225 Partitions, Violations =      1588
Routed  1080/1225 Partitions, Violations =      1614
Routed  1086/1225 Partitions, Violations =      1624
Routed  1092/1225 Partitions, Violations =      1616
Routed  1098/1225 Partitions, Violations =      1623
Routed  1104/1225 Partitions, Violations =      1646
Routed  1110/1225 Partitions, Violations =      1655
Routed  1116/1225 Partitions, Violations =      1676
Routed  1122/1225 Partitions, Violations =      1675
Routed  1128/1225 Partitions, Violations =      1702
Routed  1134/1225 Partitions, Violations =      1702
Routed  1140/1225 Partitions, Violations =      1692
Routed  1146/1225 Partitions, Violations =      1708
Routed  1152/1225 Partitions, Violations =      1691
Routed  1158/1225 Partitions, Violations =      1730
Routed  1164/1225 Partitions, Violations =      1735
Routed  1170/1225 Partitions, Violations =      1729
Routed  1176/1225 Partitions, Violations =      1729
Routed  1182/1225 Partitions, Violations =      1755
Routed  1188/1225 Partitions, Violations =      1746
Routed  1194/1225 Partitions, Violations =      1752
Routed  1200/1225 Partitions, Violations =      1738
Routed  1206/1225 Partitions, Violations =      1769
Routed  1212/1225 Partitions, Violations =      1746
Routed  1218/1225 Partitions, Violations =      1742
Routed  1224/1225 Partitions, Violations =      1733

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1733
        Diff net spacing : 696
        Diff net via-cut spacing : 1
        Less than minimum area : 58
        Same net spacing : 66
        Short : 841
        Internal-only types : 71

[Iter 0] Elapsed real time: 0:00:53 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:53 total=0:00:53
[Iter 0] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Iter 0] Total (MB): Used  118  Alloctr  120  Proc 2289 

End DR iteration 0 with 1225 parts

Start DR iteration 1: non-uniform partition
Routed  1/557 Partitions, Violations =  1725
Routed  2/557 Partitions, Violations =  1718
Routed  4/557 Partitions, Violations =  1702
Routed  6/557 Partitions, Violations =  1681
Routed  8/557 Partitions, Violations =  1670
Routed  10/557 Partitions, Violations = 1661
Routed  12/557 Partitions, Violations = 1649
Routed  14/557 Partitions, Violations = 1641
Routed  16/557 Partitions, Violations = 1635
Routed  18/557 Partitions, Violations = 1629
Routed  20/557 Partitions, Violations = 1623
Routed  22/557 Partitions, Violations = 1605
Routed  24/557 Partitions, Violations = 1579
Routed  26/557 Partitions, Violations = 1571
Routed  28/557 Partitions, Violations = 1558
Routed  30/557 Partitions, Violations = 1550
Routed  32/557 Partitions, Violations = 1544
Routed  34/557 Partitions, Violations = 1538
Routed  36/557 Partitions, Violations = 1532
Routed  38/557 Partitions, Violations = 1528
Routed  40/557 Partitions, Violations = 1522
Routed  42/557 Partitions, Violations = 1516
Routed  44/557 Partitions, Violations = 1512
Routed  46/557 Partitions, Violations = 1511
Routed  48/557 Partitions, Violations = 1506
Routed  50/557 Partitions, Violations = 1502
Routed  52/557 Partitions, Violations = 1495
Routed  54/557 Partitions, Violations = 1473
Routed  56/557 Partitions, Violations = 1461
Routed  58/557 Partitions, Violations = 1453
Routed  60/557 Partitions, Violations = 1446
Routed  62/557 Partitions, Violations = 1439
Routed  64/557 Partitions, Violations = 1434
Routed  66/557 Partitions, Violations = 1430
Routed  68/557 Partitions, Violations = 1424
Routed  70/557 Partitions, Violations = 1415
Routed  72/557 Partitions, Violations = 1410
Routed  74/557 Partitions, Violations = 1406
Routed  76/557 Partitions, Violations = 1395
Routed  78/557 Partitions, Violations = 1393
Routed  80/557 Partitions, Violations = 1386
Routed  82/557 Partitions, Violations = 1373
Routed  84/557 Partitions, Violations = 1371
Routed  86/557 Partitions, Violations = 1369
Routed  88/557 Partitions, Violations = 1364
Routed  90/557 Partitions, Violations = 1359
Routed  92/557 Partitions, Violations = 1356
Routed  94/557 Partitions, Violations = 1343
Routed  96/557 Partitions, Violations = 1332
Routed  98/557 Partitions, Violations = 1330
Routed  100/557 Partitions, Violations =        1328
Routed  102/557 Partitions, Violations =        1325
Routed  104/557 Partitions, Violations =        1323
Routed  106/557 Partitions, Violations =        1320
Routed  108/557 Partitions, Violations =        1318
Routed  110/557 Partitions, Violations =        1308
Routed  112/557 Partitions, Violations =        1299
Routed  114/557 Partitions, Violations =        1294
Routed  116/557 Partitions, Violations =        1292
Routed  118/557 Partitions, Violations =        1290
Routed  120/557 Partitions, Violations =        1288
Routed  122/557 Partitions, Violations =        1286
Routed  124/557 Partitions, Violations =        1284
Routed  126/557 Partitions, Violations =        1281
Routed  128/557 Partitions, Violations =        1264
Routed  130/557 Partitions, Violations =        1255
Routed  132/557 Partitions, Violations =        1253
Routed  134/557 Partitions, Violations =        1251
Routed  136/557 Partitions, Violations =        1240
Routed  138/557 Partitions, Violations =        1238
Routed  140/557 Partitions, Violations =        1231
Routed  142/557 Partitions, Violations =        1228
Routed  144/557 Partitions, Violations =        1224
Routed  146/557 Partitions, Violations =        1222
Routed  148/557 Partitions, Violations =        1219
Routed  150/557 Partitions, Violations =        1209
Routed  152/557 Partitions, Violations =        1201
Routed  154/557 Partitions, Violations =        1199
Routed  156/557 Partitions, Violations =        1195
Routed  158/557 Partitions, Violations =        1178
Routed  160/557 Partitions, Violations =        1163
Routed  162/557 Partitions, Violations =        1144
Routed  164/557 Partitions, Violations =        1129
Routed  166/557 Partitions, Violations =        1115
Routed  168/557 Partitions, Violations =        1103
Routed  170/557 Partitions, Violations =        1090
Routed  172/557 Partitions, Violations =        1073
Routed  174/557 Partitions, Violations =        1060
Routed  176/557 Partitions, Violations =        1047
Routed  178/557 Partitions, Violations =        1033
Routed  180/557 Partitions, Violations =        1021
Routed  182/557 Partitions, Violations =        1008
Routed  184/557 Partitions, Violations =        994
Routed  186/557 Partitions, Violations =        982
Routed  188/557 Partitions, Violations =        968
Routed  190/557 Partitions, Violations =        957
Routed  192/557 Partitions, Violations =        945
Routed  194/557 Partitions, Violations =        934
Routed  196/557 Partitions, Violations =        926
Routed  198/557 Partitions, Violations =        913
Routed  200/557 Partitions, Violations =        905
Routed  202/557 Partitions, Violations =        897
Routed  204/557 Partitions, Violations =        886
Routed  206/557 Partitions, Violations =        878
Routed  208/557 Partitions, Violations =        867
Routed  210/557 Partitions, Violations =        859
Routed  212/557 Partitions, Violations =        847
Routed  214/557 Partitions, Violations =        834
Routed  216/557 Partitions, Violations =        826
Routed  218/557 Partitions, Violations =        817
Routed  220/557 Partitions, Violations =        809
Routed  222/557 Partitions, Violations =        801
Routed  224/557 Partitions, Violations =        788
Routed  226/557 Partitions, Violations =        782
Routed  228/557 Partitions, Violations =        776
Routed  230/557 Partitions, Violations =        767
Routed  232/557 Partitions, Violations =        760
Routed  234/557 Partitions, Violations =        752
Routed  236/557 Partitions, Violations =        745
Routed  238/557 Partitions, Violations =        739
Routed  240/557 Partitions, Violations =        732
Routed  242/557 Partitions, Violations =        722
Routed  244/557 Partitions, Violations =        715
Routed  246/557 Partitions, Violations =        707
Routed  248/557 Partitions, Violations =        701
Routed  250/557 Partitions, Violations =        695
Routed  252/557 Partitions, Violations =        691
Routed  254/557 Partitions, Violations =        685
Routed  256/557 Partitions, Violations =        679
Routed  258/557 Partitions, Violations =        673
Routed  260/557 Partitions, Violations =        665
Routed  262/557 Partitions, Violations =        659
Routed  264/557 Partitions, Violations =        653
Routed  266/557 Partitions, Violations =        645
Routed  268/557 Partitions, Violations =        636
Routed  270/557 Partitions, Violations =        630
Routed  272/557 Partitions, Violations =        622
Routed  274/557 Partitions, Violations =        613
Routed  276/557 Partitions, Violations =        607
Routed  278/557 Partitions, Violations =        598
Routed  280/557 Partitions, Violations =        592
Routed  282/557 Partitions, Violations =        586
Routed  284/557 Partitions, Violations =        579
Routed  286/557 Partitions, Violations =        572
Routed  288/557 Partitions, Violations =        566
Routed  290/557 Partitions, Violations =        556
Routed  292/557 Partitions, Violations =        550
Routed  294/557 Partitions, Violations =        544
Routed  296/557 Partitions, Violations =        537
Routed  298/557 Partitions, Violations =        526
Routed  300/557 Partitions, Violations =        520
Routed  302/557 Partitions, Violations =        513
Routed  304/557 Partitions, Violations =        506
Routed  306/557 Partitions, Violations =        501
Routed  308/557 Partitions, Violations =        494
Routed  310/557 Partitions, Violations =        488
Routed  312/557 Partitions, Violations =        482
Routed  314/557 Partitions, Violations =        476
Routed  316/557 Partitions, Violations =        470
Routed  318/557 Partitions, Violations =        464
Routed  320/557 Partitions, Violations =        458
Routed  322/557 Partitions, Violations =        449
Routed  324/557 Partitions, Violations =        443
Routed  326/557 Partitions, Violations =        437
Routed  328/557 Partitions, Violations =        429
Routed  330/557 Partitions, Violations =        423
Routed  332/557 Partitions, Violations =        417
Routed  334/557 Partitions, Violations =        411
Routed  336/557 Partitions, Violations =        405
Routed  338/557 Partitions, Violations =        399
Routed  340/557 Partitions, Violations =        393
Routed  342/557 Partitions, Violations =        385
Routed  344/557 Partitions, Violations =        379
Routed  346/557 Partitions, Violations =        373
Routed  348/557 Partitions, Violations =        367
Routed  350/557 Partitions, Violations =        357
Routed  352/557 Partitions, Violations =        351
Routed  354/557 Partitions, Violations =        345
Routed  356/557 Partitions, Violations =        338
Routed  358/557 Partitions, Violations =        333
Routed  360/557 Partitions, Violations =        329
Routed  362/557 Partitions, Violations =        325
Routed  364/557 Partitions, Violations =        321
Routed  366/557 Partitions, Violations =        317
Routed  368/557 Partitions, Violations =        313
Routed  370/557 Partitions, Violations =        309
Routed  372/557 Partitions, Violations =        305
Routed  374/557 Partitions, Violations =        301
Routed  376/557 Partitions, Violations =        297
Routed  378/557 Partitions, Violations =        293
Routed  380/557 Partitions, Violations =        289
Routed  382/557 Partitions, Violations =        285
Routed  384/557 Partitions, Violations =        281
Routed  386/557 Partitions, Violations =        277
Routed  388/557 Partitions, Violations =        272
Routed  390/557 Partitions, Violations =        268
Routed  392/557 Partitions, Violations =        264
Routed  394/557 Partitions, Violations =        260
Routed  396/557 Partitions, Violations =        255
Routed  398/557 Partitions, Violations =        251
Routed  400/557 Partitions, Violations =        247
Routed  402/557 Partitions, Violations =        243
Routed  404/557 Partitions, Violations =        239
Routed  406/557 Partitions, Violations =        235
Routed  408/557 Partitions, Violations =        231
Routed  410/557 Partitions, Violations =        227
Routed  412/557 Partitions, Violations =        221
Routed  414/557 Partitions, Violations =        217
Routed  416/557 Partitions, Violations =        213
Routed  418/557 Partitions, Violations =        209
Routed  420/557 Partitions, Violations =        205
Routed  422/557 Partitions, Violations =        201
Routed  424/557 Partitions, Violations =        197
Routed  426/557 Partitions, Violations =        193
Routed  428/557 Partitions, Violations =        189
Routed  430/557 Partitions, Violations =        185
Routed  432/557 Partitions, Violations =        181
Routed  434/557 Partitions, Violations =        177
Routed  436/557 Partitions, Violations =        171
Routed  438/557 Partitions, Violations =        167
Routed  440/557 Partitions, Violations =        162
Routed  442/557 Partitions, Violations =        156
Routed  444/557 Partitions, Violations =        152
Routed  446/557 Partitions, Violations =        144
Routed  448/557 Partitions, Violations =        141
Routed  450/557 Partitions, Violations =        137
Routed  452/557 Partitions, Violations =        133
Routed  454/557 Partitions, Violations =        129
Routed  456/557 Partitions, Violations =        123
Routed  458/557 Partitions, Violations =        121
Routed  460/557 Partitions, Violations =        119
Routed  462/557 Partitions, Violations =        117
Routed  464/557 Partitions, Violations =        115
Routed  466/557 Partitions, Violations =        113
Routed  468/557 Partitions, Violations =        110
Routed  470/557 Partitions, Violations =        108
Routed  472/557 Partitions, Violations =        106
Routed  474/557 Partitions, Violations =        104
Routed  476/557 Partitions, Violations =        102
Routed  478/557 Partitions, Violations =        100
Routed  480/557 Partitions, Violations =        95
Routed  482/557 Partitions, Violations =        93
Routed  484/557 Partitions, Violations =        90
Routed  486/557 Partitions, Violations =        88
Routed  488/557 Partitions, Violations =        86
Routed  490/557 Partitions, Violations =        84
Routed  492/557 Partitions, Violations =        82
Routed  494/557 Partitions, Violations =        80
Routed  496/557 Partitions, Violations =        77
Routed  498/557 Partitions, Violations =        75
Routed  500/557 Partitions, Violations =        73
Routed  502/557 Partitions, Violations =        71
Routed  504/557 Partitions, Violations =        70
Routed  506/557 Partitions, Violations =        68
Routed  508/557 Partitions, Violations =        66
Routed  510/557 Partitions, Violations =        64
Routed  512/557 Partitions, Violations =        62
Routed  514/557 Partitions, Violations =        61
Routed  516/557 Partitions, Violations =        59
Routed  518/557 Partitions, Violations =        57
Routed  520/557 Partitions, Violations =        55
Routed  522/557 Partitions, Violations =        53
Routed  524/557 Partitions, Violations =        51
Routed  526/557 Partitions, Violations =        49
Routed  528/557 Partitions, Violations =        47
Routed  530/557 Partitions, Violations =        45
Routed  532/557 Partitions, Violations =        43
Routed  534/557 Partitions, Violations =        41
Routed  536/557 Partitions, Violations =        38
Routed  538/557 Partitions, Violations =        36
Routed  540/557 Partitions, Violations =        34
Routed  542/557 Partitions, Violations =        31
Routed  544/557 Partitions, Violations =        29
Routed  546/557 Partitions, Violations =        27
Routed  548/557 Partitions, Violations =        25
Routed  550/557 Partitions, Violations =        23
Routed  552/557 Partitions, Violations =        21
Routed  554/557 Partitions, Violations =        19
Routed  556/557 Partitions, Violations =        17

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        Less than minimum area : 5
        Internal-only types : 11

[Iter 1] Elapsed real time: 0:00:58 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[Iter 1] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used  118  Alloctr  120  Proc 2289 

End DR iteration 1 with 557 parts

Start DR iteration 2: non-uniform partition
Routed  1/14 Partitions, Violations =   14
Routed  2/14 Partitions, Violations =   12
Routed  3/14 Partitions, Violations =   11
Routed  4/14 Partitions, Violations =   10
Routed  5/14 Partitions, Violations =   9
Routed  6/14 Partitions, Violations =   8
Routed  7/14 Partitions, Violations =   7
Routed  8/14 Partitions, Violations =   6
Routed  9/14 Partitions, Violations =   5
Routed  10/14 Partitions, Violations =  4
Routed  11/14 Partitions, Violations =  3
Routed  12/14 Partitions, Violations =  2
Routed  13/14 Partitions, Violations =  1
Routed  14/14 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:58 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[Iter 2] Stage (MB): Used   18  Alloctr   19  Proc    0 
[Iter 2] Total (MB): Used  118  Alloctr  120  Proc 2289 

End DR iteration 2 with 14 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:58 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[DR] Stage (MB): Used    5  Alloctr    5  Proc    0 
[DR] Total (MB): Used  105  Alloctr  106  Proc 2289 
[DR: Done] Elapsed real time: 0:00:58 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:58
[DR: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[DR: Done] Total (MB): Used  105  Alloctr  106  Proc 2289 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2024147 micron
Total Number of Contacts =             341473
Total Number of Wires =                338398
Total Number of PtConns =              24804
Total Number of Routed Wires =       338398
Total Routed Wire Length =           2018209 micron
Total Number of Routed Contacts =       341473
        Layer          M1 :      85901 micron
        Layer          M2 :     683851 micron
        Layer          M3 :     582086 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246937 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143717
        Via   VIA23C(rot) :          3
        Via        VIA12B :        633
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141135

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341473 vias)
 
    Layer VIA1       =  0.00% (0      / 162843  vias)
        Un-optimized = 100.00% (162843  vias)
    Layer VIA2       =  0.00% (0      / 143720  vias)
        Un-optimized = 100.00% (143720  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341473 vias)
 
    Layer VIA1       =  0.00% (0      / 162843  vias)
    Layer VIA2       =  0.00% (0      / 143720  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341473 vias)
 
    Layer VIA1       =  0.00% (0      / 162843  vias)
        Un-optimized = 100.00% (162843  vias)
    Layer VIA2       =  0.00% (0      / 143720  vias)
        Un-optimized = 100.00% (143720  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 

Total number of nets = 47259
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon Mar  6 16:13:13 2017
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -skip_initial_route -effort medium
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Mon Mar  6 16:13:13 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 16:13:56 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.97
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.02
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3210
  Leaf Cell Count:              45452
  Buf/Inv Cell Count:            3797
  Buf Cell Count:                 440
  Inv Cell Count:                3357
  CT Buf/Inv Cell Count:          229
  Combinational Cell Count:     38265
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   297525.660828
  Noncombinational Area:
                        171795.456142
  Buf/Inv Area:          25735.680469
  Total Buffer Area:          7023.51
  Total Inverter Area:       18712.17
  Macro/Black Box Area:      0.000000
  Net Area:              89660.323414
  Net XLength        :     1019758.00
  Net YLength        :     1009582.50
  -----------------------------------
  Cell Area:            469321.116970
  Design Area:          558981.440384
  Net Length        :      2029340.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         47490
  Nets With Violations:            55
  Max Trans Violations:            22
  Max Cap Violations:              48
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.75
  Logic Optimization:                 76.82
  Mapping Optimization:              311.86
  -----------------------------------------
  Overall Compile Time:              615.15
  Overall Compile Wall Clock Time:   629.51

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.02  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0124 TNS: 0.0214  Number of Violating Path: 2
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 55
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Mon Mar  6 16:13:57 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0124  TNS: 0.0214  Number of Violating Paths: 2

  Nets with DRC Violations: 55
  Total moveable cell area: 465964.6
  Total fixed cell area: 3356.5
  Total physical cell area: 469321.1
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  469323.0      0.00       0.0     489.6                          
    0:00:04  469323.0      0.00       0.0     489.6                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  469337.7      0.00       0.0     489.6 fpu_mul/i_m4stg_frac/n2865
    0:00:04  469337.7      0.00       0.0     489.6 fpu_mul/i_m4stg_frac/n2865
    0:00:04  469337.7      0.00       0.0     489.6 fpu_mul/i_m4stg_frac/n2865
    0:00:05  469337.7      0.00       0.0     472.1 bw_r_rf16x160/n3262      
    0:00:05  469337.7      0.00       0.0     457.4 bw_r_rf16x160/n1798      
    0:00:05  469337.7      0.00       0.0     428.5 bw_r_rf16x160/n71        
    0:00:05  469337.7      0.00       0.0     395.9 bw_r_rf16x160/n1930      
    0:00:06  469352.5      0.00       0.0     395.9 fpu_mul/i_m4stg_frac/n2870
    0:00:06  469352.5      0.00       0.0     395.9 fpu_mul/i_m4stg_frac/n2870
    0:00:06  469352.5      0.00       0.0     395.9 fpu_mul/i_m4stg_frac/n2870
    0:00:06  469352.5      0.00       0.0     358.5 bw_r_rf16x160/n48        
    0:00:06  469352.5      0.00       0.0     347.0 bw_r_rf16x160/n1927      
    0:00:06  469352.5      0.00       0.0     331.4 bw_r_rf16x160/n680       
    0:00:06  469352.5      0.00       0.0     309.2 bw_r_rf16x160/n3608      
    0:00:06  469352.5      0.00       0.0     302.3 bw_r_rf16x160/n3724      
    0:00:06  469352.5      0.00       0.0     292.8 bw_r_rf16x160/n60        
    0:00:07  469352.5      0.00       0.0     274.9 bw_r_rf16x160/n1761      
    0:00:07  469352.5      0.00       0.0     272.1 bw_r_rf16x160/n3714      
    0:00:07  469365.4      0.00       0.0     272.1 bw_r_rf16x160/n37        
    0:00:07  469365.4      0.00       0.0     268.3 bw_r_rf16x160/n1893      
    0:00:07  469365.4      0.00       0.0     268.3 bw_r_rf16x160/n34        
    0:00:07  469365.4      0.00       0.0     264.3 bw_r_rf16x160/n116       
    0:00:08  469380.1      0.00       0.0     264.3 fpu_mul/i_m4stg_frac/n2850
    0:00:08  469380.1      0.00       0.0     264.3 fpu_mul/i_m4stg_frac/n2850
    0:00:08  469380.1      0.00       0.0     264.3 fpu_mul/i_m4stg_frac/n2850
    0:00:08  469380.1      0.00       0.0     264.3 bw_r_rf16x160/n65        
    0:00:08  469380.1      0.00       0.0     264.3 bw_r_rf16x160/n27        
    0:00:08  469380.1      0.00       0.0     256.0 bw_r_rf16x160/n417       

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  469380.1      0.00       0.0     230.4 bw_r_rf16x160/n1862      
    0:00:08  469380.1      0.00       0.0     211.9 bw_r_rf16x160/n1788      
    0:00:08  469380.1      0.00       0.0     197.2 bw_r_rf16x160/n3726      
    0:00:08  469380.1      0.00       0.0     183.2 bw_r_rf16x160/n1755      
    0:00:08  469380.1      0.00       0.0     172.1 bw_r_rf16x160/n3722      
    0:00:09  469380.1      0.00       0.0     161.1 bw_r_rf16x160/n1624      
    0:00:09  469380.1      0.00       0.0     150.5 bw_r_rf16x160/n2         
    0:00:09  469380.1      0.00       0.0     140.3 fpu_mul/fpu_mul_frac_dp/n32
    0:00:09  469380.1      0.00       0.0     130.7 bw_r_rf16x160/n38        
    0:00:09  469380.1      0.00       0.0     121.2 bw_r_rf16x160/n3283      
    0:00:09  469380.1      0.00       0.0     112.1 bw_r_rf16x160/n3663      
    0:00:09  469380.1      0.00       0.0     103.4 bw_r_rf16x160/n58        
    0:00:09  469380.1      0.00       0.0      95.0 bw_r_rf16x160/n1903      
    0:00:09  469380.1      0.00       0.0      87.5 bw_r_rf16x160/n1873      
    0:00:09  469380.1      0.00       0.0      80.0 bw_r_rf16x160/n35        
    0:00:09  469384.7      0.00       0.0      72.7 bw_r_rf16x160/n21        
    0:00:09  469384.7      0.00       0.0      65.5 fpu_mul/i_m4stg_frac/ary1_a0/n1416
    0:00:09  469384.7      0.00       0.0      58.4 bw_r_rf16x160/n3693      
    0:00:10  469384.7      0.00       0.0      52.0 bw_r_rf16x160/n1931      
    0:00:10  469384.7      0.00       0.0      45.9 bw_r_rf16x160/n236       
    0:00:10  469389.3      0.00       0.0      40.0 fpu_add/fpu_add_frac_dp/n320
    0:00:10  469390.2      0.00       0.0      34.5 fpu_mul/i_m4stg_frac/n8  
    0:00:10  469390.2      0.00       0.0      29.7 bw_r_rf16x160/n3549      
    0:00:10  469390.2      0.00       0.0      25.8 fpu_mul/i_m4stg_frac/ary1_a0/n1467
    0:00:10  469391.2      0.00       0.0      22.9 fpu_div/fpu_div_frac_dp/n58
    0:00:10  469391.2      0.00       0.0      20.0 bw_r_rf16x160/n1770      
    0:00:10  469391.2      0.00       0.0      17.8 bw_r_rf16x160/n3691      
    0:00:10  469391.2      0.00       0.0      15.6 bw_r_rf16x160/n55        
    0:00:10  469391.2      0.00       0.0      13.9 bw_r_rf16x160/n26        

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:14:08 2017
****************************************
Std cell utilization: 48.27%  (509322/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 48.09%  (505680/(1055070-3647))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        509322   sites, (non-fixed:505680 fixed:3642)
                      45455    cells, (non-fixed:45217  fixed:238)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3647     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  4.76 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:14:08 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 15 (out of 45217) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:14:08 2017
****************************************

avg cell displacement:    0.836 um ( 0.29 row height)
max cell displacement:    0.907 um ( 0.31 row height)
std deviation:            0.102 um ( 0.04 row height)
number of cell moved:         3 cells (out of 45217 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Legalizing 13 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:14:08 2017
****************************************

avg cell displacement:    2.315 um ( 0.80 row height)
max cell displacement:    2.880 um ( 1.00 row height)
std deviation:            0.383 um ( 0.13 row height)
number of cell moved:         6 cells (out of 45217 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(997200,994960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(997200,994960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Split 3 nets of total 3 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Mon Mar  6 16:14:20 2017
ROPT:    Running Stage 1 Eco Route             Mon Mar  6 16:14:20 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:05 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Extraction] Stage (MB): Used   81  Alloctr   81  Proc    0 
[ECO: Extraction] Total (MB): Used   92  Alloctr   93  Proc 2289 
Num of eco nets = 47262
Num of open eco nets = 70
[ECO: Init] Elapsed real time: 0:00:05 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Init] Stage (MB): Used   84  Alloctr   84  Proc    0 
[ECO: Init] Total (MB): Used   95  Alloctr   96  Proc 2289 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   99  Alloctr  100  Proc 2289 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,997.20,994.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build Tech Data] Total (MB): Used  116  Alloctr  117  Proc 2289 
Net statistics:
Total number of nets     = 47262
Number of nets to route  = 70
Number of single or zero port nets = 38
Number of nets with min-layer-mode soft = 237
Number of nets with min-layer-mode soft-cost-medium = 237
Number of nets with max-layer-mode hard = 235
70 nets are partially connected,
 of which 70 are detail routed and 0 are global routed.
47154 nets are fully connected,
 of which 47154 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   15  Alloctr   15  Proc    0 
[End of Build All Nets] Total (MB): Used  132  Alloctr  133  Proc 2289 
Average gCell capacity  3.17     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.01  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.25  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 1074330
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  133  Alloctr  134  Proc 2289 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   26  Alloctr   27  Proc    0 
[End of Build Data] Total (MB): Used  134  Alloctr  136  Proc 2289 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  136  Proc 2289 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  136  Proc 2289 
Initial. Routing result:
Initial. Both Dirs: Overflow =   821 Max = 6 GRCs =   828 (0.35%)
Initial. H routing: Overflow =   720 Max = 2 (GRCs = 14) GRCs =   776 (0.65%)
Initial. V routing: Overflow =   101 Max = 6 (GRCs =  1) GRCs =    52 (0.04%)
Initial. M1         Overflow =    28 Max = 1 (GRCs = 28) GRCs =    28 (0.02%)
Initial. M2         Overflow =   100 Max = 6 (GRCs =  1) GRCs =    51 (0.04%)
Initial. M3         Overflow =   680 Max = 2 (GRCs = 14) GRCs =   734 (0.61%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =    11 Max = 1 (GRCs =  9) GRCs =    14 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       83.2 9.97 3.96 1.61 0.02 0.54 0.17 0.05 0.01 0.00 0.41 0.00 0.00 0.02
M2       7.21 16.9 26.3 25.8 15.5 6.29 1.52 0.24 0.02 0.00 0.02 0.02 0.02 0.01
M3       7.40 9.80 14.7 14.7 0.00 16.3 12.5 10.4 7.16 0.00 6.37 0.00 0.48 0.01
M4       42.1 18.8 18.7 9.15 0.00 6.19 2.93 1.19 0.66 0.00 0.10 0.00 0.00 0.00
M5       37.1 0.00 0.00 11.7 0.00 38.7 6.69 0.00 0.00 0.00 5.68 0.00 0.00 0.01
M6       79.9 0.00 0.00 7.26 0.00 11.1 1.28 0.00 0.00 0.00 0.34 0.00 0.00 0.00
M7       75.3 0.00 0.00 0.00 0.00 5.72 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       97.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 2.03 0.00 0.00 0.00
M9       98.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.09 0.00 0.00 0.00
Total    55.7 6.65 7.64 8.42 1.86 10.1 3.00 1.43 0.94 0.00 4.08 0.00 0.06 0.01


Initial. Total Wire Length = 77.08
Initial. Layer M1 wire length = 5.76
Initial. Layer M2 wire length = 42.72
Initial. Layer M3 wire length = 28.61
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 55
Initial. Via VIA12C count = 27
Initial. Via VIA23C count = 28
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  136  Proc 2289 
phase1. Routing result:
phase1. Both Dirs: Overflow =   819 Max = 6 GRCs =   826 (0.35%)
phase1. H routing: Overflow =   718 Max = 2 (GRCs = 14) GRCs =   774 (0.65%)
phase1. V routing: Overflow =   101 Max = 6 (GRCs =  1) GRCs =    52 (0.04%)
phase1. M1         Overflow =    27 Max = 1 (GRCs = 27) GRCs =    27 (0.02%)
phase1. M2         Overflow =   100 Max = 6 (GRCs =  1) GRCs =    51 (0.04%)
phase1. M3         Overflow =   679 Max = 2 (GRCs = 14) GRCs =   733 (0.61%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    11 Max = 1 (GRCs =  9) GRCs =    14 (0.01%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       83.2 9.97 3.96 1.61 0.02 0.54 0.17 0.05 0.01 0.00 0.41 0.00 0.00 0.02
M2       7.22 16.9 26.3 25.8 15.5 6.28 1.52 0.24 0.02 0.00 0.02 0.02 0.02 0.01
M3       7.41 9.81 14.7 14.7 0.00 16.3 12.5 10.4 7.15 0.00 6.37 0.00 0.48 0.01
M4       42.1 18.8 18.7 9.15 0.00 6.19 2.93 1.19 0.66 0.00 0.10 0.00 0.00 0.00
M5       37.1 0.00 0.00 11.7 0.00 38.7 6.69 0.00 0.00 0.00 5.68 0.00 0.00 0.01
M6       79.9 0.00 0.00 7.26 0.00 11.1 1.28 0.00 0.00 0.00 0.34 0.00 0.00 0.00
M7       75.3 0.00 0.00 0.00 0.00 5.72 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       97.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 2.03 0.00 0.00 0.00
M9       98.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.09 0.00 0.00 0.00
Total    55.7 6.65 7.64 8.42 1.86 10.1 3.00 1.43 0.94 0.00 4.08 0.00 0.06 0.01


phase1. Total Wire Length = 72.29
phase1. Layer M1 wire length = 5.76
phase1. Layer M2 wire length = 39.20
phase1. Layer M3 wire length = 27.32
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 56
phase1. Via VIA12C count = 27
phase1. Via VIA23C count = 29
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  135  Alloctr  136  Proc 2289 
phase2. Routing result:
phase2. Both Dirs: Overflow =   819 Max = 6 GRCs =   826 (0.35%)
phase2. H routing: Overflow =   718 Max = 2 (GRCs = 14) GRCs =   774 (0.65%)
phase2. V routing: Overflow =   101 Max = 6 (GRCs =  1) GRCs =    52 (0.04%)
phase2. M1         Overflow =    27 Max = 1 (GRCs = 27) GRCs =    27 (0.02%)
phase2. M2         Overflow =   100 Max = 6 (GRCs =  1) GRCs =    51 (0.04%)
phase2. M3         Overflow =   679 Max = 2 (GRCs = 14) GRCs =   733 (0.61%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =    11 Max = 1 (GRCs =  9) GRCs =    14 (0.01%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       83.2 9.97 3.96 1.61 0.02 0.54 0.17 0.05 0.01 0.00 0.41 0.00 0.00 0.02
M2       7.22 16.9 26.3 25.8 15.5 6.28 1.52 0.24 0.02 0.00 0.02 0.02 0.02 0.01
M3       7.41 9.81 14.7 14.7 0.00 16.3 12.5 10.4 7.15 0.00 6.37 0.00 0.48 0.01
M4       42.1 18.8 18.7 9.15 0.00 6.19 2.93 1.19 0.66 0.00 0.10 0.00 0.00 0.00
M5       37.1 0.00 0.00 11.7 0.00 38.7 6.69 0.00 0.00 0.00 5.68 0.00 0.00 0.01
M6       79.9 0.00 0.00 7.26 0.00 11.1 1.28 0.00 0.00 0.00 0.34 0.00 0.00 0.00
M7       75.3 0.00 0.00 0.00 0.00 5.72 0.00 0.00 0.00 0.00 18.9 0.00 0.00 0.00
M8       97.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 2.03 0.00 0.00 0.00
M9       98.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 1.09 0.00 0.00 0.00
Total    55.7 6.65 7.64 8.42 1.86 10.1 3.00 1.43 0.94 0.00 4.08 0.00 0.06 0.01


phase2. Total Wire Length = 72.29
phase2. Layer M1 wire length = 5.76
phase2. Layer M2 wire length = 39.20
phase2. Layer M3 wire length = 27.32
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 56
phase2. Via VIA12C count = 27
phase2. Via VIA23C count = 29
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used   26  Alloctr   27  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  136  Proc 2289 

Congestion utilization per direction:
Average vertical track utilization   = 21.82 %
Peak    vertical track utilization   = 106.67 %
Average horizontal track utilization = 29.76 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -8  Alloctr   -9  Proc    0 
[GR: Done] Total (MB): Used  130  Alloctr  131  Proc 2289 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   30  Alloctr   30  Proc    0 
[GR: Done] Total (MB): Used  130  Alloctr  131  Proc 2289 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    7  Alloctr    8  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  109  Proc 2289 
[ECO: GR] Elapsed real time: 0:00:10 
[ECO: GR] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[ECO: GR] Stage (MB): Used   96  Alloctr   96  Proc    0 
[ECO: GR] Total (MB): Used  107  Alloctr  109  Proc 2289 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used  108  Alloctr  109  Proc 2289 

Start initial assignment
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 97 of 250


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  108  Alloctr  109  Proc 2289 

Reroute to fix overlaps
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  108  Alloctr  109  Proc 2289 

Number of wires with overlap after iteration 1 = 69 of 192


Wire length and via report:
---------------------------
Number of M1 wires: 56           POLYCON: 0
Number of M2 wires: 82           VIA12C: 87
Number of M3 wires: 54           VIA23C: 91
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 192               vias: 178

Total M1 wire length: 18.6
Total M2 wire length: 81.5
Total M3 wire length: 71.1
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 171.2

Longest M1 wire length: 1.1
Longest M2 wire length: 5.1
Longest M3 wire length: 3.2
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  103  Alloctr  105  Proc 2289 
[ECO: CDR] Elapsed real time: 0:00:11 
[ECO: CDR] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:11
[ECO: CDR] Stage (MB): Used   92  Alloctr   92  Proc    0 
[ECO: CDR] Total (MB): Used  103  Alloctr  105  Proc 2289 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/81 Partitions, Violations =   17
Checked 3/81 Partitions, Violations =   21
Checked 6/81 Partitions, Violations =   24
Checked 9/81 Partitions, Violations =   31
Checked 12/81 Partitions, Violations =  92
Checked 15/81 Partitions, Violations =  106
Checked 18/81 Partitions, Violations =  111
Checked 21/81 Partitions, Violations =  114
Checked 24/81 Partitions, Violations =  126
Checked 27/81 Partitions, Violations =  135
Checked 30/81 Partitions, Violations =  240
Checked 33/81 Partitions, Violations =  242
Checked 36/81 Partitions, Violations =  242
Checked 39/81 Partitions, Violations =  264
Checked 42/81 Partitions, Violations =  300
Checked 45/81 Partitions, Violations =  310
Checked 48/81 Partitions, Violations =  343
Checked 51/81 Partitions, Violations =  345
Checked 54/81 Partitions, Violations =  346
Checked 57/81 Partitions, Violations =  363
Checked 60/81 Partitions, Violations =  369
Checked 63/81 Partitions, Violations =  374
Checked 66/81 Partitions, Violations =  377
Checked 69/81 Partitions, Violations =  380
Checked 72/81 Partitions, Violations =  382
Checked 75/81 Partitions, Violations =  382
Checked 78/81 Partitions, Violations =  382
Checked 81/81 Partitions, Violations =  394

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      394

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  118  Alloctr  119  Proc 2289 

Total Wire Length =                    2024284 micron
Total Number of Contacts =             341535
Total Number of Wires =                338412
Total Number of PtConns =              24903
Total Number of Routed Wires =       338412
Total Routed Wire Length =           2018320 micron
Total Number of Routed Contacts =       341535
        Layer          M1 :      85990 micron
        Layer          M2 :     683859 micron
        Layer          M3 :     582126 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246937 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143773
        Via   VIA23C(rot) :          3
        Via        VIA12B :        633
        Via   VIA12B(rot) :      20898
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141145

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341535 vias)
 
    Layer VIA1       =  0.00% (0      / 162849  vias)
        Un-optimized = 100.00% (162849  vias)
    Layer VIA2       =  0.00% (0      / 143776  vias)
        Un-optimized = 100.00% (143776  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341535 vias)
 
    Layer VIA1       =  0.00% (0      / 162849  vias)
    Layer VIA2       =  0.00% (0      / 143776  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341535 vias)
 
    Layer VIA1       =  0.00% (0      / 162849  vias)
        Un-optimized = 100.00% (162849  vias)
    Layer VIA2       =  0.00% (0      / 143776  vias)
        Un-optimized = 100.00% (143776  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
Total number of nets = 47262, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/101 Partitions, Violations =  366
Routed  2/101 Partitions, Violations =  344
Routed  3/101 Partitions, Violations =  333
Routed  4/101 Partitions, Violations =  315
Routed  5/101 Partitions, Violations =  308
Routed  6/101 Partitions, Violations =  301
Routed  7/101 Partitions, Violations =  292
Routed  8/101 Partitions, Violations =  284
Routed  9/101 Partitions, Violations =  276
Routed  10/101 Partitions, Violations = 267
Routed  11/101 Partitions, Violations = 258
Routed  12/101 Partitions, Violations = 254
Routed  13/101 Partitions, Violations = 248
Routed  14/101 Partitions, Violations = 242
Routed  15/101 Partitions, Violations = 233
Routed  16/101 Partitions, Violations = 219
Routed  17/101 Partitions, Violations = 216
Routed  18/101 Partitions, Violations = 212
Routed  19/101 Partitions, Violations = 209
Routed  20/101 Partitions, Violations = 206
Routed  21/101 Partitions, Violations = 202
Routed  22/101 Partitions, Violations = 199
Routed  23/101 Partitions, Violations = 196
Routed  24/101 Partitions, Violations = 193
Routed  25/101 Partitions, Violations = 190
Routed  26/101 Partitions, Violations = 187
Routed  27/101 Partitions, Violations = 183
Routed  28/101 Partitions, Violations = 180
Routed  29/101 Partitions, Violations = 168
Routed  30/101 Partitions, Violations = 165
Routed  31/101 Partitions, Violations = 162
Routed  32/101 Partitions, Violations = 157
Routed  33/101 Partitions, Violations = 154
Routed  34/101 Partitions, Violations = 146
Routed  35/101 Partitions, Violations = 143
Routed  36/101 Partitions, Violations = 138
Routed  37/101 Partitions, Violations = 130
Routed  38/101 Partitions, Violations = 127
Routed  39/101 Partitions, Violations = 120
Routed  40/101 Partitions, Violations = 115
Routed  41/101 Partitions, Violations = 113
Routed  42/101 Partitions, Violations = 107
Routed  43/101 Partitions, Violations = 104
Routed  44/101 Partitions, Violations = 102
Routed  45/101 Partitions, Violations = 98
Routed  46/101 Partitions, Violations = 93
Routed  47/101 Partitions, Violations = 91
Routed  48/101 Partitions, Violations = 89
Routed  49/101 Partitions, Violations = 82
Routed  50/101 Partitions, Violations = 79
Routed  51/101 Partitions, Violations = 77
Routed  52/101 Partitions, Violations = 75
Routed  53/101 Partitions, Violations = 73
Routed  54/101 Partitions, Violations = 71
Routed  55/101 Partitions, Violations = 69
Routed  56/101 Partitions, Violations = 55
Routed  57/101 Partitions, Violations = 51
Routed  58/101 Partitions, Violations = 49
Routed  59/101 Partitions, Violations = 48
Routed  60/101 Partitions, Violations = 47
Routed  61/101 Partitions, Violations = 44
Routed  62/101 Partitions, Violations = 41
Routed  63/101 Partitions, Violations = 40
Routed  64/101 Partitions, Violations = 39
Routed  65/101 Partitions, Violations = 38
Routed  66/101 Partitions, Violations = 37
Routed  67/101 Partitions, Violations = 36
Routed  68/101 Partitions, Violations = 35
Routed  69/101 Partitions, Violations = 34
Routed  70/101 Partitions, Violations = 33
Routed  71/101 Partitions, Violations = 32
Routed  72/101 Partitions, Violations = 31
Routed  73/101 Partitions, Violations = 30
Routed  74/101 Partitions, Violations = 29
Routed  75/101 Partitions, Violations = 28
Routed  76/101 Partitions, Violations = 27
Routed  77/101 Partitions, Violations = 26
Routed  78/101 Partitions, Violations = 25
Routed  79/101 Partitions, Violations = 24
Routed  80/101 Partitions, Violations = 23
Routed  81/101 Partitions, Violations = 22
Routed  82/101 Partitions, Violations = 21
Routed  83/101 Partitions, Violations = 20
Routed  84/101 Partitions, Violations = 19
Routed  85/101 Partitions, Violations = 18
Routed  86/101 Partitions, Violations = 17
Routed  87/101 Partitions, Violations = 16
Routed  88/101 Partitions, Violations = 15
Routed  89/101 Partitions, Violations = 14
Routed  90/101 Partitions, Violations = 13
Routed  91/101 Partitions, Violations = 12
Routed  92/101 Partitions, Violations = 11
Routed  93/101 Partitions, Violations = 10
Routed  94/101 Partitions, Violations = 9
Routed  95/101 Partitions, Violations = 8
Routed  96/101 Partitions, Violations = 7
Routed  97/101 Partitions, Violations = 6
Routed  98/101 Partitions, Violations = 5
Routed  99/101 Partitions, Violations = 4
Routed  100/101 Partitions, Violations =        3
Routed  101/101 Partitions, Violations =        2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:15 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used  118  Alloctr  119  Proc 2289 

End DR iteration 0 with 101 parts

Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used  118  Alloctr  119  Proc 2289 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    2024305 micron
Total Number of Contacts =             341510
Total Number of Wires =                338494
Total Number of PtConns =              24893
Total Number of Routed Wires =       338494
Total Routed Wire Length =           2018341 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85959 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Dr init] Total (MB): Used  110  Alloctr  112  Proc 2289 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  111  Alloctr  113  Proc 2289 
[DR] Elapsed real time: 0:00:16 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  104  Alloctr  106  Proc 2289 
[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  104  Alloctr  106  Proc 2289 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = bw_r_rf16x160/n2
Net 2 = bw_r_rf16x160/n4
Net 3 = bw_r_rf16x160/n21
Net 4 = bw_r_rf16x160/n26
Net 5 = bw_r_rf16x160/n27
Net 6 = bw_r_rf16x160/n29
Net 7 = bw_r_rf16x160/n34
Net 8 = bw_r_rf16x160/n35
Net 9 = fpu_mul/i_m4stg_frac/ary1_a1/n4384
Net 10 = fpu_mul/i_m4stg_frac/ary1_a1/n4280
Net 11 = fpu_mul/i_m4stg_frac/ary1_a1/n4281
Net 12 = fpu_mul/i_m4stg_frac/ary1_a1/n3458
Net 13 = fpu_mul/i_m4stg_frac/ary1_a1/n3418
Net 14 = fpu_mul/i_m4stg_frac/ary1_a1/n3421
Net 15 = fpu_mul/i_m4stg_frac/ary1_a1/n3277
Net 16 = fpu_mul/i_m4stg_frac/n217
Net 17 = fpu_mul/i_m4stg_frac/n218
Net 18 = fpu_mul/i_m4stg_frac/n219
Net 19 = fpu_mul/i_m4stg_frac/ary1_a1/n83
Net 20 = fpu_mul/i_m4stg_frac/ary1_a0/n2779
Net 21 = fpu_mul/i_m4stg_frac/ary1_a0/n2426
Net 22 = fpu_mul/i_m4stg_frac/ary1_a0/n2360
Net 23 = fpu_mul/i_m4stg_frac/ary1_a0/n2353
Net 24 = fpu_mul/i_m4stg_frac/ary1_a0/n2190
Net 25 = fpu_mul/i_m4stg_frac/ary1_a0/n2048
Net 26 = fpu_mul/i_m4stg_frac/ary1_a0/n1980
Net 27 = fpu_mul/i_m4stg_frac/ary1_a0/n1467
Net 28 = fpu_mul/i_m4stg_frac/ary1_a0/n1416
Net 29 = fpu_mul/i_m4stg_frac/ary1_a0/n1277
Net 30 = fpu_mul/i_m4stg_frac/ary1_a0/n702
Net 31 = fpu_mul/i_m4stg_frac/ary1_a0/n719
Net 32 = fpu_mul/i_m4stg_frac/ary1_a0/n149
Net 33 = fpu_div/fpu_div_frac_dp/n3637
Net 34 = fpu_div/fpu_div_frac_dp/n2076
Net 35 = fpu_div/fpu_div_frac_dp/n693
Net 36 = fpu_div/fpu_div_frac_dp/n342
Net 37 = fpu_div/fpu_div_frac_dp/n58
Net 38 = fpu_div/fpu_div_frac_dp/n63
Net 39 = fpu_div/fpu_div_frac_dp/div_frac_add_in2[15]
Net 40 = fpu_div/fpu_div_frac_dp/div_frac_add_in2[43]
Net 41 = fpu_div/fpu_div_frac_dp/div_frac_in2[17]
Net 42 = fpu_div/fpu_div_frac_dp/div_frac_in1[54]
Net 43 = fpu_mul/i_m4stg_frac/n2870
Net 44 = fpu_mul/i_m4stg_frac/n2850
Net 45 = fpu_mul/i_m4stg_frac/n2865
Net 46 = fpu_mul/i_m4stg_frac/addin_cout[16]
Net 47 = fpu_mul/i_m4stg_frac/b14[2]
Net 48 = fpu_mul/fpu_mul_frac_dp/n3557
Net 49 = fpu_mul/fpu_mul_frac_dp/n2988
Net 50 = fpu_mul/fpu_mul_frac_dp/n692
Net 51 = fpu_mul/fpu_mul_frac_dp/n92
Net 52 = fpu_mul/fpu_mul_frac_dp/n32
Net 53 = fpu_mul/fpu_mul_frac_dp/m4stg_sh_cnt[0]
Net 54 = fpu_mul/fpu_mul_frac_dp/mul_frac_in2[16]
Net 55 = fpu_add/fpu_add_frac_dp/n7994
Net 56 = fpu_add/fpu_add_frac_dp/n5914
Net 57 = fpu_add/fpu_add_frac_dp/n4656
Net 58 = fpu_add/fpu_add_frac_dp/n3976
Net 59 = fpu_add/fpu_add_frac_dp/n1791
Net 60 = fpu_add/fpu_add_frac_dp/n320
Net 61 = fpu_add/fpu_add_frac_dp/n2850
Net 62 = fpu_add/fpu_add_frac_dp/n2866
Net 63 = fpu_add/fpu_add_frac_dp/a5stg_rndadd[19]
Net 64 = fpu_add/fpu_add_frac_dp/a4stg_shl_data[53]
Net 65 = fpu_add/fpu_add_frac_dp/a4stg_shl_cnt_dec54_1[0]
Net 66 = fpu_add/fpu_add_frac_dp/a3stg_expdec[29]
Net 67 = fpu_add/fpu_add_frac_dp/a3stg_expdec[20]
Net 68 = fpu_add/fpu_add_frac_dp/a3stg_ld0_frac[22]
Net 69 = fpu_add/fpu_add_frac_dp/a3stg_ld0_frac[44]
Net 70 = fpu_add/fpu_add_frac_dp/a2stg_shr_cnt_0[1]
Net 71 = fpu_add/fpu_add_frac_dp/a2stg_frac2a[54]
Net 72 = fpu_add/fpu_add_frac_dp/a2stg_frac2[42]
Net 73 = fpu_add/fpu_add_frac_dp/a2stg_frac2[36]
Net 74 = fpu_add/fpu_add_frac_dp/a1stg_in2a[11]
Net 75 = fpu_add/fpu_add_frac_dp/a1stg_in2a[32]
Net 76 = fpu_add/fpu_add_frac_dp/a1stg_in2[26]
Net 77 = fpu_add/fpu_add_frac_dp/a1stg_in2[25]
Net 78 = fpu_add/fpu_add_frac_dp/a1stg_in2[19]
Net 79 = fpu_add/fpu_add_frac_dp/a1stg_in1a[28]
Net 80 = fpu_add/fpu_add_frac_dp/a1stg_in1a[16]
Net 81 = fpu_add/fpu_add_frac_dp/a1stg_in1a[4]
Net 82 = fpu_add/fpu_add_frac_dp/a1stg_in2[55]
Net 83 = fpu_add/fpu_add_frac_dp/a1stg_in1[16]
Net 84 = fpu_div/fpu_div_ctl/div_frac_in1_50_0_neq_0
Net 85 = fpu_div/div_expadd1_in2_exp_in2_sng
Net 86 = fpu_mul/n887
Net 87 = fpu_mul/n415
Net 88 = fpu_mul/fpu_mul_ctl/m2stg_ld0_1[4]
Net 89 = fpu_add/fpu_add_exp_dp/a1stg_in1a[52]
Net 90 = fpu_add/fpu_add_exp_dp/a2stg_expadd_in2[6]
Net 91 = fpu_add/fpu_add_exp_dp/a2stg_expa[7]
Net 92 = fpu_add/fpu_add_ctl/a1stg_in2_53_32_neq_0
Net 93 = fpu_add/fpu_add_ctl/a1stg_in1_51
Net 94 = fpu_add/fpu_add_ctl/a1stg_id[4]
Net 95 = bw_r_rf16x160/n3750
Net 96 = bw_r_rf16x160/n3751
Net 97 = bw_r_rf16x160/n3752
Net 98 = bw_r_rf16x160/n3714
Net 99 = bw_r_rf16x160/n3722
Net 100 = bw_r_rf16x160/n3724
.... and 89 other nets
Total number of changed nets = 189 (out of 47262)

[DR: Done] Elapsed real time: 0:00:16 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used  104  Alloctr  105  Proc 2289 
[ECO: DR] Elapsed real time: 0:00:28 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:28
[ECO: DR] Stage (MB): Used   93  Alloctr   93  Proc    0 
[ECO: DR] Total (MB): Used  104  Alloctr  105  Proc 2289 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2024305 micron
Total Number of Contacts =             341510
Total Number of Wires =                338494
Total Number of PtConns =              24893
Total Number of Routed Wires =       338494
Total Routed Wire Length =           2018341 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85959 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 

Total number of nets = 47262
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    2024305 micron
Total Number of Contacts =             341510
Total Number of Wires =                338494
Total Number of PtConns =              24893
Total Number of Routed Wires =       338494
Total Routed Wire Length =           2018341 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85959 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 189 nets
[ECO: End] Elapsed real time: 0:00:29 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:27 total=0:00:29
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   12  Alloctr   14  Proc 2289 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Mon Mar  6 16:14:49 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 16:15:30 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3210
  Leaf Cell Count:              45455
  Buf/Inv Cell Count:            3800
  Buf Cell Count:                 443
  Inv Cell Count:                3357
  CT Buf/Inv Cell Count:          229
  Combinational Cell Count:     38268
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   297595.702425
  Noncombinational Area:
                        171795.456142
  Buf/Inv Area:          25790.976468
  Total Buffer Area:          7076.97
  Total Inverter Area:       18714.01
  Macro/Black Box Area:      0.000000
  Net Area:              89661.057380
  Net XLength        :     1019754.75
  Net YLength        :     1009587.38
  -----------------------------------
  Cell Area:            469391.158567
  Design Area:          559052.215947
  Net Length        :      2029342.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         47493
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.75
  Logic Optimization:                 76.82
  Mapping Optimization:              319.05
  -----------------------------------------
  Overall Compile Time:              622.88
  Overall Compile Wall Clock Time:   637.47

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 16:15:31 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3210
  Leaf Cell Count:              45455
  Buf/Inv Cell Count:            3800
  Buf Cell Count:                 443
  Inv Cell Count:                3357
  CT Buf/Inv Cell Count:          229
  Combinational Cell Count:     38268
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   297595.702425
  Noncombinational Area:
                        171795.456142
  Buf/Inv Area:          25790.976468
  Total Buffer Area:          7076.97
  Total Inverter Area:       18714.01
  Macro/Black Box Area:      0.000000
  Net Area:              89661.057380
  Net XLength        :     1019754.75
  Net YLength        :     1009587.38
  -----------------------------------
  Cell Area:            469391.158567
  Design Area:          559052.215947
  Net Length        :      2029342.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         47493
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.75
  Logic Optimization:                 76.82
  Mapping Optimization:              319.05
  -----------------------------------------
  Overall Compile Time:              622.88
  Overall Compile Wall Clock Time:   637.47

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Mon Mar  6 16:15:31 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 466034.7
  Total fixed cell area: 3356.5
  Total physical cell area: 469391.2
  Core area: (5000 5000 992200 989960)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:15:36 2017
****************************************
Std cell utilization: 48.27%  (509322/(1055070-0))
(Non-fixed + Fixed)
Std cell utilization: 48.09%  (505680/(1055070-3647))
(Non-fixed only)
Chip area:            1055070  sites, bbox (5.00 5.00 992.20 989.96) um
Std cell area:        509322   sites, (non-fixed:505680 fixed:3642)
                      45455    cells, (non-fixed:45217  fixed:238)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      3647     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  4.76 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 342)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:15:36 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 45217) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 16:15:36 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 342 horizontal rows
    11 pre-routes for placement blockage/checking
    483 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(997200,994960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(997200,994960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Mon Mar  6 16:15:42 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon Mar  6 16:15:44 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:05 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Extraction] Stage (MB): Used   81  Alloctr   81  Proc    0 
[ECO: Extraction] Total (MB): Used   94  Alloctr   95  Proc 2297 
Num of eco nets = 47262
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:06 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: Init] Stage (MB): Used   84  Alloctr   84  Proc    0 
[ECO: Init] Total (MB): Used   97  Alloctr   98  Proc 2297 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/81 Partitions, Violations =   0
Checked 3/81 Partitions, Violations =   0
Checked 6/81 Partitions, Violations =   0
Checked 9/81 Partitions, Violations =   0
Checked 12/81 Partitions, Violations =  0
Checked 15/81 Partitions, Violations =  0
Checked 18/81 Partitions, Violations =  0
Checked 21/81 Partitions, Violations =  0
Checked 24/81 Partitions, Violations =  0
Checked 27/81 Partitions, Violations =  0
Checked 30/81 Partitions, Violations =  0
Checked 33/81 Partitions, Violations =  0
Checked 36/81 Partitions, Violations =  0
Checked 39/81 Partitions, Violations =  0
Checked 42/81 Partitions, Violations =  0
Checked 45/81 Partitions, Violations =  0
Checked 48/81 Partitions, Violations =  0
Checked 51/81 Partitions, Violations =  0
Checked 54/81 Partitions, Violations =  0
Checked 57/81 Partitions, Violations =  0
Checked 60/81 Partitions, Violations =  0
Checked 63/81 Partitions, Violations =  0
Checked 66/81 Partitions, Violations =  0
Checked 69/81 Partitions, Violations =  0
Checked 72/81 Partitions, Violations =  0
Checked 75/81 Partitions, Violations =  0
Checked 78/81 Partitions, Violations =  0
Checked 81/81 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:14 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  120  Alloctr  121  Proc 2297 

Total Wire Length =                    2024307 micron
Total Number of Contacts =             341510
Total Number of Wires =                338498
Total Number of PtConns =              24893
Total Number of Routed Wires =       338498
Total Routed Wire Length =           2018344 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85961 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    2024307 micron
Total Number of Contacts =             341510
Total Number of Wires =                338498
Total Number of PtConns =              24893
Total Number of Routed Wires =       338498
Total Routed Wire Length =           2018344 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85961 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:15 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 2297 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used  113  Alloctr  114  Proc 2297 
[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR] Stage (MB): Used    8  Alloctr    9  Proc    0 
[DR] Total (MB): Used  106  Alloctr  107  Proc 2297 
[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used    8  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  106  Alloctr  107  Proc 2297 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 47262)

[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[DR: Done] Stage (MB): Used    8  Alloctr    9  Proc    0 
[DR: Done] Total (MB): Used  106  Alloctr  107  Proc 2297 
[ECO: DR] Elapsed real time: 0:00:22 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[ECO: DR] Stage (MB): Used   93  Alloctr   93  Proc    0 
[ECO: DR] Total (MB): Used  106  Alloctr  107  Proc 2297 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    2024307 micron
Total Number of Contacts =             341510
Total Number of Wires =                338498
Total Number of PtConns =              24893
Total Number of Routed Wires =       338498
Total Routed Wire Length =           2018344 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85961 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 

Total number of nets = 47262
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    2024307 micron
Total Number of Contacts =             341510
Total Number of Wires =                338498
Total Number of PtConns =              24893
Total Number of Routed Wires =       338498
Total Routed Wire Length =           2018344 micron
Total Number of Routed Contacts =       341510
        Layer          M1 :      85961 micron
        Layer          M2 :     683881 micron
        Layer          M3 :     582164 micron
        Layer          M4 :     256498 micron
        Layer          M5 :     246930 micron
        Layer          M6 :      71979 micron
        Layer          M7 :      89492 micron
        Layer          M8 :       5224 micron
        Layer          M9 :       2178 micron
        Via        VIA89C :         22
        Via   VIA78C(rot) :         92
        Via        VIA67C :       1153
        Via        VIA56C :         96
        Via   VIA56C(rot) :       1810
        Via        VIA45C :      10141
        Via        VIA34C :        923
        Via   VIA34C(rot) :      20673
        Via        VIA23C :     143763
        Via   VIA23C(rot) :          3
        Via        VIA12B :        641
        Via   VIA12B(rot) :      20902
        Via        VIA12C :        173
        Via   VIA12C(rot) :     141118

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
  Total double via conversion rate    =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 341510 vias)
 
    Layer VIA1       =  0.00% (0      / 162834  vias)
        Un-optimized = 100.00% (162834  vias)
    Layer VIA2       =  0.00% (0      / 143766  vias)
        Un-optimized = 100.00% (143766  vias)
    Layer VIA3       =  0.00% (0      / 21596   vias)
        Un-optimized = 100.00% (21596   vias)
    Layer VIA4       =  0.00% (0      / 10141   vias)
        Un-optimized = 100.00% (10141   vias)
    Layer VIA5       =  0.00% (0      / 1906    vias)
        Un-optimized = 100.00% (1906    vias)
    Layer VIA6       =  0.00% (0      / 1153    vias)
        Un-optimized = 100.00% (1153    vias)
    Layer VIA7       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA8       =  0.00% (0      / 22      vias)
        Un-optimized = 100.00% (22      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:22 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used   14  Alloctr   15  Proc 2297 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon Mar  6 16:16:07 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'gclk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 16:16:46 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3210
  Leaf Cell Count:              45455
  Buf/Inv Cell Count:            3800
  Buf Cell Count:                 443
  Inv Cell Count:                3357
  CT Buf/Inv Cell Count:          229
  Combinational Cell Count:     38268
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   297595.702425
  Noncombinational Area:
                        171795.456142
  Buf/Inv Area:          25790.976468
  Total Buffer Area:          7076.97
  Total Inverter Area:       18714.01
  Macro/Black Box Area:      0.000000
  Net Area:              89661.057380
  Net XLength        :     1019754.75
  Net YLength        :     1009587.38
  -----------------------------------
  Cell Area:            469391.158567
  Design Area:          559052.215947
  Net Length        :      2029342.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         47493
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.75
  Logic Optimization:                 76.82
  Mapping Optimization:              320.18
  -----------------------------------------
  Overall Compile Time:              624.56
  Overall Compile Wall Clock Time:   639.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> extract_rc -coupling_cap -routed_nets_only
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> write_parasitics -output outputs/parasitic_extract.spef -format SPEF
Information: design is either fully routed or in placement stage.
Cannot open 'outputs/parasitic_extract.spef.max' for write.
Error: Writing parasitics file failed. (RCEX-036)
0
icc_shell> 
icc_shell> 
icc_shell> write_sdf output/fpu_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/DREXEL/ekw47/ASIC_PROJECT/output/fpu_extracted.sdf' file. (UID-29)
0
icc_shell> 
icc_shell> 
icc_shell> write_sdc output/fpu_extracted.sdc
Error: Cannot write the 'output/fpu_extracted.sdc' script file. (UID-270)
0
icc_shell> 
icc_shell> 
icc_shell> write_verilog output/fpu_extracted.v
Error: Cannot open output verilog file output/fpu_extracted.v. (MW-012)
Write verilog failed.
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> report_placement_utilization > reports/fifo_route_util.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay min > reports/place_hold_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay max > reports/place_setup_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_qor > reports/place_qor.rpt
icc_shell> 
icc_shell> 
icc_shell> report_design > reports/place_design.rpt
icc_shell> 
icc_shell> 
icc_shell> report_summary> reports/place_summary.rpt
Error: unknown command 'report_summary>' (CMD-005)
icc_shell> 
icc_shell> 
icc_shell> report_power > reports/place_power.rpt
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> save_mw_cel -as fpu_extracted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_extracted. (UIG-5)
1
icc_shell> 
icc_shell> 
Thank you...
Exit IC Compiler!
