<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_ROM_time_synth.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_ROM" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="35,929.800 ns"></ZoomStartTime>
      <ZoomEndTime time="37,175.801 ns"></ZoomEndTime>
      <Cursor1Time time="36,529.800 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="215"></NameColumnWidth>
      <ValueColumnWidth column_width="90"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="33" />
   <wvobject fp_name="/tb_ROM/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/enable_CPU" type="array">
      <obj_property name="ElementShortName">enable_CPU[0:0]</obj_property>
      <obj_property name="ObjectShortName">enable_CPU[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/isc" type="array">
      <obj_property name="ElementShortName">isc[31:0]</obj_property>
      <obj_property name="ObjectShortName">isc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_rd_data" type="array">
      <obj_property name="ElementShortName">ram_rd_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rd_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/read_mem_out_inw" type="array">
      <obj_property name="ElementShortName">read_mem_out_inw[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_mem_out_inw[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/wr_en_i" type="logic">
      <obj_property name="ElementShortName">wr_en_i</obj_property>
      <obj_property name="ObjectShortName">wr_en_i</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ROM_clk" type="logic">
      <obj_property name="ElementShortName">ROM_clk</obj_property>
      <obj_property name="ObjectShortName">ROM_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ROM_en" type="logic">
      <obj_property name="ElementShortName">ROM_en</obj_property>
      <obj_property name="ObjectShortName">ROM_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ROM_rst" type="logic">
      <obj_property name="ElementShortName">ROM_rst</obj_property>
      <obj_property name="ObjectShortName">ROM_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/u_bluex_v_2_1_wrapper/bluex_v_2_1_i/BJT_0/branch_jump_flag" type="logic">
      <obj_property name="ElementShortName">branch_jump_flag</obj_property>
      <obj_property name="ObjectShortName">branch_jump_flag</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ROM_we" type="logic">
      <obj_property name="ElementShortName">ROM_we</obj_property>
      <obj_property name="ObjectShortName">ROM_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/current_addr" type="array">
      <obj_property name="ElementShortName">current_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">current_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_clk" type="logic">
      <obj_property name="ElementShortName">ram_clk</obj_property>
      <obj_property name="ObjectShortName">ram_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_en" type="logic">
      <obj_property name="ElementShortName">ram_en</obj_property>
      <obj_property name="ObjectShortName">ram_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_rst" type="logic">
      <obj_property name="ElementShortName">ram_rst</obj_property>
      <obj_property name="ObjectShortName">ram_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_we" type="array">
      <obj_property name="ElementShortName">ram_we[3:0]</obj_property>
      <obj_property name="ObjectShortName">ram_we[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ram_wr_data" type="array">
      <obj_property name="ElementShortName">ram_wr_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_wr_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/CPU_error" type="logic">
      <obj_property name="ElementShortName">CPU_error</obj_property>
      <obj_property name="ObjectShortName">CPU_error</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_addr" type="array">
      <obj_property name="ElementShortName">write_mem_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">write_mem_addr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_clk" type="logic">
      <obj_property name="ElementShortName">write_mem_clk</obj_property>
      <obj_property name="ObjectShortName">write_mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_data" type="array">
      <obj_property name="ElementShortName">write_mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">write_mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_en" type="logic">
      <obj_property name="ElementShortName">write_mem_en</obj_property>
      <obj_property name="ObjectShortName">write_mem_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_rst" type="logic">
      <obj_property name="ElementShortName">write_mem_rst</obj_property>
      <obj_property name="ObjectShortName">write_mem_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/write_mem_we" type="logic">
      <obj_property name="ElementShortName">write_mem_we</obj_property>
      <obj_property name="ObjectShortName">write_mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/ROM" type="array">
      <obj_property name="ElementShortName">ROM[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">ROM[31:0][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/RAM" type="array">
      <obj_property name="ElementShortName">RAM[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">RAM[31:0][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/PERIOD" type="array">
      <obj_property name="ElementShortName">PERIOD[31:0]</obj_property>
      <obj_property name="ObjectShortName">PERIOD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/MEM_UNIT" type="array">
      <obj_property name="ElementShortName">MEM_UNIT[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_UNIT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_ROM/u_bluex_v_2_1_wrapper/bluex_v_2_1_i/BJT_0/branch_isc" type="logic">
      <obj_property name="ElementShortName">branch_isc</obj_property>
      <obj_property name="ObjectShortName">branch_isc</obj_property>
   </wvobject>
</wave_config>
