Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb 20 16:30:00 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 4.587ns (23.462%)  route 14.964ns (76.538%))
  Logic Levels:           26  (LUT2=5 LUT3=4 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.840    -0.852    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X41Y111        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDCE (Prop_fdce_C_Q)         0.456    -0.396 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=166, routed)         0.733     0.337    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X40Y110        LUT2 (Prop_lut2_I1_O)        0.149     0.486 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_4/O
                         net (fo=16, routed)          0.687     1.173    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]_2
    SLICE_X41Y111        LUT4 (Prop_lut4_I2_O)        0.358     1.531 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_27/O
                         net (fo=4, routed)           0.470     2.001    i_ariane/i_cva6/commit_stage_i/stvec_q_reg[31]
    SLICE_X43Y109        LUT5 (Prop_lut5_I3_O)        0.326     2.327 f  i_ariane/i_cva6/commit_stage_i/i_/speculative_read_pointer_q[1]_i_7/O
                         net (fo=47, routed)          0.637     2.964    i_ariane/i_cva6/commit_stage_i/wfi_q_reg_0
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.124     3.088 f  i_ariane/i_cva6/commit_stage_i/i_/i___62_i_1/O
                         net (fo=12, routed)          0.801     3.889    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_op_commit_csr[1]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.150     4.039 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0/O
                         net (fo=1, routed)           0.408     4.448    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___77_i_7__0_n_0
    SLICE_X43Y109        LUT5 (Prop_lut5_I4_O)        0.348     4.796 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_100/O
                         net (fo=1, routed)           0.300     5.096    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_398
    SLICE_X45Y109        LUT3 (Prop_lut3_I2_O)        0.124     5.220 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_18/O
                         net (fo=3, routed)           0.288     5.508    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/stvec_q_reg[0]_3
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.632 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___76_i_5__0/O
                         net (fo=5, routed)           0.590     6.222    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X45Y110        LUT3 (Prop_lut3_I1_O)        0.124     6.346 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_3/O
                         net (fo=33, routed)          0.193     6.540    i_ariane/i_cva6/commit_stage_i/stval_q_reg[0]_2
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.664 f  i_ariane/i_cva6/commit_stage_i/i_/scause_q[1]_i_2/O
                         net (fo=8, routed)           0.576     7.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     7.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3/O
                         net (fo=4, routed)           0.661     8.025    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___23_i_3_n_0
    SLICE_X47Y112        LUT5 (Prop_lut5_I2_O)        0.124     8.149 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___109_i_1/O
                         net (fo=4, routed)           0.303     8.452    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_8
    SLICE_X47Y113        LUT6 (Prop_lut6_I5_O)        0.124     8.576 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/FSM_sequential_state_q[3]_i_13/O
                         net (fo=1, routed)           0.295     8.871    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X44Y113        LUT5 (Prop_lut5_I1_O)        0.124     8.995 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_4/O
                         net (fo=4, routed)           0.306     9.300    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_8_n_0
    SLICE_X45Y113        LUT2 (Prop_lut2_I1_O)        0.124     9.424 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_5/O
                         net (fo=1, routed)           0.667    10.091    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/operand_a_q[3]_i_24_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I2_O)        0.124    10.215 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=53, routed)          0.629    10.844    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q_reg[1][sbe][result][3]_1
    SLICE_X46Y115        LUT5 (Prop_lut5_I3_O)        0.116    10.960 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/mem_q[1][sbe][result][31]_i_4/O
                         net (fo=38, routed)          0.970    11.930    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q_reg[1][sbe][result][15]
    SLICE_X49Y115        LUT6 (Prop_lut6_I4_O)        0.328    12.258 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32/O
                         net (fo=1, routed)           0.884    13.142    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_32_n_0
    SLICE_X49Y119        LUT6 (Prop_lut6_I1_O)        0.124    13.266 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/asid_to_be_flushed[0]_i_18/O
                         net (fo=33, routed)          0.505    13.771    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_12_0[0]
    SLICE_X50Y119        LUT6 (Prop_lut6_I0_O)        0.124    13.895 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_330/O
                         net (fo=1, routed)           0.161    14.056    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_373
    SLICE_X50Y119        LUT6 (Prop_lut6_I5_O)        0.124    14.180 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_331/O
                         net (fo=3, routed)           0.602    14.782    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_634
    SLICE_X50Y118        LUT3 (Prop_lut3_I0_O)        0.124    14.906 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_4/O
                         net (fo=7, routed)           0.609    15.515    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X50Y114        LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_117/O
                         net (fo=6, routed)           0.519    16.158    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X46Y115        LUT5 (Prop_lut5_I0_O)        0.124    16.282 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT5_104/O
                         net (fo=3, routed)           0.609    16.891    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_434
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.124    17.015 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT2_37/O
                         net (fo=54, routed)          0.701    17.716    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n27_out
    SLICE_X37Y114        LUT5 (Prop_lut5_I0_O)        0.124    17.840 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_q[1][sbe][ex][cause][31]_i_1/O
                         net (fo=38, routed)          0.859    18.699    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][0]_1[0]
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.644    18.499    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X35Y118        FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]/C
                         clock pessimism              0.585    19.084    
                         clock uncertainty           -0.079    19.004    
    SLICE_X35Y118        FDCE (Setup_fdce_C_CE)      -0.205    18.799    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][ex][tval][17]
  -------------------------------------------------------------------
                         required time                         18.799    
                         arrival time                         -18.699    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.505ns  (logic 4.015ns (61.731%)  route 2.489ns (38.269%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.848     7.108    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X106Y76        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.459     7.567 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.489    10.057    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.613 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.613    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             16.373ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 0.580ns (18.835%)  route 2.499ns (81.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 18.411 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.734    -0.958    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X71Y2          FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.460     0.958    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X85Y5          LUT2 (Prop_lut2_I1_O)        0.124     1.082 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           1.040     2.121    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X83Y15         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16179, routed)       1.556    18.411    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X83Y15         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    18.979    
                         clock uncertainty           -0.079    18.899    
    SLICE_X83Y15         FDCE (Recov_fdce_C_CLR)     -0.405    18.494    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.494    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                 16.373    




