RTL.id_ex_reg_wen 1 0 0
RTL.ex_wb_val 1 7 0
RTL.ex_wb_rd 1 1 0
__auxvar5__recorder_sn_condmet 1 0 0
RTL.id_ex_op 1 1 0
__auxvar4__recorder 1 7 0
RTL.ex_wb_reg_wen 1 0 0
RTL.reg_0_w_stage 1 1 0
__auxvar0__delay_d_0 1 0 0
__auxvar0__delay_d_1 1 0 0
RTL.id_ex_rs2_val 1 0 0
RTL.id_ex_rs1_val 1 7 1
ILA.r0 1 7 0
__ENDED__ 1 0 0
__VLG_I_inst 1 7 0
RTL.id_ex_rd 1 1 0
RTL.reg_1_w_stage 1 1 0
RTL.registers[0] 1 7 0
__auxvar5__recorder 1 7 0
dummy_reset 1 0 0
__START__ 1 0 0
ILA.r1 1 7 0
RTL.registers[1] 1 7 0
rst 1 0 0
__ILA_I_inst 1 7 0
__auxvar4__recorder_sn_condmet 1 0 0
ppl_stage_ex 1 0 0
__RESETED__ 1 0 0
