m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Udemy_Processor_Course/verilog_code/simulation/modelsim
vtb
Z1 !s110 1713942240
!i10b 1
!s100 mgzfIFQWHn16QNgICg^4g2
IH8FIgQl;4PLDS1T;;8XKK1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1713942213
8D:/Udemy_Processor_Course/verilog_code/tb.v
FD:/Udemy_Processor_Course/verilog_code/tb.v
L0 33
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1713942240.000000
!s107 D:/Udemy_Processor_Course/verilog_code/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Udemy_Processor_Course/verilog_code|D:/Udemy_Processor_Course/verilog_code/tb.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/Udemy_Processor_Course/verilog_code
Z7 tCvgOpt 0
vtop
R1
!i10b 1
!s100 9cUmQ[0ceXhdDM_?86LdK1
Ii@S]ORMjSn11[^DHE7=650
R2
R0
w1713778516
8D:/Udemy_Processor_Course/verilog_code/top.v
FD:/Udemy_Processor_Course/verilog_code/top.v
L0 30
R3
r1
!s85 0
31
R4
!s107 D:/Udemy_Processor_Course/verilog_code/top.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/Udemy_Processor_Course/verilog_code|D:/Udemy_Processor_Course/verilog_code/top.v|
!i113 1
R5
R6
R7
