Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jun 11 18:23:24 2025
| Host         : com14-152 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MyClockTop_LED_control_sets_placed.rpt
| Design       : MyClockTop_LED
| Device       : xa7a75t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+--------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+------------------------+--------------------+------------------+----------------+
|  u_div/CLK     |                        | u_div/c1s_reg[0]_0 |                1 |              4 |
|  u_div/CLK     | u_time/sec1[3]_i_1_n_0 | u_div/c1s_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG |                        | u_div/c1s_reg[0]_0 |                7 |             28 |
+----------------+------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


