// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright (c) 2020-2023 TQ-Systems GmbH <u-boot@ew.tq-group.com>,
 * D-82229 Seefeld, Germany.
 */

#include "imx8mm-tqma8mqml-u-boot.dtsi"

/ {
	aliases {
		spi0 = &flexspi;
		spi1 = &ecspi1;
		spi2 = &ecspi2;
		spi3 = &ecspi3;
		usbgadget0 = &usbg1;
	};

	config {
		/* 32 kiB redundant env */
		u-boot,mmc-env-offset = <0x400000>;
		u-boot,mmc-env-offset-redundant = <0x410000>;
	};

	usbg1: usbg1 {
		compatible = "fsl,imx27-usb-gadget";
		dr_mode = "peripheral";
		chipidea,usb = <&usbotg1>;
	};
};

&ethphy0 {
	/* LED0: Link, LED2: activity */
	ti,led-function = <0x0100>;
	/* active low, LED0/2 driven by phy */
	ti,led-ctrl = <0x1010>;
};

&expander0 {
	/delete-node/ rst-usb-hub-hog;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpioled>,
		    <&pinctrl_gpiobutton>,
		    <&pinctrl_wdog>,
		    <&pinctrl_usb1_connector>;
};

&pinctrl_uart3 {
	u-boot,dm-spl;
	u-boot,dm-pre-proper;
};

&pinctrl_usdhc2_gpio {
	u-boot,dm-spl;
};

&pinctrl_usdhc2 {
	u-boot,dm-spl;
};

/*
 * USB OTG ID to support ci_udc_otg_phy_mode
 * needs USBNC CTRL2, bit DIG_ID_SEL configured
 */
&pinctrl_usb1_connector {
	fsl,pins = <MX8MM_IOMUXC_GPIO1_IO10_USB1_OTG_ID	0x1c0>;
};

&reg_usdhc2_vmmc {
	u-boot,dm-spl;
};

&usbmisc1 {
	u-boot,dm-spl;
};

&usbphynop1 {
	u-boot,dm-spl;
};

&usbotg1 {
	u-boot,dm-spl;
};

&usbmisc2 {
	u-boot,dm-spl;
};

&usbphynop2 {
	u-boot,dm-spl;
};

&usbotg2 {
	u-boot,dm-spl;
	extcon;
};

&usdhc1 {
	u-boot,dm-spl;
	assigned-clocks = <&clk IMX8MM_CLK_USDHC1>;
	assigned-clock-rates = <400000000>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_400M>;
};

&usdhc2 {
	u-boot,dm-spl;
	sd-uhs-sdr104;
	sd-uhs-ddr50;
	assigned-clocks = <&clk IMX8MM_CLK_USDHC2>;
	assigned-clock-rates = <400000000>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_400M>;
};

&wdog1 {
	status = "disabled";
};
