strict digraph "compose( ,  )" {
	node [label="\N"];
	"580:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f326b50>",
		fillcolor=springgreen,
		label="580:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"581:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326b10>",
		fillcolor=firebrick,
		label="581:NS
StateData0 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"580:IF" -> "581:NS"	 [cond="['StartIdle', 'StartData1', 'StartDrop']",
		label="(StartIdle | StartData1 | StartDrop)",
		lineno=580];
	"583:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f326c50>",
		fillcolor=springgreen,
		label="583:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"580:IF" -> "583:IF"	 [cond="['StartIdle', 'StartData1', 'StartDrop']",
		label="!((StartIdle | StartData1 | StartDrop))",
		lineno=580];
	"560:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32bad0>",
		fillcolor=firebrick,
		label="560:NS
StateIdle <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32bad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_543:AL"	 [def_var="['StateSFD', 'StateIdle', 'StateDrop', 'StatePreamble', 'StateData1', 'StateData0']",
		label="Leaf_543:AL"];
	"560:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"559:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f32b990>",
		fillcolor=springgreen,
		label="559:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"559:IF" -> "560:NS"	 [cond="['StartIdle']",
		label=StartIdle,
		lineno=559];
	"556:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f32b890>",
		fillcolor=springgreen,
		label="556:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"556:IF" -> "559:IF"	 [cond="['StartPreamble', 'StartSFD', 'StartDrop']",
		label="!((StartPreamble | StartSFD | StartDrop))",
		lineno=556];
	"557:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32b850>",
		fillcolor=firebrick,
		label="557:NS
StateIdle <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32b850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"556:IF" -> "557:NS"	 [cond="['StartPreamble', 'StartSFD', 'StartDrop']",
		label="(StartPreamble | StartSFD | StartDrop)",
		lineno=556];
	"563:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32bbd0>",
		fillcolor=firebrick,
		label="563:NS
StateDrop <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32bbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"563:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"557:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"566:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32be50>",
		fillcolor=firebrick,
		label="566:NS
StateDrop <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32be50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"566:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"531:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f331950>",
		def_var="['StartPreamble']",
		fillcolor=deepskyblue,
		label="531:AS
StartPreamble = MRxDV & ~MRxDEq5 & (StateIdle & ~Transmitting);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'MRxDEq5', 'StateIdle', 'Transmitting']"];
	"543:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb40f321bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="543:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'StartSFD', 'StartPreamble', 'StartDrop', 'StartIdle', 'StartData0', 'StartData1']"];
	"531:AS" -> "543:AL";
	"568:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f326110>",
		fillcolor=springgreen,
		label="568:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"571:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f3262d0>",
		fillcolor=springgreen,
		label="571:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"568:IF" -> "571:IF"	 [cond="['StartSFD', 'StartIdle', 'StartDrop']",
		label="!((StartSFD | StartIdle | StartDrop))",
		lineno=568];
	"569:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f3260d0>",
		fillcolor=firebrick,
		label="569:NS
StatePreamble <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f3260d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"568:IF" -> "569:NS"	 [cond="['StartSFD', 'StartIdle', 'StartDrop']",
		label="(StartSFD | StartIdle | StartDrop)",
		lineno=568];
	"539:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f321990>",
		def_var="['StartDrop']",
		fillcolor=deepskyblue,
		label="539:AS
StartDrop = MRxDV & (StateIdle & Transmitting | StateSFD & ~IFGCounterEq24 & MRxDEqD | StateData0 & ByteCntMaxFrame);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateIdle', 'Transmitting', 'StateSFD', 'IFGCounterEq24', 'MRxDEqD', 'StateData0', 'ByteCntMaxFrame']"];
	"539:AS" -> "543:AL";
	"565:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f32bd10>",
		fillcolor=springgreen,
		label="565:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"565:IF" -> "566:NS"	 [cond="['StartDrop']",
		label=StartDrop,
		lineno=565];
	"545:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f32b410>",
		fillcolor=springgreen,
		label="545:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"555:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb40f326e10>",
		fillcolor=turquoise,
		label="555:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"545:IF" -> "555:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=545];
	"546:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb40f32b2d0>",
		fillcolor=turquoise,
		label="546:BL
StateIdle <= 1'b0;
StateDrop <= 1'b1;
StatePreamble <= 1'b0;
StateSFD <= 1'b0;
StateData0 <= 1'b0;
StateData1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f321d90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb40f321ed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32b090>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fb40f32b1d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f32b310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fb40f32b450>]",
		style=filled,
		typ=Block];
	"545:IF" -> "546:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=545];
	"555:BL" -> "580:IF"	 [cond="[]",
		lineno=None];
	"555:BL" -> "556:IF"	 [cond="[]",
		lineno=None];
	"555:BL" -> "568:IF"	 [cond="[]",
		lineno=None];
	"574:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f3266d0>",
		fillcolor=springgreen,
		label="574:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"555:BL" -> "574:IF"	 [cond="[]",
		lineno=None];
	"562:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f32bc10>",
		fillcolor=springgreen,
		label="562:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"555:BL" -> "562:IF"	 [cond="[]",
		lineno=None];
	"586:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f326fd0>",
		fillcolor=springgreen,
		label="586:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"555:BL" -> "586:IF"	 [cond="[]",
		lineno=None];
	"575:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326690>",
		fillcolor=firebrick,
		label="575:NS
StateSFD <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"574:IF" -> "575:NS"	 [cond="['StartPreamble', 'StartIdle', 'StartData0', 'StartDrop']",
		label="(StartPreamble | StartIdle | StartData0 | StartDrop)",
		lineno=574];
	"577:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f3267d0>",
		fillcolor=springgreen,
		label="577:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"574:IF" -> "577:IF"	 [cond="['StartPreamble', 'StartIdle', 'StartData0', 'StartDrop']",
		label="!((StartPreamble | StartIdle | StartData0 | StartDrop))",
		lineno=574];
	"590:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f323250>",
		fillcolor=firebrick,
		label="590:NS
StateData1 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f323250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"590:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"572:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f3263d0>",
		fillcolor=firebrick,
		label="572:NS
StatePreamble <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f3263d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"571:IF" -> "572:NS"	 [cond="['StartPreamble']",
		label=StartPreamble,
		lineno=571];
	"578:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326910>",
		fillcolor=firebrick,
		label="578:NS
StateSFD <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"578:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"533:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f331d90>",
		def_var="['StartSFD']",
		fillcolor=deepskyblue,
		label="533:AS
StartSFD = MRxDV & MRxDEq5 & (StateIdle & ~Transmitting | StatePreamble);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'MRxDEq5', 'StateIdle', 'Transmitting', 'StatePreamble']"];
	"533:AS" -> "543:AL";
	"544:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb40f321c10>",
		fillcolor=turquoise,
		label="544:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"543:AL" -> "544:BL"	 [cond="[]",
		lineno=None];
	"572:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"544:BL" -> "545:IF"	 [cond="[]",
		lineno=None];
	"581:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"584:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326d90>",
		fillcolor=firebrick,
		label="584:NS
StateData0 <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"583:IF" -> "584:NS"	 [cond="['StartData0']",
		label=StartData0,
		lineno=583];
	"562:IF" -> "563:NS"	 [cond="['StartIdle']",
		label=StartIdle,
		lineno=562];
	"562:IF" -> "565:IF"	 [cond="['StartIdle']",
		label="!(StartIdle)",
		lineno=562];
	"529:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f331650>",
		def_var="['StartIdle']",
		fillcolor=deepskyblue,
		label="529:AS
StartIdle = ~MRxDV & (StateDrop | StatePreamble | StateSFD | |StateData);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateDrop', 'StatePreamble', 'StateSFD', 'StateData']"];
	"529:AS" -> "543:AL";
	"546:BL" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"575:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"535:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f321150>",
		def_var="['StartData0']",
		fillcolor=deepskyblue,
		label="535:AS
StartData0 = MRxDV & (StateSFD & MRxDEqD & IFGCounterEq24 | StateData1);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateSFD', 'MRxDEqD', 'IFGCounterEq24', 'StateData1']"];
	"535:AS" -> "543:AL";
	"577:IF" -> "578:NS"	 [cond="['StartSFD']",
		label=StartSFD,
		lineno=577];
	"537:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f321410>",
		def_var="['StartData1']",
		fillcolor=deepskyblue,
		label="537:AS
StartData1 = MRxDV & StateData0 & ~ByteCntMaxFrame;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MRxDV', 'StateData0', 'ByteCntMaxFrame']"];
	"537:AS" -> "543:AL";
	"589:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb40f323110>",
		fillcolor=springgreen,
		label="589:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"586:IF" -> "589:IF"	 [cond="['StartIdle', 'StartData0', 'StartDrop']",
		label="!((StartIdle | StartData0 | StartDrop))",
		lineno=586];
	"587:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326f90>",
		fillcolor=firebrick,
		label="587:NS
StateData1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb40f326f90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"586:IF" -> "587:NS"	 [cond="['StartIdle', 'StartData0', 'StartDrop']",
		label="(StartIdle | StartData0 | StartDrop)",
		lineno=586];
	"Leaf_543:AL" -> "531:AS";
	"Leaf_543:AL" -> "539:AS";
	"Leaf_543:AL" -> "533:AS";
	"Leaf_543:AL" -> "529:AS";
	"Leaf_543:AL" -> "535:AS";
	"Leaf_543:AL" -> "537:AS";
	"594:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fb40f323310>",
		def_var="['StateData']",
		fillcolor=deepskyblue,
		label="594:AS
StateData[1:0] = { StateData1, StateData0 };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['StateData1', 'StateData0']"];
	"Leaf_543:AL" -> "594:AS";
	"594:AS" -> "529:AS";
	"589:IF" -> "590:NS"	 [cond="['StartData1']",
		label=StartData1,
		lineno=589];
	"584:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"569:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
	"587:NS" -> "Leaf_543:AL"	 [cond="[]",
		lineno=None];
}
