/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_00000000002353001799_3343725887_init();
    work_m_00000000001372935166_3383896982_init();
    work_m_00000000000260257852_3347954224_init();
    work_m_00000000001603610562_0484633798_init();
    xilinxcorelib_ver_m_00000000001358910285_0090163086_init();
    xilinxcorelib_ver_m_00000000001687936702_2843080771_init();
    xilinxcorelib_ver_m_00000000000277421008_1025005553_init();
    xilinxcorelib_ver_m_00000000001603977570_2302287332_init();
    work_m_00000000002489990758_3969653918_init();
    work_m_00000000004101205053_0345418465_init();
    work_m_00000000002448287902_1302989821_init();
    work_m_00000000004181845047_2470572420_init();
    work_m_00000000001920617748_0909038331_init();
    work_m_00000000002820534030_2346157239_init();
    work_m_00000000003021707782_3064715794_init();
    work_m_00000000002973367215_3199642173_init();
    work_m_00000000000038749854_0201121120_init();
    work_m_00000000003327361595_0965325594_init();
    work_m_00000000003327361595_1525563681_init();
    work_m_00000000004203675289_0103510313_init();
    work_m_00000000001121213653_2725559894_init();
    work_m_00000000003110123920_1925944030_init();
    xilinxcorelib_ver_m_00000000000277421008_0678241582_init();
    xilinxcorelib_ver_m_00000000001603977570_1303327286_init();
    work_m_00000000000403262735_2813788857_init();
    work_m_00000000003049776174_3464575269_init();
    work_m_00000000000352977736_1199837496_init();
    work_m_00000000001587146704_0205589395_init();
    work_m_00000000001021635878_0086678792_init();
    work_m_00000000000308497837_3821099505_init();
    work_m_00000000002809997692_2464039575_init();
    work_m_00000000003200235966_3823007873_init();
    work_m_00000000003494923949_3512928209_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000003494923949_3512928209");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
