<profile>

<section name = "Vivado HLS Report for 'Dilate'" level="0">
<item name = "Date">Sun Oct 24 17:05:35 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">XC7Z020_316_ES_ConerDetect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.687, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">793871, 793871, 793871, 793871, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">793870, 793870, 1031, -, -, 770, no</column>
<column name=" + loop_width">1028, 1028, 4, 1, 1, 1026, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 265</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 65</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 31</column>
<column name="Register">0, -, 326, 64</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="doCorner_mux_32_8ocq_U31">doCorner_mux_32_8ocq, 0, 0, 0, 13</column>
<column name="doCorner_mux_32_8ocq_U32">doCorner_mux_32_8ocq, 0, 0, 0, 13</column>
<column name="doCorner_mux_32_8ocq_U33">doCorner_mux_32_8ocq, 0, 0, 0, 13</column>
<column name="doCorner_mux_32_8ocq_U34">doCorner_mux_32_8ocq, 0, 0, 0, 13</column>
<column name="doCorner_mux_32_8ocq_U35">doCorner_mux_32_8ocq, 0, 0, 0, 13</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">FAST_t_opr_k_buf_dEe, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="k_buf_0_val_4_U">FAST_t_opr_k_buf_dEe, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="k_buf_0_val_5_U">FAST_t_opr_k_buf_dEe, 1, 0, 0, 1024, 8, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_cast_fu_372_p2">+, 0, 0, 10, 2, 10</column>
<column name="ImagLoc_x_fu_366_p2">+, 0, 0, 12, 2, 12</column>
<column name="i_V_fu_262_p2">+, 0, 0, 10, 10, 1</column>
<column name="j_V_fu_340_p2">+, 0, 0, 11, 11, 1</column>
<column name="row_assign_7_2_t_fu_324_p2">-, 0, 0, 4, 3, 2</column>
<column name="ap_block_pp0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter3">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_635">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state3_pp0_iter0_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op100_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op94_read_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op95_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op98_store_state4">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_i_fu_460_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_i_i_fu_408_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond460_i_i_fu_334_p2">icmp, 0, 0, 5, 11, 11</column>
<column name="exitcond461_i_i_fu_256_p2">icmp, 0, 0, 5, 10, 9</column>
<column name="icmp2_fu_356_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="icmp3_fu_402_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="icmp_fu_290_p2">icmp, 0, 0, 5, 9, 1</column>
<column name="tmp_176_2_fu_302_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="tmp_222_0_1_fu_593_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_0_2_fu_607_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_1_1_fu_652_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_1_2_fu_666_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_1_fu_640_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_2_1_fu_708_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_2_2_fu_722_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_222_2_fu_696_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_39_fu_296_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="tmp_40_fu_308_p2">icmp, 0, 0, 5, 10, 10</column>
<column name="tmp_s_fu_268_p2">icmp, 0, 0, 5, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_448_p2">or, 0, 0, 1, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_491_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_510_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_529_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_assign_1_cast_cast_fu_428_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_562_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_9_fu_580_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_1_fu_613_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_2_fu_645_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_3_fu_658_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_4_fu_671_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_5_fu_701_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_6_fu_714_p3">select, 0, 0, 8, 1, 8</column>
<column name="temp_0_i_i_i_0210_i_fu_599_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_fu_436_p3">select, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="col_assign_1_t_fu_474_p2">xor, 0, 0, 2, 2, 2</column>
<column name="not_s_fu_422_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_386_p2">xor, 0, 0, 2, 1, 2</column>
<column name="row_assign_7_1_t_fu_318_p2">xor, 0, 0, 2, 2, 1</column>
<column name="tmp_146_not_fu_274_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 5, 1, 5</column>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">3, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">3, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">3, 3, 8, 24</column>
<column name="p_dst_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="p_src_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="t_V_4_reg_245">3, 2, 11, 22</column>
<column name="t_V_reg_234">3, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="brmerge_reg_869">1, 0, 1, 0</column>
<column name="col_buf_0_val_0_0_reg_898">8, 0, 8, 0</column>
<column name="col_buf_0_val_0_0_reg_898_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="exitcond460_i_i_reg_851">1, 0, 1, 0</column>
<column name="i_V_reg_808">10, 0, 10, 0</column>
<column name="icmp_reg_822">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_876">10, 0, 10, 0</column>
<column name="k_buf_0_val_4_addr_reg_882">10, 0, 10, 0</column>
<column name="k_buf_0_val_5_addr_reg_888">10, 0, 10, 0</column>
<column name="or_cond_i_i_i_reg_860">1, 0, 1, 0</column>
<column name="or_cond_i_i_reg_894">1, 0, 1, 0</column>
<column name="right_border_buf_0_1_fu_152">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_148">8, 0, 8, 0</column>
<column name="row_assign_7_1_t_reg_841">2, 0, 2, 0</column>
<column name="row_assign_7_2_t_reg_846">2, 0, 2, 0</column>
<column name="src_kernel_win_0_va_1_fu_124">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_128">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_132">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_136">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_140">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_6_fu_144">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_8_reg_905">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_120">8, 0, 8, 0</column>
<column name="t_V_4_reg_245">11, 0, 11, 0</column>
<column name="t_V_reg_234">10, 0, 10, 0</column>
<column name="temp_0_i_i_i_0210_i_1_reg_912">8, 0, 8, 0</column>
<column name="temp_0_i_i_i_0210_i_4_reg_918">8, 0, 8, 0</column>
<column name="tmp_146_not_reg_817">1, 0, 1, 0</column>
<column name="tmp_176_2_reg_831">1, 0, 1, 0</column>
<column name="tmp_39_reg_827">1, 0, 1, 0</column>
<column name="tmp_40_reg_835">1, 0, 1, 0</column>
<column name="tmp_64_reg_864">2, 0, 2, 0</column>
<column name="tmp_s_reg_813">1, 0, 1, 0</column>
<column name="exitcond460_i_i_reg_851">64, 32, 1, 0</column>
<column name="or_cond_i_i_reg_894">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Dilate, return value</column>
<column name="p_src_data_stream_V_dout">in, 8, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_read">out, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 8, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
