

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'
================================================================
* Date:           Thu Dec 29 13:25:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       27|  0.230 us|  0.270 us|   23|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_ntt_fu_158         |read_ntt  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_165         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln328_write_p3_fu_175  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_NTT_LOOP5  |       21|       25|         5|          4|          1|  5 ~ 6|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        2|       11|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|    49176|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    49178|      199|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        5|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        1|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------+---------+----+---+----+-----+
    |          Instance          |  Module  | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------+---------+----+---+----+-----+
    |grp_read_ntt_fu_158         |read_ntt  |        0|   0|  2|   2|    0|
    |call_ln328_write_p3_fu_175  |write_p3  |        0|   0|  0|   9|    0|
    +----------------------------+----------+---------+----+---+----+-----+
    |Total                       |          |        0|   0|  2|  11|    0|
    +----------------------------+----------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln326_fu_225_p2   |         +|   0|  0|  15|           8|           8|
    |i_41_fu_217_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln324_fu_211_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          15|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  26|          5|     1|          5|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_40        |   9|          2|     3|          6|
    |i_fu_74                      |   9|          2|     3|          6|
    |this_0_address0              |  14|          3|     8|         24|
    |this_0_ce0                   |  14|          3|     1|          3|
    |this_0_we0                   |   9|          2|  1024|       2048|
    |this_1_23_fu_82              |   9|          2|  8192|      16384|
    |this_2_12_fu_78              |   9|          2|  8192|      16384|
    |this_3_24_fu_90              |   9|          2|  8192|      16384|
    |this_4_24_fu_86              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 153|         33| 33812|      67636|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------+------+----+------+-----------+
    |                   Name                  |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------+------+----+------+-----------+
    |add_ln326_reg_348                        |     8|   0|     8|          0|
    |ap_CS_fsm                                |     4|   0|     4|          0|
    |ap_done_reg                              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                  |     1|   0|     1|          0|
    |call_ln328_write_p3_fu_175_ap_start_reg  |     1|   0|     1|          0|
    |grp_read_ntt_fu_158_ap_start_reg         |     1|   0|     1|          0|
    |i_40_reg_338                             |     3|   0|     3|          0|
    |i_fu_74                                  |     3|   0|     3|          0|
    |icmp_ln324_reg_344                       |     1|   0|     1|          0|
    |this_1_23_fu_82                          |  8192|   0|  8192|          0|
    |this_2_12_fu_78                          |  8192|   0|  8192|          0|
    |this_3_24_fu_90                          |  8192|   0|  8192|          0|
    |this_3_ret_reg_354                       |  8192|   0|  8192|          0|
    |this_4_24_fu_86                          |  8192|   0|  8192|          0|
    |this_4_ret_reg_360                       |  8192|   0|  8192|          0|
    +-----------------------------------------+------+----+------+-----------+
    |Total                                    | 49176|   0| 49176|          0|
    +-----------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |           Source Object          |    C Type    |
+--------------------------------+-----+------+------------+----------------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din1     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din2     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din3     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din4     |  out|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_din5     |  out|     8|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_0  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_dout0_1  |   in|  8192|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|grp_dpu_unit_fu_2908_p_ce       |  out|     1|  ap_ctrl_hs|  dpu_func_Pipeline_FUNC_NTT_LOOP5|  return value|
|this_3_23_reload                |   in|  8192|     ap_none|                  this_3_23_reload|        scalar|
|this_4_23_reload                |   in|  8192|     ap_none|                  this_4_23_reload|        scalar|
|this_1_22_reload                |   in|  8192|     ap_none|                  this_1_22_reload|        scalar|
|this_2_11_reload                |   in|  8192|     ap_none|                  this_2_11_reload|        scalar|
|itr_cast                        |   in|     3|     ap_none|                          itr_cast|        scalar|
|this_0_address0                 |  out|     8|   ap_memory|                            this_0|         array|
|this_0_ce0                      |  out|     1|   ap_memory|                            this_0|         array|
|this_0_we0                      |  out|  1024|   ap_memory|                            this_0|         array|
|this_0_d0                       |  out|  8192|   ap_memory|                            this_0|         array|
|this_0_q0                       |   in|  8192|   ap_memory|                            this_0|         array|
|addr1                           |   in|     8|     ap_none|                             addr1|        scalar|
|this_3_24_out                   |  out|  8192|      ap_vld|                     this_3_24_out|       pointer|
|this_3_24_out_ap_vld            |  out|     1|      ap_vld|                     this_3_24_out|       pointer|
|this_4_24_out                   |  out|  8192|      ap_vld|                     this_4_24_out|       pointer|
|this_4_24_out_ap_vld            |  out|     1|      ap_vld|                     this_4_24_out|       pointer|
|this_1_23_out                   |  out|  8192|      ap_vld|                     this_1_23_out|       pointer|
|this_1_23_out_ap_vld            |  out|     1|      ap_vld|                     this_1_23_out|       pointer|
|this_2_12_out                   |  out|  8192|      ap_vld|                     this_2_12_out|       pointer|
|this_2_12_out_ap_vld            |  out|     1|      ap_vld|                     this_2_12_out|       pointer|
+--------------------------------+-----+------+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.56>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_2_12 = alloca i32 1"   --->   Operation 9 'alloca' 'this_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_1_23 = alloca i32 1"   --->   Operation 10 'alloca' 'this_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_4_24 = alloca i32 1"   --->   Operation 11 'alloca' 'this_4_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_3_24 = alloca i32 1"   --->   Operation 12 'alloca' 'this_3_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 15 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 16 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%this_2_11_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_2_11_reload"   --->   Operation 17 'read' 'this_2_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_1_22_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_22_reload"   --->   Operation 18 'read' 'this_1_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_4_23_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_23_reload"   --->   Operation 19 'read' 'this_4_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_3_23_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_23_reload"   --->   Operation 20 'read' 'this_3_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_23_reload_read, i8192 %this_3_24"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_23_reload_read, i8192 %this_4_24"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_22_reload_read, i8192 %this_1_23"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_2_11_reload_read, i8192 %this_2_12"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc360"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_40 = load i3 %i" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 27 'load' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.56ns)   --->   "%icmp_ln324 = icmp_eq  i3 %i_40, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 28 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %for.inc360.split, void %for.inc363.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 29 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.71ns)   --->   "%i_41 = add i3 %i_40, i3 1" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 32 'add' 'i_41' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 33 'zext' 'zext_ln326' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln326 = add i8 %zext_ln326, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 34 'add' 'add_ln326' <Predicate = (!icmp_ln324)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (1.29ns)   --->   "%call_ret = call i16384 @read_ntt, i8192 %this_0, i8 %add_ln326" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 35 'call' 'call_ret' <Predicate = (!icmp_ln324)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln324 = store i3 %i_41, i3 %i" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 36 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%this_2_12_load = load i8192 %this_2_12"   --->   Operation 53 'load' 'this_2_12_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%this_1_23_load = load i8192 %this_1_23"   --->   Operation 54 'load' 'this_1_23_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%this_4_24_load = load i8192 %this_4_24"   --->   Operation 55 'load' 'this_4_24_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%this_3_24_load = load i8192 %this_3_24"   --->   Operation 56 'load' 'this_3_24_load' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_24_out, i8192 %this_3_24_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_24_out, i8192 %this_4_24_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_23_out, i8192 %this_1_23_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_2_12_out, i8192 %this_2_12_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln324)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%this_4_24_load_1 = load i8192 %this_4_24" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 37 'load' 'this_4_24_load_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%this_3_24_load_1 = load i8192 %this_3_24" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 38 'load' 'this_3_24_load_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (1.29ns)   --->   "%call_ret = call i16384 @read_ntt, i8192 %this_0, i8 %add_ln326" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 39 'call' 'call_ret' <Predicate = (!icmp_ln324)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%this_1_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 40 'extractvalue' 'this_1_ret' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%this_2_ret = extractvalue i16384 %call_ret" [HLS_Final_vitis_src/dpu.cpp:326]   --->   Operation 41 'extractvalue' 'this_2_ret' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (5.82ns)   --->   "%call_ret5 = call i16384 @dpu_unit, i8192 %this_1_ret, i8192 %this_2_ret, i8192 %this_3_24_load_1, i8192 %this_4_24_load_1, i8 7" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 42 'call' 'call_ret5' <Predicate = (!icmp_ln324)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln324 = store i8192 %this_1_ret, i8192 %this_1_23" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 43 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.46>
ST_3 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln324 = store i8192 %this_2_ret, i8192 %this_2_12" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 44 'store' 'store_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 45 [1/2] (6.91ns)   --->   "%call_ret5 = call i16384 @dpu_unit, i8192 %this_1_ret, i8192 %this_2_ret, i8192 %this_3_24_load_1, i8192 %this_4_24_load_1, i8 7" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 45 'call' 'call_ret5' <Predicate = (!icmp_ln324)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret5" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 46 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret5" [HLS_Final_vitis_src/dpu.cpp:327]   --->   Operation 47 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 48 'specloopname' 'specloopname_ln324' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.29ns)   --->   "%call_ln328 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret, i8 %add_ln326" [HLS_Final_vitis_src/dpu.cpp:328]   --->   Operation 49 'call' 'call_ln328' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln324 = store i8192 %this_3_ret, i8192 %this_3_24" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 50 'store' 'store_ln324' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln324 = store i8192 %this_4_ret, i8192 %this_4_24" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 51 'store' 'store_ln324' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln324 = br void %for.inc360" [HLS_Final_vitis_src/dpu.cpp:324]   --->   Operation 52 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_23_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_23_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_22_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_2_11_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_24_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_24_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_23_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_2_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 011000]
this_2_12                  (alloca                ) [ 011100]
this_1_23                  (alloca                ) [ 011100]
this_4_24                  (alloca                ) [ 011111]
this_3_24                  (alloca                ) [ 011111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
addr1_read                 (read                  ) [ 001000]
itr_cast_read              (read                  ) [ 000000]
this_2_11_reload_read      (read                  ) [ 000000]
this_1_22_reload_read      (read                  ) [ 000000]
this_4_23_reload_read      (read                  ) [ 000000]
this_3_23_reload_read      (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i_40                       (load                  ) [ 001000]
icmp_ln324                 (icmp                  ) [ 001110]
br_ln324                   (br                    ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
i_41                       (add                   ) [ 000000]
zext_ln326                 (zext                  ) [ 000000]
add_ln326                  (add                   ) [ 010111]
store_ln324                (store                 ) [ 000000]
this_4_24_load_1           (load                  ) [ 000000]
this_3_24_load_1           (load                  ) [ 000000]
call_ret                   (call                  ) [ 000000]
this_1_ret                 (extractvalue          ) [ 000000]
this_2_ret                 (extractvalue          ) [ 000000]
store_ln324                (store                 ) [ 000000]
store_ln324                (store                 ) [ 000000]
call_ret5                  (call                  ) [ 000000]
this_3_ret                 (extractvalue          ) [ 010001]
this_4_ret                 (extractvalue          ) [ 010001]
specloopname_ln324         (specloopname          ) [ 000000]
call_ln328                 (call                  ) [ 000000]
store_ln324                (store                 ) [ 000000]
store_ln324                (store                 ) [ 000000]
br_ln324                   (br                    ) [ 000000]
this_2_12_load             (load                  ) [ 000000]
this_1_23_load             (load                  ) [ 000000]
this_4_24_load             (load                  ) [ 000000]
this_3_24_load             (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_23_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_23_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_23_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_23_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_22_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_22_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_2_11_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_11_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="itr_cast">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="addr1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_24_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_24_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_24_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_24_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_23_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_23_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="this_2_12_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_2_12_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_ntt"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="this_2_12_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_2_12/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_1_23_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_23/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_4_24_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_24/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_3_24_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_24/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="addr1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="itr_cast_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="this_2_11_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8192" slack="0"/>
<pin id="108" dir="0" index="1" bw="8192" slack="0"/>
<pin id="109" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_2_11_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="this_1_22_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_22_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="this_4_23_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_23_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="this_3_23_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_23_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="0" index="2" bw="8192" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8192" slack="0"/>
<pin id="140" dir="0" index="2" bw="8192" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="0"/>
<pin id="147" dir="0" index="2" bw="8192" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8192" slack="0"/>
<pin id="154" dir="0" index="2" bw="8192" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_read_ntt_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16384" slack="0"/>
<pin id="160" dir="0" index="1" bw="8192" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_dpu_unit_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16384" slack="0"/>
<pin id="167" dir="0" index="1" bw="8192" slack="0"/>
<pin id="168" dir="0" index="2" bw="8192" slack="0"/>
<pin id="169" dir="0" index="3" bw="8192" slack="0"/>
<pin id="170" dir="0" index="4" bw="8192" slack="0"/>
<pin id="171" dir="0" index="5" bw="4" slack="0"/>
<pin id="172" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="call_ln328_write_p3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="8192" slack="0"/>
<pin id="178" dir="0" index="2" bw="8192" slack="1"/>
<pin id="179" dir="0" index="3" bw="8" slack="3"/>
<pin id="180" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln328/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8192" slack="0"/>
<pin id="185" dir="0" index="1" bw="8192" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8192" slack="0"/>
<pin id="190" dir="0" index="1" bw="8192" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8192" slack="0"/>
<pin id="195" dir="0" index="1" bw="8192" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8192" slack="0"/>
<pin id="200" dir="0" index="1" bw="8192" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_40_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_40/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln324_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="i_41_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln326_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln326/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln326_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="1"/>
<pin id="228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln324_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="this_4_24_load_1_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8192" slack="2"/>
<pin id="238" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_24_load_1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="this_3_24_load_1_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8192" slack="2"/>
<pin id="242" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_24_load_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="this_1_ret_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16384" slack="0"/>
<pin id="246" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_1_ret/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="this_2_ret_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16384" slack="0"/>
<pin id="251" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_2_ret/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln324_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8192" slack="0"/>
<pin id="256" dir="0" index="1" bw="8192" slack="2"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln324_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8192" slack="0"/>
<pin id="261" dir="0" index="1" bw="8192" slack="2"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="this_3_ret_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16384" slack="0"/>
<pin id="266" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="this_4_ret_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16384" slack="0"/>
<pin id="270" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln324_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8192" slack="1"/>
<pin id="274" dir="0" index="1" bw="8192" slack="4"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln324_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8192" slack="1"/>
<pin id="278" dir="0" index="1" bw="8192" slack="4"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="this_2_12_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8192" slack="1"/>
<pin id="282" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_2_12_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="this_1_23_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8192" slack="1"/>
<pin id="286" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_23_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="this_4_24_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8192" slack="1"/>
<pin id="290" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_24_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="this_3_24_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8192" slack="1"/>
<pin id="294" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_24_load/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="303" class="1005" name="this_2_12_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8192" slack="0"/>
<pin id="305" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_2_12 "/>
</bind>
</comp>

<comp id="310" class="1005" name="this_1_23_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8192" slack="0"/>
<pin id="312" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_23 "/>
</bind>
</comp>

<comp id="317" class="1005" name="this_4_24_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8192" slack="0"/>
<pin id="319" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_24 "/>
</bind>
</comp>

<comp id="325" class="1005" name="this_3_24_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8192" slack="0"/>
<pin id="327" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_24 "/>
</bind>
</comp>

<comp id="333" class="1005" name="addr1_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_40_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln324_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln324 "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln326_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="1"/>
<pin id="350" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln326 "/>
</bind>
</comp>

<comp id="354" class="1005" name="this_3_ret_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8192" slack="1"/>
<pin id="356" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret "/>
</bind>
</comp>

<comp id="360" class="1005" name="this_4_ret_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8192" slack="1"/>
<pin id="362" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="165" pin=5"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="124" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="118" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="112" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="106" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="100" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="225" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="235"><net_src comp="217" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="165" pin=3"/></net>

<net id="247"><net_src comp="158" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="252"><net_src comp="158" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="258"><net_src comp="244" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="165" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="165" pin="6"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="299"><net_src comp="74" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="306"><net_src comp="78" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="313"><net_src comp="82" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="320"><net_src comp="86" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="328"><net_src comp="90" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="336"><net_src comp="94" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="341"><net_src comp="208" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="347"><net_src comp="211" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="225" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="175" pin=3"/></net>

<net id="357"><net_src comp="264" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="363"><net_src comp="268" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="276" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {5 }
	Port: this_3_24_out | {2 }
	Port: this_4_24_out | {2 }
	Port: this_1_23_out | {2 }
	Port: this_2_12_out | {2 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : this_3_23_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : this_4_23_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : this_1_22_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : this_2_11_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : this_0 | {2 3 }
	Port: dpu_func_Pipeline_FUNC_NTT_LOOP5 : addr1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_40 : 1
		icmp_ln324 : 2
		br_ln324 : 3
	State 2
		add_ln326 : 1
		call_ret : 2
		store_ln324 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		this_1_ret : 1
		this_2_ret : 1
		call_ret5 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 4
		this_3_ret : 1
		this_4_ret : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        grp_read_ntt_fu_158        |    0    |   0.46  |    8    |    9    |
|   call   |        grp_dpu_unit_fu_165        |   768   |    0    |  57349  |  118398 |
|          |     call_ln328_write_p3_fu_175    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |            i_41_fu_217            |    0    |    0    |    0    |    10   |
|          |          add_ln326_fu_225         |    0    |    0    |    0    |    15   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln324_fu_211         |    0    |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       addr1_read_read_fu_94       |    0    |    0    |    0    |    0    |
|          |     itr_cast_read_read_fu_100     |    0    |    0    |    0    |    0    |
|   read   | this_2_11_reload_read_read_fu_106 |    0    |    0    |    0    |    0    |
|          | this_1_22_reload_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          | this_4_23_reload_read_read_fu_118 |    0    |    0    |    0    |    0    |
|          | this_3_23_reload_read_read_fu_124 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       write_ln0_write_fu_130      |    0    |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_137      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_144      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_151      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln326_fu_222         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         this_1_ret_fu_244         |    0    |    0    |    0    |    0    |
|extractvalue|         this_2_ret_fu_249         |    0    |    0    |    0    |    0    |
|          |         this_3_ret_fu_264         |    0    |    0    |    0    |    0    |
|          |         this_4_ret_fu_268         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   768   |   0.46  |  57357  |  118440 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln326_reg_348|    8   |
|addr1_read_reg_333|    8   |
|   i_40_reg_338   |    3   |
|     i_reg_296    |    3   |
|icmp_ln324_reg_344|    1   |
| this_1_23_reg_310|  8192  |
| this_2_12_reg_303|  8192  |
| this_3_24_reg_325|  8192  |
|this_3_ret_reg_354|  8192  |
| this_4_24_reg_317|  8192  |
|this_4_ret_reg_360|  8192  |
+------------------+--------+
|       Total      |  49175 |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_read_ntt_fu_158 |  p2  |   2  |   8  |   16   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   16   ||   0.46  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57357 | 118440 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  49175 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 106532 | 118449 |
+-----------+--------+--------+--------+--------+
