MAYBE

Initial complexity problem:
1:	T:
		(1, 1)    eval_cie_table_param_start(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb0_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, nondef.2, v_51, v_66, v_70, v_73, 0, v_i.1))
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0 + 1, v_i.1)) [ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_4, nondef.7*nondef.8*v_4, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, v_4, nondef.7*nondef.8*v_4, v_66, nondef.12, nondef.13, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_31(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_4, v_51, nondef.10, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_34(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_35(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_46(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_47(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_47(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, 0))
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.1 < v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1)) [ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_52(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_52(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1 + 1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_55(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_56(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_62(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_63(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb21_in(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_4, v_51, v_66, v_70, v_73, v_i.0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Slicing away variables that do not contribute to conditions from problem 1 leaves variables [v_2, v_70, v_i.0, v_i.1].
We thus obtain the following problem:
2:	T:
		(?, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1))
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 < v_70 ]
		(?, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0))
		(?, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(1, 1)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 2 produces the following problem:
3:	T:
		(?, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1))
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 < v_70 ]
		(?, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0))
		(?, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 < v_2 ]
		(1, 1)    eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(1, 1)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_cie_table_param_bb21_in) = 1
	Pol(eval_cie_table_param_stop) = 0
	Pol(eval_cie_table_param_63) = 2
	Pol(eval_cie_table_param_62) = 3
	Pol(eval_check_type_failed_start) = 0
	Pol(eval_cie_table_param_56) = 2
	Pol(eval_cie_table_param_55) = 3
	Pol(eval_cie_table_param_bb16_in) = 4
	Pol(eval_cie_table_param_52) = 5
	Pol(eval_cie_table_param_bb13_in) = 5
	Pol(eval_cie_table_param_51) = 5
	Pol(eval_cie_3d_table_param_start) = 0
	Pol(eval_cie_table_param_47) = 6
	Pol(eval_cie_table_param_46) = 7
	Pol(eval_cie_table_param_35) = 5
	Pol(eval_cie_table_param_34) = 6
	Pol(eval_cie_table_param_32) = 7
	Pol(eval_cie_table_param_31) = 8
	Pol(eval_cie_table_param_bb1_in) = 9
	Pol(eval_cie_table_param_bb0_in) = 9
	Pol(eval_cie_table_param_start) = 9
orients all transitions weakly and the transitions
	eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 < v_2 ]
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
	eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= v_70 ]
	eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0))
	eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1))
	eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1))
strictly and produces the following problem:
4:	T:
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1))
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0))
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1))
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 < v_2 ]
		(1, 1)    eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(1, 1)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Applied AI with 'oct' on problem 4 to obtain the following invariants:
  For symbol eval_cie_table_param_31: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_32: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_34: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_35: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_46: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_47: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_51: X_2 - X_4 - 1 >= 0 /\ X_4 >= 0 /\ X_3 + X_4 >= 0 /\ X_2 + X_4 - 1 >= 0 /\ X_3 >= 0 /\ X_2 + X_3 - 1 >= 0 /\ -X_1 + X_3 >= 0 /\ X_2 - 1 >= 0
  For symbol eval_cie_table_param_52: X_2 - X_4 - 1 >= 0 /\ X_4 >= 0 /\ X_3 + X_4 >= 0 /\ X_2 + X_4 - 1 >= 0 /\ X_3 >= 0 /\ X_2 + X_3 - 1 >= 0 /\ -X_1 + X_3 >= 0 /\ X_2 - 1 >= 0
  For symbol eval_cie_table_param_55: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_56: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_62: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_63: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_bb13_in: X_4 >= 0 /\ X_3 + X_4 >= 0 /\ X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_bb16_in: X_3 >= 0 /\ -X_1 + X_3 >= 0
  For symbol eval_cie_table_param_bb1_in: X_3 >= 0
  For symbol eval_cie_table_param_bb21_in: X_3 >= 0


This yielded the following problem:
5:	T:
		(1, 1)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1))
		(1, 1)    eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1)) with all transitions in problem 5, the following new transition is obtained:
	eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
We thus obtain the following problem:
6:	T:
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(1, 1)    eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 6:
	eval_cie_table_param_bb0_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
We thus obtain the following problem:
7:	T:
		(9, 1)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 7, the following new transition is obtained:
	eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
8:	T:
		(9, 2)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 8, the following new transition is obtained:
	eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
9:	T:
		(9, 3)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 9:
	eval_cie_table_param_56(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
10:	T:
		(9, 3)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 10, the following new transition is obtained:
	eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
11:	T:
		(9, 2)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 3)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 11, the following new transition is obtained:
	eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
12:	T:
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 3)    eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 12:
	eval_cie_table_param_55(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
13:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(?, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 ] with all transitions in problem 13, the following new transition is obtained:
	eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
We thus obtain the following problem:
14:	T:
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 14:
	eval_cie_table_param_51(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
We thus obtain the following problem:
15:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 15, the following new transition is obtained:
	eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
16:	T:
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 16, the following new transition is obtained:
	eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
17:	T:
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 17, the following new transition is obtained:
	eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
18:	T:
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 1)    eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 18:
	eval_cie_table_param_34(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
19:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ] with all transitions in problem 19, the following new transition is obtained:
	eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
20:	T:
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ] with all transitions in problem 20, the following new transition is obtained:
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
21:	T:
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 21:
	eval_cie_table_param_62(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
22:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_46(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ] with all transitions in problem 22, the following new transition is obtained:
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
23:	T:
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 23:
	eval_cie_table_param_46(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
24:	T:
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ] with all transitions in problem 24, the following new transition is obtained:
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
We thus obtain the following problem:
25:	T:
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ] with all transitions in problem 25, the following new transition is obtained:
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
26:	T:
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 26:
	eval_cie_table_param_31(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
We thus obtain the following problem:
27:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

By chaining the transition eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ] with all transitions in problem 27, the following new transition is obtained:
	eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
We thus obtain the following problem:
28:	T:
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Testing for reachability in the complexity graph removes the following transition from problem 28:
	eval_cie_table_param_bb21_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 ]
We thus obtain the following problem:
29:	T:
		(?, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1 + 1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_70 - v_i.1 - 1 >= 0 /\ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_i.0 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 4)    eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(?, 2)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_52(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 < v_70 /\ v_70 - v_i.1 - 1 >= 0 /\ v_70 + v_i.1 - 1 >= 0 /\ v_70 + v_i.0 - 1 >= 0 /\ v_70 - 1 >= 0 ]
		(9, 1)    eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb16_in(v_2, v_70, v_i.0, v_i.1)) [ v_i.1 >= 0 /\ v_i.0 + v_i.1 >= 0 /\ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 /\ v_i.1 >= v_70 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_cie_3d_table_param_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_35(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 1)    eval_cie_table_param_47(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb13_in(v_2, v_70, v_i.0, 0)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_32(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_stop(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_47(v_2, nondef.12, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(9, 2)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_2(eval_check_type_failed_start(v_2, v_70, v_i.0, v_i.1), eval_cie_table_param_63(v_2, v_70, v_i.0, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 >= v_2 /\ -v_2 + v_i.0 >= 0 ]
		(?, 1)    eval_cie_table_param_bb1_in(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(v_2, v_70, v_i.0 + 1, v_i.1)) [ v_i.0 >= 0 /\ v_i.0 < v_2 ]
		(1, 2)    eval_cie_table_param_start(v_2, v_70, v_i.0, v_i.1) -> Com_1(eval_cie_table_param_bb1_in(nondef.1, v_70, 0, v_i.1))
	start location:	eval_cie_table_param_start
	leaf cost:	0

Complexity upper bound ?

Time: 4.984 sec (SMT: 2.978 sec)
