
*** Running vivado
    with args -log Registers.vds -m64 -mode batch -messageDb vivado.pb -source Registers.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Registers.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.cache/wt} [current_project]
# set_property parent.project_path {C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.xpr} [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib {{C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/P1D.vhd}}
# catch { write_hwdef -file Registers.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Registers -part xc7k70tfbg676-1
Command: synth_design -top Registers -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 233.820 ; gain = 74.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/P1D.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Registers' (1#1) [C:/Users/leand/Documents/GitHub/MIPS-multiciclo-arqui/Procesador MIPS Multiciclo/Procesador MIPS Multiciclo.srcs/sources_1/new/P1D.vhd:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 267.914 ; gain = 108.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 267.914 ; gain = 108.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 267.914 ; gain = 108.988
---------------------------------------------------------------------------------
ROM "Regs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 284.496 ; gain = 125.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/kintex7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 406.188 ; gain = 247.262
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "Regs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Regs_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 407.418 ; gain = 248.492
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 407.418 ; gain = 248.492

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 449.031 ; gain = 290.105

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |INV   |     1|
|3     |LUT5  |     2|
|4     |LUT6  |   608|
|5     |MUXF7 |   256|
|6     |MUXF8 |    64|
|7     |FDCE  |  1024|
|8     |IBUF  |    50|
|9     |OBUF  |    64|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2070|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 449.031 ; gain = 290.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 449.031 ; gain = 269.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 449.031 ; gain = 290.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Registers' is not ideal for floorplanning, since the cellview 'Registers' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1024 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 486.801 ; gain = 306.980
# write_checkpoint -noxdef Registers.dcp
# catch { report_utilization -file Registers_utilization_synth.rpt -pb Registers_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 486.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 08 19:34:46 2019...
