{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 16:05:09 2020 " "Info: Processing started: Thu Oct 01 16:05:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockmyself -c clockmyself " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clockmyself -c clockmyself" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockmyself.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clockmyself.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockmyself " "Info: Found entity 1: clockmyself" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockmyself " "Info: Elaborating entity \"clockmyself\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 clockmyself.v(58) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(58): truncated value with size 32 to match size of target (31)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(110) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(110): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(113) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(113): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(116) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(116): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(119) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(119): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(122) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(122): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(125) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(125): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clockmyself.v(151) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(151): truncated value with size 32 to match size of target (2)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(193) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(193): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(196) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(196): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(208) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(208): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(211) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(211): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(229) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(229): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(232) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(232): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(265) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(265): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(268) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(268): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(279) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(279): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(282) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(282): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(300) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(300): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clockmyself.v(303) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(303): truncated value with size 32 to match size of target (4)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mod clockmyself.v(325) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(325): variable \"set_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_mod clockmyself.v(336) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(336): variable \"set_mod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(336) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(336): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "secL clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"secL\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secL\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secL\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secL\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secL\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secL\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secL\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secL\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secL\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "secH clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"secH\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secH\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secH\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secH\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secH\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secH\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secH\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "secH\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"secH\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "minL clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"minL\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minL\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minL\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minL\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minL\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minL\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minL\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minL\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minL\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "minH clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"minH\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minH\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minH\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minH\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minH\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minH\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minH\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "minH\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"minH\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "hourL clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"hourL\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourL\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourL\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourL\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourL\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourL\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourL\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourL\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourL\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "hourH clockmyself.v(322) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(322): inferring latch(es) for variable \"hourH\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 322 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourH\[3\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourH\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourH\[2\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourH\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourH\[1\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourH\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "hourH\[0\] clockmyself.v(325) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(325): inferred latch for \"hourH\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minH clockmyself.v(353) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(353): variable \"minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minL clockmyself.v(353) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(353): variable \"minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "secH clockmyself.v(353) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(353): variable \"secH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blink clockmyself.v(357) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(357): variable \"blink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "blink clockmyself.v(351) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(351): inferring latch(es) for variable \"blink\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "blink clockmyself.v(353) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(353): inferred latch for \"blink\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 353 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clockmyself.v(408) " "Warning (10230): Verilog HDL assignment warning at clockmyself.v(408): truncated value with size 32 to match size of target (5)" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clockmyself.v(438) " "Info (10264): Verilog HDL Case Statement information at clockmyself.v(438): all case item expressions in this case statement are onehot" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 438 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minL clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minL clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"alarm_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minH clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minH clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"alarm_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hourL clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hourH clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH clockmyself.v(466) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(466): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 466 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(474) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(474): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(490) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(490): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 490 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_1 clockmyself.v(472) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(472): inferring latch(es) for variable \"qout_1\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 472 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[6\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[5\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[4\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[3\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[2\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[1\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_1\[0\] clockmyself.v(474) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(474): inferred latch for \"qout_1\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 474 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(512) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(512): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(528) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(528): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 528 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_2 clockmyself.v(510) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(510): inferring latch(es) for variable \"qout_2\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 510 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[6\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[5\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[4\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[3\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[2\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[1\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_2\[0\] clockmyself.v(512) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(512): inferred latch for \"qout_2\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 512 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(548) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(548): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(564) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(564): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 564 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minL clockmyself.v(566) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(566): variable \"alarm_minL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 566 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_3 clockmyself.v(546) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(546): inferring latch(es) for variable \"qout_3\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 546 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[6\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[5\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[4\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[3\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[2\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[1\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_3\[0\] clockmyself.v(548) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(548): inferred latch for \"qout_3\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 548 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(584) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(584): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(600) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(600): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 600 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minH clockmyself.v(602) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(602): variable \"alarm_minH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 602 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_4 clockmyself.v(582) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(582): inferring latch(es) for variable \"qout_4\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 582 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[6\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[5\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[4\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[3\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[2\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[1\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_4\[0\] clockmyself.v(584) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(584): inferred latch for \"qout_4\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 584 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(620) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(620): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(636) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(636): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 636 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourL clockmyself.v(638) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(638): variable \"alarm_hourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 638 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_5 clockmyself.v(618) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(618): inferring latch(es) for variable \"qout_5\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 618 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[6\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[5\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[4\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[3\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[2\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[1\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_5\[0\] clockmyself.v(620) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(620): inferred latch for \"qout_5\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 620 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(656) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(656): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "set_alarm clockmyself.v(672) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(672): variable \"set_alarm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 672 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hourH clockmyself.v(674) " "Warning (10235): Verilog HDL Always Construct warning at clockmyself.v(674): variable \"alarm_hourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 674 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "qout_6 clockmyself.v(654) " "Warning (10240): Verilog HDL Always Construct warning at clockmyself.v(654): inferring latch(es) for variable \"qout_6\", which holds its previous value in one or more paths through the always construct" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 654 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[6\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[6\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[5\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[4\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[3\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[2\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[1\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "qout_6\[0\] clockmyself.v(656) " "Info (10041): Verilog HDL or VHDL info at clockmyself.v(656): inferred latch for \"qout_6\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 656 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[6\] Data_Buf\[7\] " "Info: Duplicate register \"Data_Buf\[6\]\" merged to single register \"Data_Buf\[7\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[2\] Data_Buf\[7\] " "Info: Duplicate register \"Data_Buf\[2\]\" merged to single register \"Data_Buf\[7\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[0\] Data_Buf\[7\] " "Info: Duplicate register \"Data_Buf\[0\]\" merged to single register \"Data_Buf\[7\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[3\] Data_Buf\[4\] " "Info: Duplicate register \"Data_Buf\[3\]\" merged to single register \"Data_Buf\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[1\] Data_Buf\[4\] " "Info: Duplicate register \"Data_Buf\[1\]\" merged to single register \"Data_Buf\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[10\] Data_Buf\[14\] " "Info: Duplicate register \"Data_Buf\[10\]\" merged to single register \"Data_Buf\[14\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[8\] Data_Buf\[14\] " "Info: Duplicate register \"Data_Buf\[8\]\" merged to single register \"Data_Buf\[14\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[11\] Data_Buf\[12\] " "Info: Duplicate register \"Data_Buf\[11\]\" merged to single register \"Data_Buf\[12\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[9\] Data_Buf\[12\] " "Info: Duplicate register \"Data_Buf\[9\]\" merged to single register \"Data_Buf\[12\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[18\] Data_Buf\[22\] " "Info: Duplicate register \"Data_Buf\[18\]\" merged to single register \"Data_Buf\[22\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[16\] Data_Buf\[22\] " "Info: Duplicate register \"Data_Buf\[16\]\" merged to single register \"Data_Buf\[22\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[17\] Data_Buf\[20\] " "Info: Duplicate register \"Data_Buf\[17\]\" merged to single register \"Data_Buf\[20\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[24\] Data_Buf\[30\] " "Info: Duplicate register \"Data_Buf\[24\]\" merged to single register \"Data_Buf\[30\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Data_Buf\[25\] Data_Buf\[28\] " "Info: Duplicate register \"Data_Buf\[25\]\" merged to single register \"Data_Buf\[28\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[7\] data_in GND " "Warning: Reduced register \"Data_Buf\[7\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[15\] data_in GND " "Warning: Reduced register \"Data_Buf\[15\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[23\] data_in GND " "Warning: Reduced register \"Data_Buf\[23\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[31\] data_in GND " "Warning: Reduced register \"Data_Buf\[31\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[39\] data_in GND " "Warning: Reduced register \"Data_Buf\[39\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[47\] data_in GND " "Warning: Reduced register \"Data_Buf\[47\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[55\] data_in GND " "Warning: Reduced register \"Data_Buf\[55\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[63\] data_in GND " "Warning: Reduced register \"Data_Buf\[63\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[71\] data_in GND " "Warning: Reduced register \"Data_Buf\[71\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[79\] data_in GND " "Warning: Reduced register \"Data_Buf\[79\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[87\] data_in GND " "Warning: Reduced register \"Data_Buf\[87\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[95\] data_in GND " "Warning: Reduced register \"Data_Buf\[95\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[103\] data_in GND " "Warning: Reduced register \"Data_Buf\[103\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[111\] data_in GND " "Warning: Reduced register \"Data_Buf\[111\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[119\] data_in GND " "Warning: Reduced register \"Data_Buf\[119\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Data_Buf\[127\] data_in GND " "Warning: Reduced register \"Data_Buf\[127\]\" with stuck data_in port to stuck value GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 860 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|clockmyself\|state 7 " "Info: State machine \"\|clockmyself\|state\" contains 7 states" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|clockmyself\|state " "Info: Selected Auto state machine encoding method for state machine \"\|clockmyself\|state\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|clockmyself\|state " "Info: Encoding result for state machine \"\|clockmyself\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Write_Data_Second " "Info: Encoded state bit \"state.Write_Data_Second\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Set_Disp_Mode " "Info: Encoded state bit \"state.Set_Disp_Mode\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Disp_On " "Info: Encoded state bit \"state.Disp_On\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Shift_Down " "Info: Encoded state bit \"state.Shift_Down\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Write_Addr " "Info: Encoded state bit \"state.Write_Addr\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Write_Data_First " "Info: Encoded state bit \"state.Write_Data_First\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.Clear_Lcd " "Info: Encoded state bit \"state.Clear_Lcd\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Clear_Lcd 0000000 " "Info: State \"\|clockmyself\|state.Clear_Lcd\" uses code string \"0000000\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Write_Data_First 0000011 " "Info: State \"\|clockmyself\|state.Write_Data_First\" uses code string \"0000011\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Write_Addr 0000101 " "Info: State \"\|clockmyself\|state.Write_Addr\" uses code string \"0000101\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Shift_Down 0001001 " "Info: State \"\|clockmyself\|state.Shift_Down\" uses code string \"0001001\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Disp_On 0010001 " "Info: State \"\|clockmyself\|state.Disp_On\" uses code string \"0010001\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Set_Disp_Mode 0100001 " "Info: State \"\|clockmyself\|state.Set_Disp_Mode\" uses code string \"0100001\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|clockmyself\|state.Write_Data_Second 1000001 " "Info: State \"\|clockmyself\|state.Write_Data_Second\" uses code string \"1000001\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 843 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[0\] div_cnt\[0\] " "Info: Duplicate register \"q\[0\]\" merged to single register \"div_cnt\[0\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[1\] div_cnt\[1\] " "Info: Duplicate register \"q\[1\]\" merged to single register \"div_cnt\[1\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[2\] div_cnt\[2\] " "Info: Duplicate register \"q\[2\]\" merged to single register \"div_cnt\[2\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[3\] div_cnt\[3\] " "Info: Duplicate register \"q\[3\]\" merged to single register \"div_cnt\[3\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[4\] div_cnt\[4\] " "Info: Duplicate register \"q\[4\]\" merged to single register \"div_cnt\[4\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "q\[5\] div_cnt\[5\] " "Info: Duplicate register \"q\[5\]\" merged to single register \"div_cnt\[5\]\"" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 383 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minH\[0\] " "Warning: Latch minH\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minH\[1\] " "Warning: Latch minH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minH\[2\] " "Warning: Latch minH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minH\[3\] " "Warning: Latch minH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minL\[0\] " "Warning: Latch minL\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minL\[1\] " "Warning: Latch minL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minL\[2\] " "Warning: Latch minL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "minL\[3\] " "Warning: Latch minL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourL\[0\] " "Warning: Latch hourL\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourL\[1\] " "Warning: Latch hourL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourL\[2\] " "Warning: Latch hourL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourL\[3\] " "Warning: Latch hourL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourH\[0\] " "Warning: Latch hourH\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourH\[1\] " "Warning: Latch hourH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourH\[2\] " "Warning: Latch hourH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hourH\[3\] " "Warning: Latch hourH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secL\[0\] " "Warning: Latch secL\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secL\[1\] " "Warning: Latch secL\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secL\[2\] " "Warning: Latch secL\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secL\[3\] " "Warning: Latch secL\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secH\[0\] " "Warning: Latch secH\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secH\[1\] " "Warning: Latch secH\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secH\[2\] " "Warning: Latch secH\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "secH\[3\] " "Warning: Latch secH\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_mod " "Warning: Ports D and ENA on the latch are fed by the same signal set_mod" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 325 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning: Pin \"LCD_ON\" stuck at VCC" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 36 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RW GND " "Warning: Pin \"RW\" stuck at GND" {  } { { "clockmyself.v" "" { Text "C:/Documents and Settings/Administrator/桌面/clockmyself3(20201001__lcdversion_finish)/clockmyself.v" 38 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "779 " "Info: Implemented 779 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "706 " "Info: Implemented 706 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 16:05:11 2020 " "Info: Processing ended: Thu Oct 01 16:05:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
