{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720520766497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720520766498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 13:26:06 2024 " "Processing started: Tue Jul  9 13:26:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720520766498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520766498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_spi_cc1101 -c top_spi_cc1101 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_spi_cc1101 -c top_spi_cc1101" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520766498 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1720520766800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_detect_miso/spi_detect_miso.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_detect_miso/spi_detect_miso.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_detect_miso-ab " "Found design unit 1: spi_detect_miso-ab" {  } { { "../spi_detect_miso/spi_detect_miso.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_detect_miso/spi_detect_miso.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772943 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_detect_miso " "Found entity 1: spi_detect_miso" {  } { { "../spi_detect_miso/spi_detect_miso.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_detect_miso/spi_detect_miso.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_display_modelsim/spi_display_modelsim.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_display_modelsim/spi_display_modelsim.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_display_modelsim-ab " "Found design unit 1: spi_display_modelsim-ab" {  } { { "../spi_display_modelsim/spi_display_modelsim.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_display_modelsim/spi_display_modelsim.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772945 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_display_modelsim " "Found entity 1: spi_display_modelsim" {  } { { "../spi_display_modelsim/spi_display_modelsim.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_display_modelsim/spi_display_modelsim.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_miso_ram/spi_miso_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_miso_ram/spi_miso_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_miso_ram-SYN " "Found design unit 1: spi_miso_ram-SYN" {  } { { "../spi_miso_RAM/spi_miso_RAM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_miso_RAM/spi_miso_RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772946 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_miso_RAM " "Found entity 1: spi_miso_RAM" {  } { { "../spi_miso_RAM/spi_miso_RAM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_miso_RAM/spi_miso_RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_cc1101_write/spi_cc1101_write.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_cc1101_write/spi_cc1101_write.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_cc1101_write-ab " "Found design unit 1: spi_cc1101_write-ab" {  } { { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772948 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_cc1101_write " "Found entity 1: spi_cc1101_write" {  } { { "../spi_cc1101_write/spi_cc1101_write.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_write/spi_cc1101_write.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_rom/spi_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_rom/spi_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_rom-SYN " "Found design unit 1: spi_rom-SYN" {  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772949 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_ROM " "Found entity 1: spi_ROM" {  } { { "../spi_ROM/spi_ROM.vhd" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_ROM/spi_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_wr_rd_toggle-ab " "Found design unit 1: spi_wr_rd_toggle-ab" {  } { { "../spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772951 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_wr_rd_toggle " "Found entity 1: spi_wr_rd_toggle" {  } { { "../spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_wr_rd_toggle/spi_wr_rd_toggle.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_control_led/spi_control_led.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_control_led/spi_control_led.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_control_led-ab " "Found design unit 1: spi_control_led-ab" {  } { { "../spi_control_led/spi_control_led.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_control_led/spi_control_led.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772952 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_control_led " "Found entity 1: spi_control_led" {  } { { "../spi_control_led/spi_control_led.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_control_led/spi_control_led.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_trigger/spi_trigger.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_trigger/spi_trigger.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_trigger-ab " "Found design unit 1: spi_trigger-ab" {  } { { "../spi_trigger/spi_trigger.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_trigger/spi_trigger.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772953 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_trigger " "Found entity 1: spi_trigger" {  } { { "../spi_trigger/spi_trigger.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_trigger/spi_trigger.vhdl" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/final_project/the_final_project/card_a_spi/spi_cc1101_read/spi_cc1101_read.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /final_project/the_final_project/card_a_spi/spi_cc1101_read/spi_cc1101_read.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_cc1101_read-ab " "Found design unit 1: spi_cc1101_read-ab" {  } { { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772955 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_cc1101_read " "Found entity 1: spi_cc1101_read" {  } { { "../spi_cc1101_read/spi_cc1101_read.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/spi_cc1101_read/spi_cc1101_read.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720520772955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" top_spi_cc1101.vhdl(21) " "VHDL syntax error at top_spi_cc1101.vhdl(21) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772958 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" top_spi_cc1101.vhdl(35) " "VHDL syntax error at top_spi_cc1101.vhdl(35) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772958 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "top_spi_cc1101 top_spi_cc1101.vhdl(260) " "VHDL syntax error at top_spi_cc1101.vhdl(260): name used in construct must match previously specified name \"top_spi_cc1101\"" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 260 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720520772959 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "top_spi_cc1101 top_spi_cc1101.vhdl(8) " "Ignored construct top_spi_cc1101 at top_spi_cc1101.vhdl(8) due to previous errors" {  } { { "top_spi_cc1101.vhdl" "" { Text "C:/Final_Project/The_Final_Project/Card_A_SPI/top_spi_cc1101/top_spi_cc1101.vhdl" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1720520772959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_spi_cc1101.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file top_spi_cc1101.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520772959 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720520773055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul  9 13:26:13 2024 " "Processing ended: Tue Jul  9 13:26:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720520773055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720520773055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720520773055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520773055 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720520773663 ""}
