{"version":3,"sources":["../../../docs/technical/technical-overview/6516-central-processing-unit/README.md"],"names":["makeShortcode","name","props","console","warn","layoutProps","MDXLayout","MDXContent","components","isMDXComponent"],"mappings":";AA+BA,aAAA,OAAA,eAAA,QAAA,aAAA,CAAA,OAAA,IAAA,QAAA,QAAA,EA9BA,IAAA,EAAA,EAAA,QAAA,UACA,EAAA,QAAA,iBA6BA,SAAA,EAAA,GAAA,OAAA,GAAA,EAAA,WAAA,EAAA,CAAA,QAAA,GAAA,SAAA,IAAA,OAAA,EAAA,OAAA,QAAA,SAAA,GAAA,IAAA,IAAA,EAAA,EAAA,EAAA,UAAA,OAAA,IAAA,CAAA,IAAA,EAAA,UAAA,GAAA,IAAA,IAAA,KAAA,EAAA,OAAA,UAAA,eAAA,KAAA,EAAA,KAAA,EAAA,GAAA,EAAA,IAAA,OAAA,IAAA,MAAA,KAAA,WAzBA,MAAMA,EAAgBC,IAAQ,SAA6BC,GAElD,OADPC,QAAQC,KAAK,aAAeH,EAAO,4EAC5B,EAASC,EAAAA,KAAAA,MAAAA,KAGZG,EAAc,GAGdC,EAAY,UACH,SAASC,GAAW,WACjCC,KACGN,IAEI,OAAA,EAAC,EAAA,KAAA,EAAcG,EAAAA,GAAAA,EAAiBH,EAAhC,CAAuC,WAAYM,EAAY,QAAQ,eAC5E,EADK,EAAA,KAAA,KAAA,KAAA,mBAEL,EAAsF,EAAA,KAAA,IAAA,KAAA,6EAAA,KAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA7G,KAAyI,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAhK,KAA4L,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAnN,KAA+O,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAtQ,KAAuU,IAAA,gCAAA,KAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA9V,KAA0X,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAjZ,KAAkd,IAAA,gCAAA,KAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAze,MAAsgB,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA7hB,MAAumB,IAAA,wCAAA,KAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA9nB,SAAosB,IAAA,iCAAA,KAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA3tB,MAA6zB,IAAA,sEAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAp1B,KAAi3B,OAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAx4B,KAAo6B,MAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAA37B,KAA09B,SAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAj/B,KAAiiC,0BAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAxjC,KAA4mC,8BAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAnoC,MAAgsC,sCAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAAvtC,KAFK,MAGL,EAHK,EAAA,KAAA,IAAA,KAAA,qKAAA,IAAA,UAAA,IAAA,iBAAA,IAAA,UAAA,IAAA,4EAIL,EAJK,EAAA,KAAA,IAAA,KAAA,8DAAA,IAAA,UAAA,IAAA,iSAKL,EAA8W,EAAA,KAAA,IAAA,KAAA,2WAAA,EAAA,EAAA,KAAA,aAAA,CAAY,WAAW,KAArY,MALK,yKAML,EANK,EAAA,KAAA,IAAA,KAAA,+HAAA,IAAA,oBAAA,IAAA,qBAAA,IAAA,uBAAA,IAAA,sBAOL,EAPK,EAAA,KAAA,IAAA,KAAA,mTAYTD,EAAWE,gBAAiB","file":"README.9018182c.js","sourceRoot":"../src/www/simple","sourcesContent":["/* @jsx mdx */\nimport React from 'react';\nimport { mdx } from '@mdx-js/react'\n/* @jsx mdx */\n\n\nconst makeShortcode = name => function MDXDefaultShortcode(props) {\n  console.warn(\"Component \" + name + \" was not imported, exported, or provided by MDXProvider as global scope\")\n  return <div {...props}/>\n};\n\nconst layoutProps = {\n  \n};\nconst MDXLayout = \"wrapper\"\nexport default function MDXContent({\n  components,\n  ...props\n}) {\n  return <MDXLayout {...layoutProps} {...props} components={components} mdxType=\"MDXLayout\">\n    <h1>{`6516 Processor`}</h1>\n    <p>{`The 6516 is a 16-bit processor with four 16-bit general-purpose registers `}{`(`}<inlineCode parentName=\"p\">{`A`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`B`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`C`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`D`}</inlineCode>{`)`}{`, two 16-bit index registers `}{`(`}<inlineCode parentName=\"p\">{`X`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`Y`}</inlineCode>{`)`}{`, two 16-bit stack registers `}{`(`}<inlineCode parentName=\"p\">{`SP`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`BP`}</inlineCode>{`)`}{`, an 8-bit processor status register `}{`(`}<inlineCode parentName=\"p\">{`FLAGS`}</inlineCode>{`)`}{` and a 16-bit program counter `}{`(`}<inlineCode parentName=\"p\">{`PC`}</inlineCode>{`)`}{`. There are 8-bit aliases for the low eight bits of the registers `}<inlineCode parentName=\"p\">{`A`}</inlineCode>{` - `}<inlineCode parentName=\"p\">{`D`}</inlineCode>{`, `}<inlineCode parentName=\"p\">{`X`}</inlineCode>{` and `}<inlineCode parentName=\"p\">{`Y`}</inlineCode>{` — this alias adds an `}<inlineCode parentName=\"p\">{`L`}</inlineCode>{` to the register name. So `}<inlineCode parentName=\"p\">{`AL`}</inlineCode>{` represents the low eight bits of `}<inlineCode parentName=\"p\">{`A`}</inlineCode>{`.`}</p>\n    <p>{`The CPU can perform 16-bit mathematical operations on any of the 16-bit registers except the program counter. The CPU can perform add, subtract, multiple, divide `}{`(`}{`integer`}{`)`}{`, and modulus `}{`(`}{`integer`}{`)`}{` operations. The CPU is also capable of bit shifting and byte swapping.`}</p>\n    <p>{`Memory can be loaded and stored a byte at a time or a word `}{`(`}{`16 bits`}{`)`}{` at a time. There are many different methods of memory access, including absolute, indirect, relative, base-relative, and data-relative addressing. Memory addresses can be further indexed by the index registers and optionally scaled by two to simulate arrays with word-sized elements.`}</p>\n    <p>{`Although the processor can load memory from any of the eight available banks, instructions can only be executed in bank 0. This limits programs to 64KB in size, although in reality, programs will be further limited due to the fact that trap vectors, stacks, and ROM all exist in bank 0. However, the configuration of bank zero can be modified by changing the `}<inlineCode parentName=\"p\">{`MM`}</inlineCode>{` register, which can allow the program to swap in code into pages 1–3. With clever programming, it's possible to create programs much larger than 64KB in code size.`}</p>\n    <p>{`The processor supports 256 interrupts by way of vectors at the low end of memory. These can be triggered by external events `}{`(`}{`say, a soft-reset`}{`)`}{`, internal events `}{`(`}{`a timer reaches zero`}{`)`}{`, or by software.`}</p>\n    <p>{`The processor also supports sending and receiving data over 256 ports. Ports have no timing; requesting a value from a port will let the next piece of data take its place on the next instruction cycle. Likewise, sending data over a port can be done in a tight loop without regard for timing mechanisms.`}</p>\n    </MDXLayout>;\n}\n\n;\nMDXContent.isMDXComponent = true;\n"]}