module RegisterFile(input logic [7:0]address,
						  input clk, init,
						  output logic [15:0]q);

integer i;
reg [255:0] outputInst[15:0];
						  
always_ff@(posedge clk)
begin


	if (init)
	
	begin
	outputInst[0] = 15'b1001011011000000;
	outputInst[1] = 15'b0100011111100011;
	outputInst[2] = 15'b0100011111100011;
	outputInst[3] = 15'b0100011111100011;
	outputInst[4] = 15'b0100011011000011;
	end
	
end

always_comb
begin
q = outputInst[address];
end

endmodule

