$date
	Thu Sep 12 17:14:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module phase_accumulator_tb $end
$var wire 5 ! word [4:0] $end
$var wire 4 " phase [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ fph $end
$var reg 2 % mode [1:0] $end
$var reg 1 & reset $end
$var reg 5 ' temp [4:0] $end
$scope module U2_pa_tb $end
$var wire 1 # clk $end
$var wire 1 $ fph $end
$var wire 2 ( mode [1:0] $end
$var wire 1 & reset $end
$var wire 5 ) word [4:0] $end
$var wire 4 * phase [3:0] $end
$var reg 5 + acc [4:0] $end
$var reg 5 , freq [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
b101 )
b0 (
b101 '
0&
b0 %
0$
0#
bx "
b101 !
$end
#5
1#
#6
b0 "
b0 *
b0 +
b0 ,
1&
#10
0&
0#
#15
b101 ,
1$
b11 %
b11 (
1#
#20
0#
#25
b1 "
b1 *
b10 +
b10 !
b10 )
1#
b10 '
0$
#30
0#
#35
b101 !
b101 )
1#
b0 '
1$
b10 %
b10 (
#40
0#
#45
b11 "
b11 *
b111 +
b1 !
b1 )
1#
b1 '
b0 %
b0 (
#50
0#
#55
b110 "
b110 *
b1100 +
1#
#60
0#
#65
1#
b1 %
b1 (
#70
0#
#75
b1000 "
b1000 *
b10001 +
1#
b0 %
b0 (
#80
0#
#85
b1011 "
b1011 *
b10110 +
1#
#90
0#
