[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BitsLogic/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 173
LIB: work
FILE: ${SURELOG_DIR}/tests/BitsLogic/dut.sv
n<> u<172> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<172> s<171> l<1:1>
  n<> u<171> t<Source_text> p<172> c<22> l<1:1> el<28:10>
    n<> u<22> t<Description> p<171> c<21> s<29> l<1:1> el<8:11>
      n<> u<21> t<Package_declaration> p<22> c<2> l<1:1> el<8:11>
        n<> u<2> t<PACKAGE> p<21> s<3> l<1:1> el<1:8>
        n<SchedulerTypes> u<3> t<STRING_CONST> p<21> s<19> l<1:9> el<1:23>
        n<> u<19> t<Package_item> p<21> c<18> s<20> l<3:1> el<6:22>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<3:1> el<6:22>
            n<> u<17> t<Data_declaration> p<18> c<16> l<3:1> el<6:22>
              n<> u<16> t<Type_declaration> p<17> c<14> l<3:1> el<6:22>
                n<> u<14> t<Data_type> p<16> c<5> s<15> l<3:9> el<6:2>
                  n<> u<5> t<Struct_union> p<14> c<4> s<6> l<3:9> el<3:15>
                    n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
                  n<> u<6> t<Packed_keyword> p<14> s<13> l<3:16> el<3:22>
                  n<> u<13> t<Struct_union_member> p<14> c<9> l<5:5> el<5:13>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<5:5> el<5:10>
                      n<> u<8> t<Data_type> p<9> c<7> l<5:5> el<5:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<5:5> el<5:10>
                    n<> u<12> t<Variable_decl_assignment_list> p<13> c<11> l<5:11> el<5:12>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<5:11> el<5:12>
                        n<a> u<10> t<STRING_CONST> p<11> l<5:11> el<5:12>
                n<IntIssueQueueEntry> u<15> t<STRING_CONST> p<16> l<6:3> el<6:21>
        n<> u<20> t<ENDPACKAGE> p<21> l<8:1> el<8:11>
    n<> u<29> t<Description> p<171> c<28> s<170> l<10:1> el<10:26>
      n<> u<28> t<Package_item> p<29> c<27> l<10:1> el<10:26>
        n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<10:1> el<10:26>
          n<> u<26> t<Data_declaration> p<27> c<25> l<10:1> el<10:26>
            n<> u<25> t<Package_import_declaration> p<26> c<24> l<10:1> el<10:26>
              n<> u<24> t<Package_import_item> p<25> c<23> l<10:8> el<10:25>
                n<SchedulerTypes> u<23> t<STRING_CONST> p<24> l<10:8> el<10:22>
    n<> u<170> t<Description> p<171> c<169> l<12:1> el<28:10>
      n<> u<169> t<Module_declaration> p<170> c<34> l<12:1> el<28:10>
        n<> u<34> t<Module_nonansi_header> p<169> c<30> s<115> l<12:1> el<12:14>
          n<module> u<30> t<Module_keyword> p<34> s<31> l<12:1> el<12:7>
          n<top> u<31> t<STRING_CONST> p<34> s<32> l<12:8> el<12:11>
          n<> u<32> t<Package_import_declaration_list> p<34> s<33> l<12:11> el<12:11>
          n<> u<33> t<Port_list> p<34> l<12:11> el<12:13>
        n<> u<115> t<Module_item> p<169> c<114> s<138> l<14:2> el<22:24>
          n<> u<114> t<Non_port_module_item> p<115> c<113> l<14:2> el<22:24>
            n<> u<113> t<Module_or_generate_item> p<114> c<112> l<14:2> el<22:24>
              n<> u<112> t<Module_common_item> p<113> c<111> l<14:2> el<22:24>
                n<> u<111> t<Module_or_generate_item_declaration> p<112> c<110> l<14:2> el<22:24>
                  n<> u<110> t<Package_or_generate_item_declaration> p<111> c<109> l<14:2> el<22:24>
                    n<> u<109> t<Data_declaration> p<110> c<108> l<14:2> el<22:24>
                      n<> u<108> t<Type_declaration> p<109> c<106> l<14:2> el<22:24>
                        n<> u<106> t<Data_type> p<108> c<36> s<107> l<14:10> el<22:6>
                          n<> u<36> t<Struct_union> p<106> c<35> s<37> l<14:10> el<14:16>
                            n<> u<35> t<Struct_keyword> p<36> l<14:10> el<14:16>
                          n<> u<37> t<Packed_keyword> p<106> s<54> l<14:17> el<14:23>
                          n<> u<54> t<Struct_union_member> p<106> c<50> s<71> l<16:9> el<16:32>
                            n<> u<50> t<Data_type_or_void> p<54> c<49> s<53> l<16:9> el<16:22>
                              n<> u<49> t<Data_type> p<50> c<38> l<16:9> el<16:22>
                                n<> u<38> t<IntVec_TypeLogic> p<49> s<48> l<16:9> el<16:14>
                                n<> u<48> t<Packed_dimension> p<49> c<47> l<16:15> el<16:22>
                                  n<> u<47> t<Constant_range> p<48> c<42> l<16:16> el<16:21>
                                    n<> u<42> t<Constant_expression> p<47> c<41> s<46> l<16:16> el<16:17>
                                      n<> u<41> t<Constant_primary> p<42> c<40> l<16:16> el<16:17>
                                        n<> u<40> t<Primary_literal> p<41> c<39> l<16:16> el<16:17>
                                          n<2> u<39> t<INT_CONST> p<40> l<16:16> el<16:17>
                                    n<> u<46> t<Constant_expression> p<47> c<45> l<16:20> el<16:21>
                                      n<> u<45> t<Constant_primary> p<46> c<44> l<16:20> el<16:21>
                                        n<> u<44> t<Primary_literal> p<45> c<43> l<16:20> el<16:21>
                                          n<0> u<43> t<INT_CONST> p<44> l<16:20> el<16:21>
                            n<> u<53> t<Variable_decl_assignment_list> p<54> c<52> l<16:23> el<16:31>
                              n<> u<52> t<Variable_decl_assignment> p<53> c<51> l<16:23> el<16:31>
                                n<intValid> u<51> t<STRING_CONST> p<52> l<16:23> el<16:31>
                          n<> u<71> t<Struct_union_member> p<106> c<67> s<88> l<17:9> el<17:44>
                            n<> u<67> t<Data_type_or_void> p<71> c<66> s<70> l<17:9> el<17:35>
                              n<IntIssueQueueEntry> u<66> t<Data_type> p<67> c<55> l<17:9> el<17:35>
                                n<IntIssueQueueEntry> u<55> t<STRING_CONST> p<66> s<65> l<17:9> el<17:27>
                                n<> u<65> t<Packed_dimension> p<66> c<64> l<17:28> el<17:35>
                                  n<> u<64> t<Constant_range> p<65> c<59> l<17:29> el<17:34>
                                    n<> u<59> t<Constant_expression> p<64> c<58> s<63> l<17:29> el<17:30>
                                      n<> u<58> t<Constant_primary> p<59> c<57> l<17:29> el<17:30>
                                        n<> u<57> t<Primary_literal> p<58> c<56> l<17:29> el<17:30>
                                          n<2> u<56> t<INT_CONST> p<57> l<17:29> el<17:30>
                                    n<> u<63> t<Constant_expression> p<64> c<62> l<17:33> el<17:34>
                                      n<> u<62> t<Constant_primary> p<63> c<61> l<17:33> el<17:34>
                                        n<> u<61> t<Primary_literal> p<62> c<60> l<17:33> el<17:34>
                                          n<0> u<60> t<INT_CONST> p<61> l<17:33> el<17:34>
                            n<> u<70> t<Variable_decl_assignment_list> p<71> c<69> l<17:36> el<17:43>
                              n<> u<69> t<Variable_decl_assignment> p<70> c<68> l<17:36> el<17:43>
                                n<intData> u<68> t<STRING_CONST> p<69> l<17:36> el<17:43>
                          n<> u<88> t<Struct_union_member> p<106> c<84> s<105> l<20:9> el<20:32>
                            n<> u<84> t<Data_type_or_void> p<88> c<83> s<87> l<20:9> el<20:22>
                              n<> u<83> t<Data_type> p<84> c<72> l<20:9> el<20:22>
                                n<> u<72> t<IntVec_TypeLogic> p<83> s<82> l<20:9> el<20:14>
                                n<> u<82> t<Packed_dimension> p<83> c<81> l<20:15> el<20:22>
                                  n<> u<81> t<Constant_range> p<82> c<76> l<20:16> el<20:21>
                                    n<> u<76> t<Constant_expression> p<81> c<75> s<80> l<20:16> el<20:17>
                                      n<> u<75> t<Constant_primary> p<76> c<74> l<20:16> el<20:17>
                                        n<> u<74> t<Primary_literal> p<75> c<73> l<20:16> el<20:17>
                                          n<2> u<73> t<INT_CONST> p<74> l<20:16> el<20:17>
                                    n<> u<80> t<Constant_expression> p<81> c<79> l<20:20> el<20:21>
                                      n<> u<79> t<Constant_primary> p<80> c<78> l<20:20> el<20:21>
                                        n<> u<78> t<Primary_literal> p<79> c<77> l<20:20> el<20:21>
                                          n<0> u<77> t<INT_CONST> p<78> l<20:20> el<20:21>
                            n<> u<87> t<Variable_decl_assignment_list> p<88> c<86> l<20:23> el<20:31>
                              n<> u<86> t<Variable_decl_assignment> p<87> c<85> l<20:23> el<20:31>
                                n<memValid> u<85> t<STRING_CONST> p<86> l<20:23> el<20:31>
                          n<> u<105> t<Struct_union_member> p<106> c<101> l<21:9> el<21:33>
                            n<> u<101> t<Data_type_or_void> p<105> c<100> s<104> l<21:9> el<21:21>
                              n<> u<100> t<Data_type> p<101> c<89> l<21:9> el<21:21>
                                n<> u<89> t<IntVec_TypeLogic> p<100> s<99> l<21:9> el<21:14>
                                n<> u<99> t<Packed_dimension> p<100> c<98> l<21:15> el<21:21>
                                  n<> u<98> t<Constant_range> p<99> c<93> l<21:16> el<21:20>
                                    n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<21:16> el<21:17>
                                      n<> u<92> t<Constant_primary> p<93> c<91> l<21:16> el<21:17>
                                        n<> u<91> t<Primary_literal> p<92> c<90> l<21:16> el<21:17>
                                          n<2> u<90> t<INT_CONST> p<91> l<21:16> el<21:17>
                                    n<> u<97> t<Constant_expression> p<98> c<96> l<21:19> el<21:20>
                                      n<> u<96> t<Constant_primary> p<97> c<95> l<21:19> el<21:20>
                                        n<> u<95> t<Primary_literal> p<96> c<94> l<21:19> el<21:20>
                                          n<0> u<94> t<INT_CONST> p<95> l<21:19> el<21:20>
                            n<> u<104> t<Variable_decl_assignment_list> p<105> c<103> l<21:22> el<21:32>
                              n<> u<103> t<Variable_decl_assignment> p<104> c<102> l<21:22> el<21:32>
                                n<memAddrHit> u<102> t<STRING_CONST> p<103> l<21:22> el<21:32>
                        n<ReplayQueueEntry> u<107> t<STRING_CONST> p<108> l<22:7> el<22:23>
        n<> u<138> t<Module_item> p<169> c<137> s<167> l<24:1> el<24:39>
          n<> u<137> t<Non_port_module_item> p<138> c<136> l<24:1> el<24:39>
            n<> u<136> t<Module_or_generate_item> p<137> c<135> l<24:1> el<24:39>
              n<> u<135> t<Module_common_item> p<136> c<134> l<24:1> el<24:39>
                n<> u<134> t<Module_or_generate_item_declaration> p<135> c<133> l<24:1> el<24:39>
                  n<> u<133> t<Package_or_generate_item_declaration> p<134> c<132> l<24:1> el<24:39>
                    n<> u<132> t<Parameter_declaration> p<133> c<116> l<24:1> el<24:38>
                      n<> u<116> t<Data_type_or_implicit> p<132> s<131> l<24:11> el<24:11>
                      n<> u<131> t<Param_assignment_list> p<132> c<130> l<24:11> el<24:38>
                        n<> u<130> t<Param_assignment> p<131> c<117> l<24:11> el<24:38>
                          n<p> u<117> t<STRING_CONST> p<130> s<129> l<24:11> el<24:12>
                          n<> u<129> t<Constant_param_expression> p<130> c<128> l<24:15> el<24:38>
                            n<> u<128> t<Constant_mintypmax_expression> p<129> c<127> l<24:15> el<24:38>
                              n<> u<127> t<Constant_expression> p<128> c<126> l<24:15> el<24:38>
                                n<> u<126> t<Constant_primary> p<127> c<125> l<24:15> el<24:38>
                                  n<> u<125> t<Subroutine_call> p<126> c<118> l<24:15> el<24:38>
                                    n<> u<118> t<Dollar_keyword> p<125> s<119> l<24:15> el<24:16>
                                    n<bits> u<119> t<STRING_CONST> p<125> s<124> l<24:16> el<24:20>
                                    n<> u<124> t<Argument_list> p<125> c<123> l<24:21> el<24:37>
                                      n<> u<123> t<Expression> p<124> c<122> l<24:21> el<24:37>
                                        n<> u<122> t<Primary> p<123> c<121> l<24:21> el<24:37>
                                          n<> u<121> t<Primary_literal> p<122> c<120> l<24:21> el<24:37>
                                            n<ReplayQueueEntry> u<120> t<STRING_CONST> p<121> l<24:21> el<24:37>
        n<> u<167> t<Module_item> p<169> c<166> s<168> l<26:1> el<26:17>
          n<> u<166> t<Non_port_module_item> p<167> c<165> l<26:1> el<26:17>
            n<> u<165> t<Module_or_generate_item> p<166> c<164> l<26:1> el<26:17>
              n<> u<164> t<Module_common_item> p<165> c<163> l<26:1> el<26:17>
                n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<26:1> el<26:17>
                  n<> u<162> t<Package_or_generate_item_declaration> p<163> c<161> l<26:1> el<26:17>
                    n<> u<161> t<Data_declaration> p<162> c<160> l<26:1> el<26:17>
                      n<> u<160> t<Variable_declaration> p<161> c<156> l<26:1> el<26:17>
                        n<> u<156> t<Data_type> p<160> c<139> s<159> l<26:1> el<26:14>
                          n<> u<139> t<IntVec_TypeLogic> p<156> s<155> l<26:1> el<26:6>
                          n<> u<155> t<Packed_dimension> p<156> c<154> l<26:7> el<26:14>
                            n<> u<154> t<Constant_range> p<155> c<149> l<26:8> el<26:13>
                              n<> u<149> t<Constant_expression> p<154> c<143> s<153> l<26:8> el<26:11>
                                n<> u<143> t<Constant_expression> p<149> c<142> s<148> l<26:8> el<26:9>
                                  n<> u<142> t<Constant_primary> p<143> c<141> l<26:8> el<26:9>
                                    n<> u<141> t<Primary_literal> p<142> c<140> l<26:8> el<26:9>
                                      n<p> u<140> t<STRING_CONST> p<141> l<26:8> el<26:9>
                                n<> u<148> t<BinOp_Minus> p<149> s<147> l<26:9> el<26:10>
                                n<> u<147> t<Constant_expression> p<149> c<146> l<26:10> el<26:11>
                                  n<> u<146> t<Constant_primary> p<147> c<145> l<26:10> el<26:11>
                                    n<> u<145> t<Primary_literal> p<146> c<144> l<26:10> el<26:11>
                                      n<1> u<144> t<INT_CONST> p<145> l<26:10> el<26:11>
                              n<> u<153> t<Constant_expression> p<154> c<152> l<26:12> el<26:13>
                                n<> u<152> t<Constant_primary> p<153> c<151> l<26:12> el<26:13>
                                  n<> u<151> t<Primary_literal> p<152> c<150> l<26:12> el<26:13>
                                    n<0> u<150> t<INT_CONST> p<151> l<26:12> el<26:13>
                        n<> u<159> t<Variable_decl_assignment_list> p<160> c<158> l<26:15> el<26:16>
                          n<> u<158> t<Variable_decl_assignment> p<159> c<157> l<26:15> el<26:16>
                            n<b> u<157> t<STRING_CONST> p<158> l<26:15> el<26:16>
        n<> u<168> t<ENDMODULE> p<169> l<28:1> el<28:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsLogic/dut.sv:1:1: No timescale set for "SchedulerTypes".
[WRN:PA0205] ${SURELOG_DIR}/tests/BitsLogic/dut.sv:12:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BitsLogic/dut.sv:12:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
Design                                                 1
ImportTypespec                                         1
LogicNet                                               1
LogicTypespec                                          5
Module                                                 1
Operation                                              1
Package                                                1
PackedArrayTypespec                                    1
ParamAssign                                            1
Parameter                                              1
Range                                                  5
RefObj                                                 2
RefTypespec                                            9
StructTypespec                                         2
SysFuncCall                                            1
TypedefTypespec                                        2
TypespecMember                                         5
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitsLogic/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: SchedulerTypes (SchedulerTypes), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:SchedulerTypes
  |vpiTypedef:
  \_TypedefTypespec: (SchedulerTypes::IntIssueQueueEntry), line:6:3, endln:6:21
    |vpiParent:
    \_Package: SchedulerTypes (SchedulerTypes), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:1:1, endln:8:11
    |vpiName:SchedulerTypes::IntIssueQueueEntry
    |vpiTypedefAlias:
    \_RefTypespec: (SchedulerTypes::IntIssueQueueEntry), line:3:9, endln:6:2
      |vpiParent:
      \_TypedefTypespec: (SchedulerTypes::IntIssueQueueEntry), line:6:3, endln:6:21
      |vpiFullName:SchedulerTypes::IntIssueQueueEntry
      |vpiActual:
      \_StructTypespec: , line:3:9, endln:6:2
  |vpiTypedef:
  \_StructTypespec: , line:3:9, endln:6:2
    |vpiParent:
    \_Package: SchedulerTypes (SchedulerTypes), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:5:11, endln:5:12
      |vpiParent:
      \_StructTypespec: , line:3:9, endln:6:2
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (SchedulerTypes::a), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (a), line:5:11, endln:5:12
        |vpiFullName:SchedulerTypes::a
        |vpiActual:
        \_LogicTypespec: , line:5:5, endln:5:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:5, endln:5:10
    |vpiParent:
    \_Package: SchedulerTypes (SchedulerTypes), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_TypedefTypespec: (SchedulerTypes::IntIssueQueueEntry), line:6:3, endln:6:21
  |vpiImportTypespec:
  \_StructTypespec: , line:3:9, endln:6:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:5, endln:5:10
  |vpiDefName:SchedulerTypes
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.p), line:24:11, endln:24:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_ParamAssign: , line:24:11, endln:24:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRhs:
    \_SysFuncCall: ($bits), line:24:15, endln:24:38
      |vpiParent:
      \_ParamAssign: , line:24:11, endln:24:38
      |vpiArgument:
      \_RefTypespec: (work@top.ReplayQueueEntry), line:24:21, endln:24:37
        |vpiParent:
        \_SysFuncCall: ($bits), line:24:15, endln:24:38
        |vpiName:ReplayQueueEntry
        |vpiFullName:work@top.ReplayQueueEntry
        |vpiActual:
        \_TypedefTypespec: (ReplayQueueEntry), line:22:7, endln:22:23
      |vpiName:$bits
    |vpiLhs:
    \_Parameter: (work@top.p), line:24:11, endln:24:38
  |vpiTypedef:
  \_TypedefTypespec: (ReplayQueueEntry), line:22:7, endln:22:23
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiName:ReplayQueueEntry
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.ReplayQueueEntry), line:14:10, endln:22:6
      |vpiParent:
      \_TypedefTypespec: (ReplayQueueEntry), line:22:7, endln:22:23
      |vpiFullName:work@top.ReplayQueueEntry
      |vpiActual:
      \_StructTypespec: , line:14:10, endln:22:6
  |vpiTypedef:
  \_StructTypespec: , line:14:10, endln:22:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (intValid), line:16:23, endln:16:31
      |vpiParent:
      \_StructTypespec: , line:14:10, endln:22:6
      |vpiName:intValid
      |vpiTypespec:
      \_RefTypespec: (work@top.intValid), line:16:9, endln:16:22
        |vpiParent:
        \_TypespecMember: (intValid), line:16:23, endln:16:31
        |vpiFullName:work@top.intValid
        |vpiActual:
        \_LogicTypespec: , line:16:9, endln:16:22
    |vpiTypespecMember:
    \_TypespecMember: (intData), line:17:36, endln:17:43
      |vpiParent:
      \_StructTypespec: , line:14:10, endln:22:6
      |vpiName:intData
      |vpiTypespec:
      \_RefTypespec: (work@top.intData.IntIssueQueueEntry), line:17:9, endln:17:35
        |vpiParent:
        \_TypespecMember: (intData), line:17:36, endln:17:43
        |vpiName:IntIssueQueueEntry
        |vpiFullName:work@top.intData.IntIssueQueueEntry
        |vpiActual:
        \_PackedArrayTypespec: , line:17:9, endln:17:35
    |vpiTypespecMember:
    \_TypespecMember: (memValid), line:20:23, endln:20:31
      |vpiParent:
      \_StructTypespec: , line:14:10, endln:22:6
      |vpiName:memValid
      |vpiTypespec:
      \_RefTypespec: (work@top.memValid), line:20:9, endln:20:22
        |vpiParent:
        \_TypespecMember: (memValid), line:20:23, endln:20:31
        |vpiFullName:work@top.memValid
        |vpiActual:
        \_LogicTypespec: , line:20:9, endln:20:22
    |vpiTypespecMember:
    \_TypespecMember: (memAddrHit), line:21:22, endln:21:32
      |vpiParent:
      \_StructTypespec: , line:14:10, endln:22:6
      |vpiName:memAddrHit
      |vpiTypespec:
      \_RefTypespec: (work@top.memAddrHit), line:21:9, endln:21:21
        |vpiParent:
        \_TypespecMember: (memAddrHit), line:21:22, endln:21:32
        |vpiFullName:work@top.memAddrHit
        |vpiActual:
        \_LogicTypespec: , line:21:9, endln:21:21
  |vpiTypedef:
  \_LogicTypespec: , line:16:9, endln:16:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRange:
    \_Range: , line:16:15, endln:16:22
      |vpiParent:
      \_LogicTypespec: , line:16:9, endln:16:22
      |vpiLeftRange:
      \_Constant: , line:16:16, endln:16:17
        |vpiParent:
        \_Range: , line:16:15, endln:16:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:20, endln:16:21
        |vpiParent:
        \_Range: , line:16:15, endln:16:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_PackedArrayTypespec: , line:17:9, endln:17:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRange:
    \_Range: , line:17:28, endln:17:35
      |vpiParent:
      \_PackedArrayTypespec: , line:17:9, endln:17:35
      |vpiLeftRange:
      \_Constant: , line:17:29, endln:17:30
        |vpiParent:
        \_Range: , line:17:28, endln:17:35
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:33, endln:17:34
        |vpiParent:
        \_Range: , line:17:28, endln:17:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top.SchedulerTypes::IntIssueQueueEntry), line:6:3, endln:6:21
      |vpiParent:
      \_PackedArrayTypespec: , line:17:9, endln:17:35
      |vpiName:SchedulerTypes::IntIssueQueueEntry
      |vpiFullName:work@top.SchedulerTypes::IntIssueQueueEntry
      |vpiActual:
      \_TypedefTypespec: (SchedulerTypes::IntIssueQueueEntry), line:6:3, endln:6:21
  |vpiTypedef:
  \_LogicTypespec: , line:20:9, endln:20:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRange:
    \_Range: , line:20:15, endln:20:22
      |vpiParent:
      \_LogicTypespec: , line:20:9, endln:20:22
      |vpiLeftRange:
      \_Constant: , line:20:16, endln:20:17
        |vpiParent:
        \_Range: , line:20:15, endln:20:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:20:20, endln:20:21
        |vpiParent:
        \_Range: , line:20:15, endln:20:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:21:9, endln:21:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRange:
    \_Range: , line:21:15, endln:21:21
      |vpiParent:
      \_LogicTypespec: , line:21:9, endln:21:21
      |vpiLeftRange:
      \_Constant: , line:21:16, endln:21:17
        |vpiParent:
        \_Range: , line:21:15, endln:21:21
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:21:19, endln:21:20
        |vpiParent:
        \_Range: , line:21:15, endln:21:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:26:1, endln:26:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiRange:
    \_Range: , line:26:7, endln:26:14
      |vpiParent:
      \_LogicTypespec: , line:26:1, endln:26:14
      |vpiLeftRange:
      \_Operation: , line:26:8, endln:26:11
        |vpiParent:
        \_Range: , line:26:7, endln:26:14
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.p), line:26:8, endln:26:9
          |vpiParent:
          \_Operation: , line:26:8, endln:26:11
          |vpiName:p
          |vpiFullName:work@top.p
          |vpiActual:
          \_Parameter: (work@top.p), line:24:11, endln:24:38
        |vpiOperand:
        \_Constant: , line:26:10, endln:26:11
          |vpiParent:
          \_Operation: , line:26:8, endln:26:11
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:26:12, endln:26:13
        |vpiParent:
        \_Range: , line:26:7, endln:26:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypedefTypespec: (ReplayQueueEntry), line:22:7, endln:22:23
  |vpiImportTypespec:
  \_StructTypespec: , line:14:10, endln:22:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:16:9, endln:16:22
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:17:9, endln:17:35
  |vpiImportTypespec:
  \_LogicTypespec: , line:20:9, endln:20:22
  |vpiImportTypespec:
  \_LogicTypespec: , line:21:9, endln:21:21
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:1, endln:26:14
  |vpiImportTypespec:
  \_LogicNet: (work@top.b), line:26:15, endln:26:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/BitsLogic/dut.sv, line:12:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b), line:26:1, endln:26:14
      |vpiParent:
      \_LogicNet: (work@top.b), line:26:15, endln:26:16
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:26:1, endln:26:14
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.b), line:26:15, endln:26:16
|vpiTypedef:
\_ImportTypespec: (SchedulerTypes), line:10:8, endln:10:25
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:SchedulerTypes
  |vpiImportTypespecItem:
  \_Constant: , line:10:8, endln:10:25
    |vpiParent:
    \_ImportTypespec: (SchedulerTypes), line:10:8, endln:10:25
    |vpiDecompile:*
    |vpiSize:8
    |STRING:*
    |vpiConstType:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
