{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678848454884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678848454887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 15 15:47:34 2023 " "Processing started: Wed Mar 15 15:47:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678848454887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848454887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_1 -c Nios_Sys_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios_Sys_1 -c Nios_Sys_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848454888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678848455347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678848455347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resources/nios_sys_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resources/nios_sys_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_Sys_1-structure " "Found design unit 1: Nios_Sys_1-structure" {  } { { "Resources/Nios_Sys_1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/Resources/Nios_Sys_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_Sys_1 " "Found entity 1: Nios_Sys_1" {  } { { "Resources/Nios_Sys_1.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/Resources/Nios_Sys_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/niosboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosboard/synthesis/niosboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosBoard-rtl " "Found design unit 1: niosBoard-rtl" {  } { { "niosBoard/synthesis/niosBoard.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/niosBoard.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462465 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosBoard " "Found entity 1: niosBoard" {  } { { "niosBoard/synthesis/niosBoard.vhd" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/niosBoard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosBoard/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosBoard/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_irq_mapper " "Found entity 1: niosBoard_irq_mapper" {  } { { "niosBoard/synthesis/submodules/niosBoard_irq_mapper.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0 " "Found entity 1: niosBoard_mm_interconnect_0" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosBoard_mm_interconnect_0_avalon_st_adapter" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosBoard_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosBoard_mm_interconnect_0_rsp_mux_001" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosBoard/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462498 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosBoard/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_rsp_mux " "Found entity 1: niosBoard_mm_interconnect_0_rsp_mux" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosBoard_mm_interconnect_0_rsp_demux_001" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_rsp_demux " "Found entity 1: niosBoard_mm_interconnect_0_rsp_demux" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_cmd_mux_001 " "Found entity 1: niosBoard_mm_interconnect_0_cmd_mux_001" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_cmd_mux " "Found entity 1: niosBoard_mm_interconnect_0_cmd_mux" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosBoard_mm_interconnect_0_cmd_demux_001" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_cmd_demux " "Found entity 1: niosBoard_mm_interconnect_0_cmd_demux" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "niosBoard/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "niosBoard/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462519 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "niosBoard/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosBoard/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosBoard/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosBoard_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosBoard_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_router_003_default_decode " "Found entity 1: niosBoard_mm_interconnect_0_router_003_default_decode" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462532 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_mm_interconnect_0_router_003 " "Found entity 2: niosBoard_mm_interconnect_0_router_003" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosBoard_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosBoard_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosBoard_mm_interconnect_0_router_002_default_decode" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462535 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_mm_interconnect_0_router_002 " "Found entity 2: niosBoard_mm_interconnect_0_router_002" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosBoard_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosBoard_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosBoard_mm_interconnect_0_router_001_default_decode" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462537 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_mm_interconnect_0_router_001 " "Found entity 2: niosBoard_mm_interconnect_0_router_001" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosBoard_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosBoard_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosBoard_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678848462539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosboard/synthesis/submodules/niosboard_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_mm_interconnect_0_router_default_decode " "Found entity 1: niosBoard_mm_interconnect_0_router_default_decode" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462540 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_mm_interconnect_0_router " "Found entity 2: niosBoard_mm_interconnect_0_router" {  } { { "niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosBoard/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosBoard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosBoard/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosBoard/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosBoard/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_sys_timer " "Found entity 1: niosBoard_sys_timer" {  } { { "niosBoard/synthesis/submodules/niosBoard_sys_timer.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_onchip_memory2_0 " "Found entity 1: niosBoard_onchip_memory2_0" {  } { { "niosBoard/synthesis/submodules/niosBoard_onchip_memory2_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosboard/synthesis/submodules/niosboard_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosBoard_jtag_uart_0_sim_scfifo_w" {  } { { "niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462562 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_jtag_uart_0_scfifo_w " "Found entity 2: niosBoard_jtag_uart_0_scfifo_w" {  } { { "niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462562 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosBoard_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosBoard_jtag_uart_0_sim_scfifo_r" {  } { { "niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462562 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosBoard_jtag_uart_0_scfifo_r " "Found entity 4: niosBoard_jtag_uart_0_scfifo_r" {  } { { "niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462562 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosBoard_jtag_uart_0 " "Found entity 5: niosBoard_jtag_uart_0" {  } { { "niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu " "Found entity 1: niosBoard_cpu" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848462566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848462566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_ic_data_module " "Found entity 1: niosBoard_cpu_cpu_ic_data_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosBoard_cpu_cpu_ic_tag_module " "Found entity 2: niosBoard_cpu_cpu_ic_tag_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosBoard_cpu_cpu_bht_module " "Found entity 3: niosBoard_cpu_cpu_bht_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosBoard_cpu_cpu_register_bank_a_module " "Found entity 4: niosBoard_cpu_cpu_register_bank_a_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosBoard_cpu_cpu_register_bank_b_module " "Found entity 5: niosBoard_cpu_cpu_register_bank_b_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosBoard_cpu_cpu_dc_tag_module " "Found entity 6: niosBoard_cpu_cpu_dc_tag_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosBoard_cpu_cpu_dc_data_module " "Found entity 7: niosBoard_cpu_cpu_dc_data_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosBoard_cpu_cpu_dc_victim_module " "Found entity 8: niosBoard_cpu_cpu_dc_victim_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosBoard_cpu_cpu_nios2_oci_debug " "Found entity 9: niosBoard_cpu_cpu_nios2_oci_debug" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosBoard_cpu_cpu_nios2_oci_break " "Found entity 10: niosBoard_cpu_cpu_nios2_oci_break" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosBoard_cpu_cpu_nios2_oci_xbrk " "Found entity 11: niosBoard_cpu_cpu_nios2_oci_xbrk" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosBoard_cpu_cpu_nios2_oci_dbrk " "Found entity 12: niosBoard_cpu_cpu_nios2_oci_dbrk" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosBoard_cpu_cpu_nios2_oci_itrace " "Found entity 13: niosBoard_cpu_cpu_nios2_oci_itrace" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosBoard_cpu_cpu_nios2_oci_td_mode " "Found entity 14: niosBoard_cpu_cpu_nios2_oci_td_mode" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosBoard_cpu_cpu_nios2_oci_dtrace " "Found entity 15: niosBoard_cpu_cpu_nios2_oci_dtrace" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosBoard_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: niosBoard_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosBoard_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: niosBoard_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosBoard_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: niosBoard_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosBoard_cpu_cpu_nios2_oci_fifo " "Found entity 19: niosBoard_cpu_cpu_nios2_oci_fifo" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosBoard_cpu_cpu_nios2_oci_pib " "Found entity 20: niosBoard_cpu_cpu_nios2_oci_pib" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosBoard_cpu_cpu_nios2_oci_im " "Found entity 21: niosBoard_cpu_cpu_nios2_oci_im" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosBoard_cpu_cpu_nios2_performance_monitors " "Found entity 22: niosBoard_cpu_cpu_nios2_performance_monitors" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "23 niosBoard_cpu_cpu_nios2_avalon_reg " "Found entity 23: niosBoard_cpu_cpu_nios2_avalon_reg" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "24 niosBoard_cpu_cpu_ociram_sp_ram_module " "Found entity 24: niosBoard_cpu_cpu_ociram_sp_ram_module" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "25 niosBoard_cpu_cpu_nios2_ocimem " "Found entity 25: niosBoard_cpu_cpu_nios2_ocimem" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "26 niosBoard_cpu_cpu_nios2_oci " "Found entity 26: niosBoard_cpu_cpu_nios2_oci" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""} { "Info" "ISGN_ENTITY_NAME" "27 niosBoard_cpu_cpu " "Found entity 27: niosBoard_cpu_cpu" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosBoard_cpu_cpu_debug_slave_sysclk" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_debug_slave_tck " "Found entity 1: niosBoard_cpu_cpu_debug_slave_tck" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosBoard_cpu_cpu_debug_slave_wrapper" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_mult_cell " "Found entity 1: niosBoard_cpu_cpu_mult_cell" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu_mult_cell.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_cpu_cpu_test_bench " "Found entity 1: niosBoard_cpu_cpu_test_bench" {  } { { "niosBoard/synthesis/submodules/niosBoard_cpu_cpu_test_bench.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosboard/synthesis/submodules/niosboard_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosboard/synthesis/submodules/niosboard_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosBoard_LED_pio " "Found entity 1: niosBoard_LED_pio" {  } { { "niosBoard/synthesis/submodules/niosBoard_LED_pio.v" "" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/niosBoard/synthesis/submodules/niosBoard_LED_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678848463039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios_Sys_1 " "Elaborating entity \"Nios_Sys_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678848463145 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 Nios_V1 " "Node instance \"u0\" instantiates undefined entity \"Nios_V1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Resources/Nios_Sys_1.vhd" "u0" { Text "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/Resources/Nios_Sys_1.vhd" 24 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1678848463172 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/output_files/Nios_Sys_1.map.smsg " "Generated suppressed messages file C:/Users/beckb/Documents/GitHub/Compsys701-Labs/Lab_1_Quartus/output_files/Nios_Sys_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848463250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678848464445 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 15 15:47:44 2023 " "Processing ended: Wed Mar 15 15:47:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678848464445 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678848464445 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678848464445 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848464445 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678848465135 ""}
