// Seed: 806401147
module module_0 (
    input wand id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6
);
  assign id_4 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd46,
    parameter id_6 = 32'd83
) (
    input  tri   _id_0,
    input  wire  id_1,
    output uwire id_2
);
  parameter id_4 = 1;
  logic [7:0][id_0 : -1 'b0] id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  logic _id_6, id_7;
  initial begin : LABEL_0
    if (id_4) disable id_8;
    else assume (1);
    id_7 = -1'b0;
  end
  wire id_9;
  assign id_5[1 : id_6] = 1'b0;
  logic id_10, id_11;
  logic id_12 = 1;
  assign id_7 = id_11;
endmodule
