

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_qCboPm
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eGIvMo"
Running: cat _ptx_eGIvMo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_N8Cfat
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_N8Cfat --output-file  /dev/null 2> _ptx_eGIvMoinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eGIvMo _ptx2_N8Cfat _ptx_eGIvMoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x312ca80
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x312cb40
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x312cc00
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x312ccc0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 162528 (ipc=325.1) sim_rate=40632 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:38:37 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(70,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 368640 (ipc=368.6) sim_rate=73728 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:38:38 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 373920 (ipc=249.3) sim_rate=28763 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:38:46 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 504256 (ipc=168.1) sim_rate=36018 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:38:47 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(89,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 653248 (ipc=145.2) sim_rate=43549 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:38:48 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(32,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(36,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 809088 (ipc=134.8) sim_rate=50568 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:38:49 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(80,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1179872 (ipc=157.3) sim_rate=69404 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:38:50 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(85,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1474496 (ipc=184.3) sim_rate=81916 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:38:51 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(76,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(88,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(78,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(80,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(46,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(18,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2054048 (ipc=228.2) sim_rate=108107 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:38:52 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(66,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2345856 (ipc=246.9) sim_rate=117292 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:38:53 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(31,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2640480 (ipc=264.0) sim_rate=125737 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:38:54 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(82,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(72,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(76,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(61,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(9,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3308512 (ipc=300.8) sim_rate=150386 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:38:55 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(53,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(39,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(63,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3684000 (ipc=320.3) sim_rate=160173 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:38:56 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(17,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3959520 (ipc=330.0) sim_rate=164980 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(60,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(81,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(39,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4573888 (ipc=351.8) sim_rate=182955 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:38:58 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(43,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(74,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(37,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4895584 (ipc=362.6) sim_rate=188291 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:38:59 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(39,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(88,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(83,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(31,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5532512 (ipc=381.6) sim_rate=204907 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:39:00 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(85,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(32,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(47,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5897888 (ipc=393.2) sim_rate=210638 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:39:01 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(38,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(73,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(86,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6257024 (ipc=403.7) sim_rate=215759 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:39:02 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(43,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(44,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(61,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(55,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(64,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(84,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 6978112 (ipc=422.9) sim_rate=232603 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:39:03 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(78,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(56,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(63,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7231008 (ipc=425.4) sim_rate=233258 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:39:04 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(55,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(42,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(79,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(61,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7847360 (ipc=436.0) sim_rate=245230 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:39:05 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(58,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(83,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 8163392 (ipc=441.3) sim_rate=247375 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:39:06 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(21,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(54,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(60,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 8478720 (ipc=446.2) sim_rate=249374 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:39:07 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(11,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(27,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(78,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 8800768 (ipc=451.3) sim_rate=251450 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:39:08 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(53,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(80,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(79,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 9137312 (ipc=456.9) sim_rate=253814 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:39:09 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(31,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(17,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(79,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(58,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(86,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 9815200 (ipc=467.4) sim_rate=265275 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:39:10 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(48,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(88,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 10136672 (ipc=471.5) sim_rate=259914 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:39:12 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(64,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(66,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 10443232 (ipc=474.7) sim_rate=261080 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:39:13 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(81,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22806,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22807,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22851,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22852,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22900,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(22901,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22941,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22942,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22943,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22945,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22951,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22951,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(22952,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22952,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22990,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22991,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22991,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(22992,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22998,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(22999,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22999,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(23000,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23003,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23041,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(23042,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23044,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23045,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23075,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23076,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23088,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23090,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23091,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23099,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23100,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23106,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23133,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23134,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23142,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23143,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23148,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23148,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23149,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23154,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23155,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23187,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(23188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23189,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23190,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23196,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23208,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23209,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23234,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23235,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23238,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23239,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23241,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23243,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23253,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23254,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(111,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23262,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(23263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23282,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23283,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23284,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23285,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23292,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23293,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23297,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23298,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23303,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23304,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23322,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23330,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23331,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23331,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23332,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23334,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23335,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23350,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23355,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23356,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23360,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23361,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23366,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23367,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23379,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23380,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23386,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23387,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23400,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23401,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23404,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23405,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23410,0), 5 CTAs running
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(94,0,0) tid=(95,0,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23411,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23426,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23427,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23429,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23430,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23430,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23431,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23434,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23435,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23439,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23440,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23469,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23470,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23478,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23479,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23487,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23488,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23491,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23492,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23494,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23495,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23497,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23498,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 10744384 (ipc=457.2) sim_rate=249869 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:39:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (23518,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(23519,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23524,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23525,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23527,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23528,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23533,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23534,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23535,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23536,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23543,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23544,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23567,0), 5 CTAs running
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(150,0,0) tid=(159,0,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23568,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23570,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23571,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23576,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23577,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23580,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23581,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23583,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23584,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23584,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23588,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23589,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23612,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23613,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23616,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23617,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23621,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23622,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23637,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23638,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23642,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23643,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23647,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23648,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23653,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23654,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23655,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(111,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(108,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 10995200 (ipc=458.1) sim_rate=249890 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:39:17 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24176,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24177,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24223,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24224,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24231,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24232,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24236,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(24237,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24272,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24273,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(168,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(109,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 11330944 (ipc=462.5) sim_rate=251798 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:39:18 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(124,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(138,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(159,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(164,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 11720768 (ipc=468.8) sim_rate=249378 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:39:20 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(148,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(144,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(172,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(156,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 12152384 (ipc=476.6) sim_rate=253174 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:39:21 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(162,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(139,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(148,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(147,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 12571360 (ipc=483.5) sim_rate=256558 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:39:22 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(151,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(156,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(120,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(109,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(173,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 13005088 (ipc=490.8) sim_rate=260101 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:39:23 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(130,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(137,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(158,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(133,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 13395552 (ipc=496.1) sim_rate=262657 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:39:24 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(148,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(118,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(179,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 13765440 (ipc=500.6) sim_rate=259725 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:39:26 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(114,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(162,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(169,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(132,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 14179616 (ipc=506.4) sim_rate=262585 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:39:27 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(113,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(166,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(140,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 14500192 (ipc=508.8) sim_rate=263639 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:39:28 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(106,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(173,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(113,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(124,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 14919520 (ipc=514.5) sim_rate=266420 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:39:29 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(104,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(128,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 15295232 (ipc=518.5) sim_rate=268337 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:39:30 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(152,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(149,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(105,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(150,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 15707296 (ipc=523.6) sim_rate=266225 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:39:32 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(154,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(156,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(99,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 16074144 (ipc=527.0) sim_rate=267902 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:39:33 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(175,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(125,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(135,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(165,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(136,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 16498752 (ipc=532.2) sim_rate=270471 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:39:34 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(175,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(96,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(160,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 16871616 (ipc=535.6) sim_rate=272122 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:39:35 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(138,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(135,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 17269728 (ipc=539.7) sim_rate=274122 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:39:36 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(174,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(155,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 17638176 (ipc=542.7) sim_rate=275596 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:39:37 2016
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(125,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(151,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(95,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(169,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 18034752 (ipc=546.5) sim_rate=273253 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:39:39 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(150,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(93,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(161,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(101,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 18429408 (ipc=550.1) sim_rate=275065 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:39:40 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(165,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(134,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(137,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 18828768 (ipc=553.8) sim_rate=276893 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:39:41 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(103,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(164,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(143,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(131,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 19225184 (ipc=557.3) sim_rate=278625 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:39:42 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(122,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(93,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(110,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(95,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 19619904 (ipc=560.6) sim_rate=280284 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:39:43 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(92,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(157,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(128,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(149,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 20034144 (ipc=564.3) sim_rate=282171 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:39:44 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(120,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(94,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(105,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(118,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 20440096 (ipc=567.8) sim_rate=280001 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:39:46 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(110,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(140,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(178,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36406,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36407,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36434,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36435,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 20782528 (ipc=569.4) sim_rate=280844 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:39:47 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36553,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36554,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36577,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36578,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36615,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36616,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36645,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36646,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36677,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36678,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(115,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36708,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36709,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36714,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36715,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36722,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36723,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36731,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36732,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36758,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36758,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36759,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36759,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36859,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36860,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36886,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36887,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36900,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36901,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36909,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36910,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36916,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36917,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36941,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(36942,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (36980,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(36981,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 21062720 (ipc=569.3) sim_rate=277141 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:39:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37038,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37039,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37047,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37048,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37073,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37074,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(194,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37082,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37136,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37137,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37168,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37169,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37177,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37178,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37196,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37197,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37220,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(37221,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37262,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37263,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37279,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37280,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37321,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37322,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37340,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37341,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37352,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (37372,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(37373,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37378,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37379,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37421,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37422,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37428,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (37450,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(37451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37483,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37484,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37489,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37489,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37490,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37491,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 21184576 (ipc=564.9) sim_rate=275124 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:39:50 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37511,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37512,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37518,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37519,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37521,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37522,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37523,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37524,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37529,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37530,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(207,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37617,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37618,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37653,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37654,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37676,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37677,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37705,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37706,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37706,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37707,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (37735,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(37736,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37747,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37748,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37751,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37752,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37770,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37771,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37776,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37777,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37792,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37793,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(228,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37806,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37807,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37825,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37826,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (37848,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(37849,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37856,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37857,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37857,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37858,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37867,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37868,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37912,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37913,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37915,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37916,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (37919,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(37920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37924,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37934,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37935,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37976,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37977,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37982,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37983,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37983,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37984,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(244,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 21393568 (ipc=563.0) sim_rate=270804 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:39:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38007,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38008,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38023,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38024,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38034,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38035,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38036,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38037,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38046,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38047,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (38052,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38173,0), 5 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(209,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38221,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38251,0), 4 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(193,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38481,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38495,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 21644064 (ipc=562.2) sim_rate=270550 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:39:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38507,0), 5 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(228,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38605,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38623,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38625,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(224,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(204,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(198,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 22003808 (ipc=564.2) sim_rate=271651 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:39:54 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(254,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(191,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(253,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 22380736 (ipc=566.6) sim_rate=269647 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:39:56 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(182,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(188,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(200,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(254,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 22781888 (ipc=569.5) sim_rate=271212 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:39:57 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(219,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(219,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(189,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(255,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 23159808 (ipc=571.8) sim_rate=272468 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:39:58 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(209,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(233,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(244,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(256,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 23533472 (ipc=574.0) sim_rate=273645 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:39:59 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(185,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(245,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(215,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(234,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 23892320 (ipc=575.7) sim_rate=274624 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:40:00 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(186,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(222,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(214,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 24255648 (ipc=577.5) sim_rate=275632 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:40:01 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(254,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(212,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(195,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(217,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 24598112 (ipc=578.8) sim_rate=276383 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:40:02 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(231,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(248,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(236,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 24948544 (ipc=580.2) sim_rate=274159 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:40:04 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(213,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(182,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(209,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(197,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 25293888 (ipc=581.5) sim_rate=274933 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:40:05 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(206,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(246,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(200,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 25658240 (ipc=583.1) sim_rate=275895 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:40:06 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(180,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(182,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(251,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(205,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 26009440 (ipc=584.5) sim_rate=276696 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:40:07 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(191,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(226,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(214,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 26373600 (ipc=586.1) sim_rate=277616 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:40:08 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(242,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(198,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(229,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(254,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 26734560 (ipc=587.6) sim_rate=278485 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:40:09 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(253,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(243,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(243,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(223,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 27101344 (ipc=589.2) sim_rate=279395 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:40:10 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(195,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(235,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(235,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 27456032 (ipc=590.5) sim_rate=277333 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:40:12 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(203,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(245,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(253,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(192,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 27826176 (ipc=592.0) sim_rate=278261 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:40:13 2016
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(218,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(256,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47421,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47437,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 28165856 (ipc=593.0) sim_rate=278869 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:40:14 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(216,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(184,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(225,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 28502016 (ipc=593.8) sim_rate=279431 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:40:15 2016
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(208,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(208,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(200,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 28834848 (ipc=594.5) sim_rate=279949 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:40:16 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(248,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (48666,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (48681,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48703,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(256,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(182,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 29149536 (ipc=594.9) sim_rate=280284 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:40:17 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(234,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(241,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(202,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 29462080 (ipc=595.2) sim_rate=280591 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:40:18 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(221,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49625,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (49674,0), 3 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(199,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49762,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49794,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49850,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49874,0), 4 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(232,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49969,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 29716160 (ipc=594.3) sim_rate=280341 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:40:19 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50011,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50014,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50038,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50050,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (50070,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (50082,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50086,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (50087,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50115,0), 4 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(252,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (50206,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50249,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50272,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50278,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(211,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(250,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (50784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50806,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50845,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50859,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50871,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50884,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50894,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50908,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50925,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (50940,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (50943,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50958,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 30054976 (ipc=589.3) sim_rate=280887 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:40:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51041,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51063,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51091,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51118,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51125,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51174,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (51178,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51182,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (51209,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (51225,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51274,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (51316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51355,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51390,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51439,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51445,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51450,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (51451,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51479,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51489,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (51496,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51500,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51519,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51528,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (51534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51544,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51553,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (51566,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (51589,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51591,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51616,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51638,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 51682
gpu_sim_insn = 30066944
gpu_ipc =     581.7682
gpu_tot_sim_cycle = 51682
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     581.7682
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 11292
gpu_stall_icnt2sh    = 14560
gpu_total_sim_rate=280999

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 33944
	L1I_total_cache_miss_rate = 0.0721
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 65878
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1119
	L1D_cache_core[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[2]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1043
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682
	L1D_cache_core[4]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 629
	L1D_cache_core[5]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 853
	L1D_cache_core[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 778
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1088
	L1D_cache_core[9]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1079
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 487
	L1D_cache_core[11]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 578
	L1D_cache_core[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1342
	L1D_cache_core[13]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 939
	L1D_cache_core[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1194
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 13534
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 2835
	L1C_total_cache_miss_rate = 0.0985
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 70707
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11217
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25949
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2835
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 70707
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2317
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 436880
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33944
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 65878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 166113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 78931
gpgpu_stall_shd_mem[c_mem][bk_conf] = 78931
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13534
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:256306	W0_Idle:255884	W0_Scoreboard:40486	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 10208 {8:1276,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 173536 {136:1276,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 620 
maxdqlatency = 0 
maxmflatency = 1987 
averagemflatency = 428 
max_icnt2mem_latency = 591 
max_icnt2sh_latency = 51681 
mrq_lat_table:1736 	362 	320 	449 	609 	648 	1060 	876 	166 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	11 	930 	2959 	953 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3457 	1167 	1055 	615 	52 	53 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1096 	1150 	712 	118 	0 	0 	0 	0 	0 	0 	0 	720 	1336 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	1 	12 	17 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     15872     12719     22174     22177     35249     35127     34959     35088     45931     48503     24884     26047     24160     23955     38064     38065 
dram[1]:     12783     13847     22178     22182     34911     35131     35069     35107     47075     48534     23657     26066     24159     23957     38004     38033 
dram[2]:     14017     14943     22184     22188     34915     35149     35060     35106     47113     48559     23663     26017     24087     23944     38046     38090 
dram[3]:     12897     15999     22190     22156     34919     35259     35078     34929     47110     45970     23666     24843     24140     24172     38104     38192 
dram[4]:      8304     17188     22196     22162     34870     35263     35082     34933     47098     45975     23703     24846     23968     23969     38062     38168 
dram[5]:     11534     18328     22171     22168     35124     35268     35096     34930     48500     45925     26058     24847     24129     23957     38032     38120 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        601       519       415       369       327       255       313       277       242       246       317       315       486       387       415       424
dram[1]:        602       544       410       393       260       255       358       300       227       253       346       339       489       411       380       364
dram[2]:        652       547       410       407       255       267       329       295       201       240       298       317       448       466       315       285
dram[3]:        667       548       406       377       245       332       331       300       200       211       311       333       475       553       388       378
dram[4]:        702       585       406       381       245       324       332       301       229       218       290       337       380       524       447       346
dram[5]:        580       576       376       390       260       308       269       320       269       222       337       310       415       513       390       313
maximum mf latency per bank:
dram[0]:       1916      1397      1357      1342      1276       871      1209       699       592       658       548       516       813       590       605       502
dram[1]:       1338      1980      1421      1383       801       874      1192       740       606       659       553       532       817       592       544       453
dram[2]:       1323      1987      1396      1977       845       911      1218       747       519       665       468       482       821       688       572       317
dram[3]:       1973      1881      1404      1344       795      1323      1300       805       446       418       509       533       841       905       594       471
dram[4]:       1439      1971      1416      1349       780      1287      1325       788       629       418       490       538       703       876       507       446
dram[5]:       1406      1949      1398      1324       859      1173       681      1148       636       464       511       486       585       843       480       420

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66091 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.06104
n_activity=9086 dram_eff=0.4583
bk0: 78a 65754i bk1: 72a 66200i bk2: 64a 66268i bk3: 64a 66367i bk4: 84a 66082i bk5: 84a 66467i bk6: 128a 66059i bk7: 128a 66222i bk8: 128a 66772i bk9: 128a 66542i bk10: 92a 67438i bk11: 88a 67172i bk12: 64a 67843i bk13: 64a 67790i bk14: 64a 67932i bk15: 64a 67778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.19091
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80075b80, atomic=0 1 entries : 0x7f33f3137bd0 :  mf: uid=678503, sid09:w21, part=1, addr=0x80075b80, load , size=128, unknown  status = IN_PARTITION_DRAM (51673), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66095 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06086
n_activity=9228 dram_eff=0.4499
bk0: 80a 66287i bk1: 72a 65722i bk2: 64a 66177i bk3: 64a 66297i bk4: 84a 66480i bk5: 84a 66445i bk6: 128a 66067i bk7: 128a 66044i bk8: 128a 66878i bk9: 128a 66568i bk10: 88a 67349i bk11: 88a 67145i bk12: 64a 67843i bk13: 64a 67892i bk14: 64a 67921i bk15: 64a 67844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.16073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80075c80, atomic=0 1 entries : 0x7f33e6662050 :  mf: uid=678505, sid09:w23, part=2, addr=0x80075c80, load , size=128, unknown  status = IN_PARTITION_DRAM (51679), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66101 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.06092
n_activity=9130 dram_eff=0.4552
bk0: 78a 66356i bk1: 72a 65645i bk2: 64a 66271i bk3: 64a 65753i bk4: 84a 66404i bk5: 88a 66277i bk6: 128a 66053i bk7: 128a 66094i bk8: 128a 66911i bk9: 128a 66643i bk10: 88a 67377i bk11: 88a 67193i bk12: 64a 67888i bk13: 64a 67768i bk14: 64a 67946i bk15: 64a 67970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.18048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66103 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06086
n_activity=9205 dram_eff=0.4511
bk0: 76a 65839i bk1: 72a 65747i bk2: 64a 66246i bk3: 64a 66333i bk4: 84a 66546i bk5: 88a 65919i bk6: 128a 66085i bk7: 128a 66312i bk8: 128a 66935i bk9: 128a 66874i bk10: 88a 67402i bk11: 88a 67374i bk12: 64a 67838i bk13: 64a 67772i bk14: 64a 67974i bk15: 64a 67910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.09725
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66101 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06086
n_activity=9231 dram_eff=0.4498
bk0: 76a 66382i bk1: 72a 65565i bk2: 64a 66248i bk3: 64a 66374i bk4: 84a 66616i bk5: 88a 65961i bk6: 128a 66111i bk7: 128a 66244i bk8: 128a 66980i bk9: 128a 66775i bk10: 88a 67303i bk11: 88a 67306i bk12: 64a 67851i bk13: 64a 67706i bk14: 64a 67934i bk15: 64a 67819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.11595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68219 n_nop=66101 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.06092
n_activity=8975 dram_eff=0.4631
bk0: 74a 66202i bk1: 72a 65654i bk2: 64a 66333i bk3: 64a 66232i bk4: 84a 66490i bk5: 88a 66037i bk6: 128a 66443i bk7: 128a 65874i bk8: 128a 66633i bk9: 128a 66708i bk10: 88a 67312i bk11: 88a 67398i bk12: 64a 67865i bk13: 64a 67807i bk14: 64a 67906i bk15: 64a 67822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.21513

========= L2 cache stats =========
L2_cache_bank[0]: Access = 595, Miss = 351, Miss_rate = 0.590, Pending_hits = 17, Reservation_fails = 584
L2_cache_bank[1]: Access = 490, Miss = 346, Miss_rate = 0.706, Pending_hits = 10, Reservation_fails = 278
L2_cache_bank[2]: Access = 623, Miss = 350, Miss_rate = 0.562, Pending_hits = 19, Reservation_fails = 519
L2_cache_bank[3]: Access = 490, Miss = 346, Miss_rate = 0.706, Pending_hits = 10, Reservation_fails = 300
L2_cache_bank[4]: Access = 594, Miss = 349, Miss_rate = 0.588, Pending_hits = 21, Reservation_fails = 567
L2_cache_bank[5]: Access = 492, Miss = 348, Miss_rate = 0.707, Pending_hits = 10, Reservation_fails = 341
L2_cache_bank[6]: Access = 550, Miss = 348, Miss_rate = 0.633, Pending_hits = 16, Reservation_fails = 242
L2_cache_bank[7]: Access = 492, Miss = 348, Miss_rate = 0.707, Pending_hits = 9, Reservation_fails = 251
L2_cache_bank[8]: Access = 578, Miss = 348, Miss_rate = 0.602, Pending_hits = 21, Reservation_fails = 435
L2_cache_bank[9]: Access = 492, Miss = 348, Miss_rate = 0.707, Pending_hits = 12, Reservation_fails = 502
L2_cache_bank[10]: Access = 520, Miss = 347, Miss_rate = 0.667, Pending_hits = 11, Reservation_fails = 364
L2_cache_bank[11]: Access = 492, Miss = 348, Miss_rate = 0.707, Pending_hits = 12, Reservation_fails = 363
L2_total_cache_accesses = 6408
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.6518
L2_total_cache_pending_hits = 168
L2_total_cache_reservation_fails = 4746
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 897
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 878
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1210
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1163
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 84
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2453
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=21836
icnt_total_pkts_simt_to_mem=14632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.106
	minimum = 6
	maximum = 421
Network latency average = 12.9499
	minimum = 6
	maximum = 416
Slowest packet = 1428
Flit latency average = 11.8886
	minimum = 6
	maximum = 412
Slowest flit = 39a1
Fragmentation average = 0.136314
	minimum = 0
	maximum = 383
Injected packet rate average = 0.00918437
	minimum = 0.00615301 (at node 7)
	maximum = 0.0120545 (at node 11)
Accepted packet rate average = 0.00918437
	minimum = 0.00615301 (at node 7)
	maximum = 0.0120545 (at node 11)
Injected flit rate average = 0.0261342
	minimum = 0.0135831 (at node 7)
	maximum = 0.0430517 (at node 11)
Accepted flit rate average= 0.0261342
	minimum = 0.0207809 (at node 7)
	maximum = 0.0291591 (at node 0)
Injected packet length average = 2.84551
Accepted packet length average = 2.84551
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.106 (1 samples)
	minimum = 6 (1 samples)
	maximum = 421 (1 samples)
Network latency average = 12.9499 (1 samples)
	minimum = 6 (1 samples)
	maximum = 416 (1 samples)
Flit latency average = 11.8886 (1 samples)
	minimum = 6 (1 samples)
	maximum = 412 (1 samples)
Fragmentation average = 0.136314 (1 samples)
	minimum = 0 (1 samples)
	maximum = 383 (1 samples)
Injected packet rate average = 0.00918437 (1 samples)
	minimum = 0.00615301 (1 samples)
	maximum = 0.0120545 (1 samples)
Accepted packet rate average = 0.00918437 (1 samples)
	minimum = 0.00615301 (1 samples)
	maximum = 0.0120545 (1 samples)
Injected flit rate average = 0.0261342 (1 samples)
	minimum = 0.0135831 (1 samples)
	maximum = 0.0430517 (1 samples)
Accepted flit rate average = 0.0261342 (1 samples)
	minimum = 0.0207809 (1 samples)
	maximum = 0.0291591 (1 samples)
Injected packet size average = 2.84551 (1 samples)
Accepted packet size average = 2.84551 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 280999 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 103680.687500 (ms)
Total processing time: 103701.679688 (ms)


###############################################################

