#pragma once
// Copyright Deano Calver
// SPDX-License-Identifier: MIT
// UART (serial)
// Auto-generated on Mon Sep 21 21:57:55 EEST 2020

#include <stdint.h>

// 2 banks of uart chips
#define uart0_BASE_ADDR 0xe0000000U
#define uart1_BASE_ADDR 0xe0001000U

// UART Control Register
#define uart_CR_OFFSET 0x00000000U
#define uart_CR_reserved_0_LSHIFT 0x00000009U
#define uart_CR_reserved_0_MASK 0xfffffe00U
#define uart_CR_STOPBRK_LSHIFT 0x00000008U
#define uart_CR_STOPBRK      0x100U
#define uart_CR_STOPBRK_MASK 0x00000100U
#define uart_CR_STARTBRK_LSHIFT 0x00000007U
#define uart_CR_STARTBRK       0x80U
#define uart_CR_STARTBRK_MASK 0x00000080U
#define uart_CR_TORST_LSHIFT 0x00000006U
#define uart_CR_TORST       0x40U
#define uart_CR_TORST_MASK 0x00000040U
#define uart_CR_TX_DIS_LSHIFT 0x00000005U
#define uart_CR_TX_DIS       0x20U
#define uart_CR_TX_DIS_MASK 0x00000020U
#define uart_CR_TX_EN_LSHIFT 0x00000004U
#define uart_CR_TX_EN       0x10U
#define uart_CR_TX_EN_MASK 0x00000010U
#define uart_CR_RX_DIS_LSHIFT 0x00000003U
#define uart_CR_RX_DIS        0x8U
#define uart_CR_RX_DIS_MASK 0x00000008U
#define uart_CR_RX_EN_LSHIFT 0x00000002U
#define uart_CR_RX_EN        0x4U
#define uart_CR_RX_EN_MASK 0x00000004U
#define uart_CR_TXRST_LSHIFT 0x00000001U
#define uart_CR_TXRST        0x2U
#define uart_CR_TXRST_MASK 0x00000002U
#define uart_CR_RXRST_LSHIFT 0x00000000U
#define uart_CR_RXRST        0x1U
#define uart_CR_RXRST_MASK 0x00000001U
#define uart_CR_MASK 0x000001ffU

// UART Mode Register
#define uart_MR_OFFSET 0x00000004U
#define uart_MR_reserved_0_LSHIFT 0x0000000cU
#define uart_MR_reserved_0_MASK 0xfffff000U
#define uart_MR_reserved_1_LSHIFT 0x0000000bU
#define uart_MR_reserved_1      0x800U
#define uart_MR_reserved_1_MASK 0x00000800U
#define uart_MR_reserved_2_LSHIFT 0x0000000aU
#define uart_MR_reserved_2      0x400U
#define uart_MR_reserved_2_MASK 0x00000400U
#define uart_MR_CHMODE_LSHIFT 0x00000008U
#define uart_MR_CHMODE_MASK 0x00000300U
#define uart_MR_NBSTOP_LSHIFT 0x00000006U
#define uart_MR_NBSTOP_MASK 0x000000c0U
#define uart_MR_PAR_LSHIFT 0x00000003U
#define uart_MR_PAR_MASK 0x00000038U
#define uart_MR_CHRL_LSHIFT 0x00000001U
#define uart_MR_CHRL_MASK 0x00000006U
#define uart_MR_CLKSEL_LSHIFT 0x00000000U
#define uart_MR_CLKSEL        0x1U
#define uart_MR_CLKSEL_MASK 0x00000001U
#define uart_MR_MASK 0x000003ffU

// Interrupt Enable Register
#define uart_IER_OFFSET 0x00000008U
#define uart_IER_reserved_0_LSHIFT 0x0000000dU
#define uart_IER_reserved_0_MASK 0xffffe000U
#define uart_IER_TOVR_LSHIFT 0x0000000cU
#define uart_IER_TOVR     0x1000U
#define uart_IER_TOVR_MASK 0x00001000U
#define uart_IER_TNFUL_LSHIFT 0x0000000bU
#define uart_IER_TNFUL      0x800U
#define uart_IER_TNFUL_MASK 0x00000800U
#define uart_IER_TTRIG_LSHIFT 0x0000000aU
#define uart_IER_TTRIG      0x400U
#define uart_IER_TTRIG_MASK 0x00000400U
#define uart_IER_DMS_LSHIFT 0x00000009U
#define uart_IER_DMS      0x200U
#define uart_IER_DMS_MASK 0x00000200U
#define uart_IER_TOUT_LSHIFT 0x00000008U
#define uart_IER_TOUT      0x100U
#define uart_IER_TOUT_MASK 0x00000100U
#define uart_IER_PARITY_LSHIFT 0x00000007U
#define uart_IER_PARITY       0x80U
#define uart_IER_PARITY_MASK 0x00000080U
#define uart_IER_FRAMING_LSHIFT 0x00000006U
#define uart_IER_FRAMING       0x40U
#define uart_IER_FRAMING_MASK 0x00000040U
#define uart_IER_OVER_LSHIFT 0x00000005U
#define uart_IER_OVER       0x20U
#define uart_IER_OVER_MASK 0x00000020U
#define uart_IER_TXFULL_LSHIFT 0x00000004U
#define uart_IER_TXFULL       0x10U
#define uart_IER_TXFULL_MASK 0x00000010U
#define uart_IER_TXEMPTY_LSHIFT 0x00000003U
#define uart_IER_TXEMPTY        0x8U
#define uart_IER_TXEMPTY_MASK 0x00000008U
#define uart_IER_RXFULL_LSHIFT 0x00000002U
#define uart_IER_RXFULL        0x4U
#define uart_IER_RXFULL_MASK 0x00000004U
#define uart_IER_RXEMPTY_LSHIFT 0x00000001U
#define uart_IER_RXEMPTY        0x2U
#define uart_IER_RXEMPTY_MASK 0x00000002U
#define uart_IER_RXOVR_LSHIFT 0x00000000U
#define uart_IER_RXOVR        0x1U
#define uart_IER_RXOVR_MASK 0x00000001U
#define uart_IER_MASK 0x00001fffU

// Interrupt Disable Register
#define uart_IDR_OFFSET 0x0000000cU
#define uart_IDR_reserved_0_LSHIFT 0x0000000dU
#define uart_IDR_reserved_0_MASK 0xffffe000U
#define uart_IDR_TOVR_LSHIFT 0x0000000cU
#define uart_IDR_TOVR     0x1000U
#define uart_IDR_TOVR_MASK 0x00001000U
#define uart_IDR_TNFUL_LSHIFT 0x0000000bU
#define uart_IDR_TNFUL      0x800U
#define uart_IDR_TNFUL_MASK 0x00000800U
#define uart_IDR_TTRIG_LSHIFT 0x0000000aU
#define uart_IDR_TTRIG      0x400U
#define uart_IDR_TTRIG_MASK 0x00000400U
#define uart_IDR_DMS_LSHIFT 0x00000009U
#define uart_IDR_DMS      0x200U
#define uart_IDR_DMS_MASK 0x00000200U
#define uart_IDR_TOUT_LSHIFT 0x00000008U
#define uart_IDR_TOUT      0x100U
#define uart_IDR_TOUT_MASK 0x00000100U
#define uart_IDR_PARITY_LSHIFT 0x00000007U
#define uart_IDR_PARITY       0x80U
#define uart_IDR_PARITY_MASK 0x00000080U
#define uart_IDR_FRAMING_LSHIFT 0x00000006U
#define uart_IDR_FRAMING       0x40U
#define uart_IDR_FRAMING_MASK 0x00000040U
#define uart_IDR_OVER_LSHIFT 0x00000005U
#define uart_IDR_OVER       0x20U
#define uart_IDR_OVER_MASK 0x00000020U
#define uart_IDR_TXFULL_LSHIFT 0x00000004U
#define uart_IDR_TXFULL       0x10U
#define uart_IDR_TXFULL_MASK 0x00000010U
#define uart_IDR_TXEMPTY_LSHIFT 0x00000003U
#define uart_IDR_TXEMPTY        0x8U
#define uart_IDR_TXEMPTY_MASK 0x00000008U
#define uart_IDR_RXFULL_LSHIFT 0x00000002U
#define uart_IDR_RXFULL        0x4U
#define uart_IDR_RXFULL_MASK 0x00000004U
#define uart_IDR_RXEMPTY_LSHIFT 0x00000001U
#define uart_IDR_RXEMPTY        0x2U
#define uart_IDR_RXEMPTY_MASK 0x00000002U
#define uart_IDR_RXOVR_LSHIFT 0x00000000U
#define uart_IDR_RXOVR        0x1U
#define uart_IDR_RXOVR_MASK 0x00000001U
#define uart_IDR_MASK 0x00001fffU

// Interrupt Mask Register
#define uart_IMR_OFFSET 0x00000010U
#define uart_IMR_reserved_0_LSHIFT 0x0000000dU
#define uart_IMR_reserved_0_MASK 0xffffe000U
#define uart_IMR_TOVR_LSHIFT 0x0000000cU
#define uart_IMR_TOVR     0x1000U
#define uart_IMR_TOVR_MASK 0x00001000U
#define uart_IMR_TNFUL_LSHIFT 0x0000000bU
#define uart_IMR_TNFUL      0x800U
#define uart_IMR_TNFUL_MASK 0x00000800U
#define uart_IMR_TTRIG_LSHIFT 0x0000000aU
#define uart_IMR_TTRIG      0x400U
#define uart_IMR_TTRIG_MASK 0x00000400U
#define uart_IMR_DMS_LSHIFT 0x00000009U
#define uart_IMR_DMS      0x200U
#define uart_IMR_DMS_MASK 0x00000200U
#define uart_IMR_TOUT_LSHIFT 0x00000008U
#define uart_IMR_TOUT      0x100U
#define uart_IMR_TOUT_MASK 0x00000100U
#define uart_IMR_PARITY_LSHIFT 0x00000007U
#define uart_IMR_PARITY       0x80U
#define uart_IMR_PARITY_MASK 0x00000080U
#define uart_IMR_FRAMING_LSHIFT 0x00000006U
#define uart_IMR_FRAMING       0x40U
#define uart_IMR_FRAMING_MASK 0x00000040U
#define uart_IMR_OVER_LSHIFT 0x00000005U
#define uart_IMR_OVER       0x20U
#define uart_IMR_OVER_MASK 0x00000020U
#define uart_IMR_TXFULL_LSHIFT 0x00000004U
#define uart_IMR_TXFULL       0x10U
#define uart_IMR_TXFULL_MASK 0x00000010U
#define uart_IMR_TXEMPTY_LSHIFT 0x00000003U
#define uart_IMR_TXEMPTY        0x8U
#define uart_IMR_TXEMPTY_MASK 0x00000008U
#define uart_IMR_RXFULL_LSHIFT 0x00000002U
#define uart_IMR_RXFULL        0x4U
#define uart_IMR_RXFULL_MASK 0x00000004U
#define uart_IMR_RXEMPTY_LSHIFT 0x00000001U
#define uart_IMR_RXEMPTY        0x2U
#define uart_IMR_RXEMPTY_MASK 0x00000002U
#define uart_IMR_RXOVR_LSHIFT 0x00000000U
#define uart_IMR_RXOVR        0x1U
#define uart_IMR_RXOVR_MASK 0x00000001U
#define uart_IMR_MASK 0x00001fffU

// Channel Interrupt Status Register
#define uart_ISR_OFFSET 0x00000014U
#define uart_ISR_reserved_0_LSHIFT 0x0000000dU
#define uart_ISR_reserved_0_MASK 0xffffe000U
#define uart_ISR_TOVR_LSHIFT 0x0000000cU
#define uart_ISR_TOVR     0x1000U
#define uart_ISR_TOVR_MASK 0x00001000U
#define uart_ISR_L_LSHIFT 0x0000000bU
#define uart_ISR_L      0x800U
#define uart_ISR_L_MASK 0x00000800U
#define uart_ISR_G_LSHIFT 0x0000000aU
#define uart_ISR_G      0x400U
#define uart_ISR_G_MASK 0x00000400U
#define uart_ISR_DMS_LSHIFT 0x00000009U
#define uart_ISR_DMS      0x200U
#define uart_ISR_DMS_MASK 0x00000200U
#define uart_ISR_TOUT_LSHIFT 0x00000008U
#define uart_ISR_TOUT      0x100U
#define uart_ISR_TOUT_MASK 0x00000100U
#define uart_ISR_PARITY_LSHIFT 0x00000007U
#define uart_ISR_PARITY       0x80U
#define uart_ISR_PARITY_MASK 0x00000080U
#define uart_ISR_FRAMING_LSHIFT 0x00000006U
#define uart_ISR_FRAMING       0x40U
#define uart_ISR_FRAMING_MASK 0x00000040U
#define uart_ISR_OVER_LSHIFT 0x00000005U
#define uart_ISR_OVER       0x20U
#define uart_ISR_OVER_MASK 0x00000020U
#define uart_ISR_TXFULL_LSHIFT 0x00000004U
#define uart_ISR_TXFULL       0x10U
#define uart_ISR_TXFULL_MASK 0x00000010U
#define uart_ISR_TXEMPTY_LSHIFT 0x00000003U
#define uart_ISR_TXEMPTY        0x8U
#define uart_ISR_TXEMPTY_MASK 0x00000008U
#define uart_ISR_RXFULL_LSHIFT 0x00000002U
#define uart_ISR_RXFULL        0x4U
#define uart_ISR_RXFULL_MASK 0x00000004U
#define uart_ISR_RXEMPTY_LSHIFT 0x00000001U
#define uart_ISR_RXEMPTY        0x2U
#define uart_ISR_RXEMPTY_MASK 0x00000002U
#define uart_ISR_RXOVR_LSHIFT 0x00000000U
#define uart_ISR_RXOVR        0x1U
#define uart_ISR_RXOVR_MASK 0x00000001U
#define uart_ISR_MASK 0x00001fffU

// Baud Rate Generator Register.
#define uart_BAUD_RATE_GENERATOR_OFFSET 0x00000018U
#define uart_BAUD_RATE_GENERATOR_reserved_0_LSHIFT 0x00000010U
#define uart_BAUD_RATE_GENERATOR_reserved_0_MASK 0xffff0000U
#define uart_BAUD_RATE_GENERATOR_CD_LSHIFT 0x00000000U
#define uart_BAUD_RATE_GENERATOR_CD_MASK 0x0000ffffU
#define uart_BAUD_RATE_GENERATOR_MASK 0x0000ffffU

// Receiver Timeout Register
#define uart_RXTOUT_OFFSET 0x0000001cU
#define uart_RXTOUT_reserved_0_LSHIFT 0x00000008U
#define uart_RXTOUT_reserved_0_MASK 0xffffff00U
#define uart_RXTOUT_RTO_LSHIFT 0x00000000U
#define uart_RXTOUT_RTO_MASK 0x000000ffU
#define uart_RXTOUT_MASK 0x000000ffU

// Receiver FIFO Trigger Level Register
#define uart_RX_FIFO_TRIGGER_LEVEL_OFFSET 0x00000020U
#define uart_RX_FIFO_TRIGGER_LEVEL_reserved_0_LSHIFT 0x00000006U
#define uart_RX_FIFO_TRIGGER_LEVEL_reserved_0_MASK 0xffffffc0U
#define uart_RX_FIFO_TRIGGER_LEVEL_TRIGGER_LSHIFT 0x00000000U
#define uart_RX_FIFO_TRIGGER_LEVEL_TRIGGER_MASK 0x0000003fU
#define uart_RX_FIFO_TRIGGER_LEVEL_MASK 0x0000003fU

// Modem Control Register
#define uart_MODEMCR_OFFSET 0x00000024U
#define uart_MODEMCR_reserved_0_LSHIFT 0x00000006U
#define uart_MODEMCR_reserved_0_MASK 0xffffffc0U
#define uart_MODEMCR_FCM_LSHIFT 0x00000005U
#define uart_MODEMCR_FCM       0x20U
#define uart_MODEMCR_FCM_MASK 0x00000020U
#define uart_MODEMCR_reserved_1_LSHIFT 0x00000002U
#define uart_MODEMCR_reserved_1_MASK 0x0000001cU
#define uart_MODEMCR_RTS_LSHIFT 0x00000001U
#define uart_MODEMCR_RTS        0x2U
#define uart_MODEMCR_RTS_MASK 0x00000002U
#define uart_MODEMCR_DTR_LSHIFT 0x00000000U
#define uart_MODEMCR_DTR        0x1U
#define uart_MODEMCR_DTR_MASK 0x00000001U
#define uart_MODEMCR_MASK 0x00000023U

// Modem Status Register
#define uart_MODEMSR_OFFSET 0x00000028U
#define uart_MODEMSR_reserved_0_LSHIFT 0x00000009U
#define uart_MODEMSR_reserved_0_MASK 0xfffffe00U
#define uart_MODEMSR_FCMS_LSHIFT 0x00000008U
#define uart_MODEMSR_FCMS      0x100U
#define uart_MODEMSR_FCMS_MASK 0x00000100U
#define uart_MODEMSR_DCD_LSHIFT 0x00000007U
#define uart_MODEMSR_DCD       0x80U
#define uart_MODEMSR_DCD_MASK 0x00000080U
#define uart_MODEMSR_RI_LSHIFT 0x00000006U
#define uart_MODEMSR_RI       0x40U
#define uart_MODEMSR_RI_MASK 0x00000040U
#define uart_MODEMSR_DSR_LSHIFT 0x00000005U
#define uart_MODEMSR_DSR       0x20U
#define uart_MODEMSR_DSR_MASK 0x00000020U
#define uart_MODEMSR_CTS_LSHIFT 0x00000004U
#define uart_MODEMSR_CTS       0x10U
#define uart_MODEMSR_CTS_MASK 0x00000010U
#define uart_MODEMSR_MEDEMSR_DCDX_LSHIFT 0x00000003U
#define uart_MODEMSR_MEDEMSR_DCDX        0x8U
#define uart_MODEMSR_MEDEMSR_DCDX_MASK 0x00000008U
#define uart_MODEMSR_MEDEMSR_RIX_LSHIFT 0x00000002U
#define uart_MODEMSR_MEDEMSR_RIX        0x4U
#define uart_MODEMSR_MEDEMSR_RIX_MASK 0x00000004U
#define uart_MODEMSR_MEDEMSR_DSRX_LSHIFT 0x00000001U
#define uart_MODEMSR_MEDEMSR_DSRX        0x2U
#define uart_MODEMSR_MEDEMSR_DSRX_MASK 0x00000002U
#define uart_MODEMSR_MEDEMSR_CTSX_LSHIFT 0x00000000U
#define uart_MODEMSR_MEDEMSR_CTSX        0x1U
#define uart_MODEMSR_MEDEMSR_CTSX_MASK 0x00000001U
#define uart_MODEMSR_MASK 0x000001ffU

// Channel Status Register
#define uart_SR_OFFSET 0x0000002cU
#define uart_SR_reserved_0_LSHIFT 0x0000000fU
#define uart_SR_reserved_0_MASK 0xffff8000U
#define uart_SR_TNFUL_LSHIFT 0x0000000eU
#define uart_SR_TNFUL     0x4000U
#define uart_SR_TNFUL_MASK 0x00004000U
#define uart_SR_TTRIG_LSHIFT 0x0000000dU
#define uart_SR_TTRIG     0x2000U
#define uart_SR_TTRIG_MASK 0x00002000U
#define uart_SR_FLOWDEL_LSHIFT 0x0000000cU
#define uart_SR_FLOWDEL     0x1000U
#define uart_SR_FLOWDEL_MASK 0x00001000U
#define uart_SR_TACTIVE_LSHIFT 0x0000000bU
#define uart_SR_TACTIVE      0x800U
#define uart_SR_TACTIVE_MASK 0x00000800U
#define uart_SR_RACTIVE_LSHIFT 0x0000000aU
#define uart_SR_RACTIVE      0x400U
#define uart_SR_RACTIVE_MASK 0x00000400U
#define uart_SR_reserved_1_LSHIFT 0x00000009U
#define uart_SR_reserved_1      0x200U
#define uart_SR_reserved_1_MASK 0x00000200U
#define uart_SR_reserved_2_LSHIFT 0x00000008U
#define uart_SR_reserved_2      0x100U
#define uart_SR_reserved_2_MASK 0x00000100U
#define uart_SR_reserved_3_LSHIFT 0x00000007U
#define uart_SR_reserved_3       0x80U
#define uart_SR_reserved_3_MASK 0x00000080U
#define uart_SR_reserved_4_LSHIFT 0x00000006U
#define uart_SR_reserved_4       0x40U
#define uart_SR_reserved_4_MASK 0x00000040U
#define uart_SR_reserved_5_LSHIFT 0x00000005U
#define uart_SR_reserved_5       0x20U
#define uart_SR_reserved_5_MASK 0x00000020U
#define uart_SR_TXFULL_LSHIFT 0x00000004U
#define uart_SR_TXFULL       0x10U
#define uart_SR_TXFULL_MASK 0x00000010U
#define uart_SR_TXEMPTY_LSHIFT 0x00000003U
#define uart_SR_TXEMPTY        0x8U
#define uart_SR_TXEMPTY_MASK 0x00000008U
#define uart_SR_RXFULL_LSHIFT 0x00000002U
#define uart_SR_RXFULL        0x4U
#define uart_SR_RXFULL_MASK 0x00000004U
#define uart_SR_RXEMPTY_LSHIFT 0x00000001U
#define uart_SR_RXEMPTY        0x2U
#define uart_SR_RXEMPTY_MASK 0x00000002U
#define uart_SR_RXOVR_LSHIFT 0x00000000U
#define uart_SR_RXOVR        0x1U
#define uart_SR_RXOVR_MASK 0x00000001U
#define uart_SR_MASK 0x00007c1fU

// Transmit and Receive FIFO
#define uart_FIFO_OFFSET 0x00000030U
#define uart_FIFO_reserved_0_LSHIFT 0x00000008U
#define uart_FIFO_reserved_0_MASK 0xffffff00U
#define uart_FIFO_FIFO_LSHIFT 0x00000000U
#define uart_FIFO_FIFO_MASK 0x000000ffU
#define uart_FIFO_MASK 0x000000ffU

// Baud Rate Divider Register
#define uart_BAUD_RATE_DIVIDER_OFFSET 0x00000034U
#define uart_BAUD_RATE_DIVIDER_reserved_0_LSHIFT 0x00000008U
#define uart_BAUD_RATE_DIVIDER_reserved_0_MASK 0xffffff00U
#define uart_BAUD_RATE_DIVIDER_BDIV_LSHIFT 0x00000000U
#define uart_BAUD_RATE_DIVIDER_BDIV_MASK 0x000000ffU
#define uart_BAUD_RATE_DIVIDER_MASK 0x000000ffU

// Flow Control Delay Register
#define uart_FLOW_DELAY_OFFSET 0x00000038U
#define uart_FLOW_DELAY_reserved_0_LSHIFT 0x00000006U
#define uart_FLOW_DELAY_reserved_0_MASK 0xffffffc0U
#define uart_FLOW_DELAY_FDEL_LSHIFT 0x00000000U
#define uart_FLOW_DELAY_FDEL_MASK 0x0000003fU
#define uart_FLOW_DELAY_MASK 0x0000003fU

// Transmitter fifo trigger level
#define uart_TX_FIFO_TRIGGER_LEVEL_OFFSET 0x00000044U
#define uart_TX_FIFO_TRIGGER_LEVEL_reserved_0_LSHIFT 0x00000006U
#define uart_TX_FIFO_TRIGGER_LEVEL_reserved_0_MASK 0xffffffc0U
#define uart_TX_FIFO_TRIGGER_LEVEL_TRIGGER_LSHIFT 0x00000000U
#define uart_TX_FIFO_TRIGGER_LEVEL_TRIGGER_MASK 0x0000003fU
#define uart_TX_FIFO_TRIGGER_LEVEL_MASK 0x0000003fU
