{
  "design": {
    "design_info": {
      "boundary_crc": "0xDE7384E5B8855506",
      "device": "xazu5ev-sfvc784-1-i",
      "gen_directory": "../../../../wujian100_open.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.1.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "zynq_ultra_ps_e_0": "",
      "wujian100_open_top_0": ""
    },
    "ports": {
      "EXT_KEY_1": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "EXT_KEY_2": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "EXT_JTAG_TCK_0": {
        "direction": "IO"
      },
      "EXT_JTAG_TMS_0": {
        "direction": "IO"
      },
      "EXT_JTAG_TCK_1": {
        "direction": "IO"
      },
      "EXT_JTAG_TMS_1": {
        "direction": "IO"
      },
      "EXT_SPI_NSS_0": {
        "direction": "IO"
      },
      "EXT_SPI_SCK": {
        "direction": "IO"
      },
      "EXT_SPI_SDO": {
        "direction": "IO"
      },
      "EXT_SPI_SDI": {
        "direction": "IO"
      },
      "EXT_UART_TXD_0": {
        "direction": "IO"
      },
      "EXT_UART_RXD_0": {
        "direction": "IO"
      },
      "EXT_UART_TXD_1": {
        "direction": "IO"
      },
      "EXT_UART_RXD_1": {
        "direction": "IO"
      },
      "EXT_LED_2": {
        "direction": "IO"
      },
      "EXT_LED_4": {
        "direction": "IO"
      },
      "PL_CLK_32K": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_PL_CLK_32K",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32768"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "EXT_LED_1": {
        "direction": "O"
      },
      "EXT_LED_3": {
        "direction": "O"
      },
      "EXT_KEY_3": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "EXT_KEY_4": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "EXT_SPI_NSS_1": {
        "direction": "IO"
      },
      "EXT_BEEP": {
        "direction": "IO"
      },
      "EXT_LCD_BL": {
        "direction": "IO"
      },
      "EXT_LCD_RST": {
        "direction": "IO"
      },
      "EXT_LCD_DC": {
        "direction": "IO"
      },
      "EXT_LCD_CS": {
        "direction": "IO"
      },
      "EXT_WS2812": {
        "direction": "O"
      },
      "EXT_SW_0": {
        "direction": "IO"
      },
      "EXT_SW_1": {
        "direction": "IO"
      },
      "PL_CLK_200M_N": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_PL_50M_N",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PL_CLK_200M_P": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_PL_CLK_50M",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "289.902"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "297.237"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "20.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "943.481"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "919.522"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "52.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "52.375"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PHASESHIFT_MODE": {
            "value": "WAVEFORM"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_CLKFB_STOPPED": {
            "value": "false"
          },
          "USE_INCLK_STOPPED": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_POWER_DOWN": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip\\design_1_util_vector_logic_1_0\\design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "xci_path": "ip\\design_1_zynq_ultra_ps_e_0_0\\design_1_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk####################################UART 0#UART 0##################################"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk####################################rxd#txd##################################"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "799.992004"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "399.996002"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__DDRC__DQMAP_0_3": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_12_15": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_16_19": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_20_23": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_24_27": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_28_31": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_32_35": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_36_39": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_40_43": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_44_47": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_48_51": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_4_7": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_52_55": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_56_59": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_60_63": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_64_67": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_68_71": {
            "value": "0"
          },
          "PSU__DDRC__DQMAP_8_11": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "0"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "333.333"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[95:0]"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;0|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;0|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;0|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;0|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;0|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;0|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;0|FPD;DDR_PHY;FD080000;FD08FFFF;0|DDR;DDR_LOW;0;7FFFFFFF;0|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;0|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 42 .. 43"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          }
        }
      },
      "wujian100_open_top_0": {
        "vlnv": "xilinx.com:module_ref:wujian100_open_top:1.0",
        "xci_name": "design_1_wujian100_open_top_0_0",
        "xci_path": "ip\\design_1_wujian100_open_top_0_0\\design_1_wujian100_open_top_0_0.xci",
        "inst_hier_path": "wujian100_open_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wujian100_open_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PAD_GPIO_0": {
            "direction": "IO"
          },
          "PAD_GPIO_1": {
            "direction": "IO"
          },
          "PAD_GPIO_10": {
            "direction": "IO"
          },
          "PAD_GPIO_11": {
            "direction": "IO"
          },
          "PAD_GPIO_12": {
            "direction": "IO"
          },
          "PAD_GPIO_13": {
            "direction": "IO"
          },
          "PAD_GPIO_14": {
            "direction": "IO"
          },
          "PAD_GPIO_15": {
            "direction": "IO"
          },
          "PAD_GPIO_16": {
            "direction": "IO"
          },
          "PAD_GPIO_17": {
            "direction": "IO"
          },
          "PAD_GPIO_18": {
            "direction": "IO"
          },
          "PAD_GPIO_19": {
            "direction": "IO"
          },
          "PAD_GPIO_2": {
            "direction": "IO"
          },
          "PAD_GPIO_20": {
            "direction": "IO"
          },
          "PAD_GPIO_21": {
            "direction": "IO"
          },
          "PAD_GPIO_22": {
            "direction": "IO"
          },
          "PAD_GPIO_23": {
            "direction": "IO"
          },
          "PAD_GPIO_24": {
            "direction": "IO"
          },
          "PAD_GPIO_25": {
            "direction": "IO"
          },
          "PAD_GPIO_26": {
            "direction": "IO"
          },
          "PAD_GPIO_27": {
            "direction": "IO"
          },
          "PAD_GPIO_28": {
            "direction": "IO"
          },
          "PAD_GPIO_29": {
            "direction": "IO"
          },
          "PAD_GPIO_3": {
            "direction": "IO"
          },
          "PAD_GPIO_30": {
            "direction": "IO"
          },
          "PAD_GPIO_31": {
            "direction": "IO"
          },
          "PAD_GPIO_4": {
            "direction": "IO"
          },
          "PAD_GPIO_5": {
            "direction": "IO"
          },
          "PAD_GPIO_6": {
            "direction": "IO"
          },
          "PAD_GPIO_7": {
            "direction": "IO"
          },
          "PAD_GPIO_8": {
            "direction": "IO"
          },
          "PAD_GPIO_9": {
            "direction": "IO"
          },
          "PAD_WS2812": {
            "direction": "O"
          },
          "PAD_JTAG_TCLK": {
            "direction": "IO"
          },
          "PAD_JTAG_TMS": {
            "direction": "IO"
          },
          "PAD_MCURST": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "PAD_MCURST_OUT": {
            "direction": "O"
          },
          "PAD_JTAG_TCLK_1": {
            "direction": "IO"
          },
          "PAD_JTAG_TMS_1": {
            "direction": "IO"
          },
          "PAD_MCURST_1": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "PAD_MCURST_OUT_1": {
            "direction": "O"
          },
          "PAD_PWM_CH0": {
            "direction": "IO"
          },
          "PAD_PWM_CH1": {
            "direction": "IO"
          },
          "PAD_PWM_CH10": {
            "direction": "IO"
          },
          "PAD_PWM_CH11": {
            "direction": "IO"
          },
          "PAD_PWM_CH2": {
            "direction": "IO"
          },
          "PAD_PWM_CH3": {
            "direction": "IO"
          },
          "PAD_PWM_CH4": {
            "direction": "IO"
          },
          "PAD_PWM_CH5": {
            "direction": "IO"
          },
          "PAD_PWM_CH6": {
            "direction": "IO"
          },
          "PAD_PWM_CH7": {
            "direction": "IO"
          },
          "PAD_PWM_CH8": {
            "direction": "IO"
          },
          "PAD_PWM_CH9": {
            "direction": "IO"
          },
          "PAD_PWM_FAULT": {
            "direction": "IO"
          },
          "PAD_USI0_NSS": {
            "direction": "IO"
          },
          "PAD_USI0_SCLK": {
            "direction": "IO"
          },
          "PAD_USI0_SD0": {
            "direction": "IO"
          },
          "PAD_USI0_SD1": {
            "direction": "IO"
          },
          "PAD_USI1_NSS": {
            "direction": "IO"
          },
          "PAD_USI1_SCLK": {
            "direction": "IO"
          },
          "PAD_USI1_SD0": {
            "direction": "IO"
          },
          "PAD_USI1_SD1": {
            "direction": "IO"
          },
          "PAD_USI2_NSS": {
            "direction": "IO"
          },
          "PAD_USI2_SCLK": {
            "direction": "IO"
          },
          "PAD_USI2_SD0": {
            "direction": "IO"
          },
          "PAD_USI2_SD1": {
            "direction": "IO"
          },
          "PIN_EHS": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "20000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "PIN_ELS": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "32768",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_PL_CLK_32K",
                "value_src": "default_prop"
              }
            }
          },
          "POUT_EHS": {
            "direction": "O"
          },
          "POUT_ELS": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "EXT_KEY_1_1": {
        "ports": [
          "EXT_KEY_1",
          "util_vector_logic_0/Op1"
        ]
      },
      "EXT_KEY_2_1": {
        "ports": [
          "EXT_KEY_2",
          "util_vector_logic_0/Op2"
        ]
      },
      "EXT_KEY_3_1": {
        "ports": [
          "EXT_KEY_3",
          "util_vector_logic_1/Op1"
        ]
      },
      "EXT_KEY_4_1": {
        "ports": [
          "EXT_KEY_4",
          "util_vector_logic_1/Op2"
        ]
      },
      "Net": {
        "ports": [
          "EXT_SPI_SCK",
          "wujian100_open_top_0/PAD_USI2_SCLK"
        ]
      },
      "Net1": {
        "ports": [
          "EXT_SPI_SDI",
          "wujian100_open_top_0/PAD_USI2_SD1"
        ]
      },
      "Net2": {
        "ports": [
          "EXT_SPI_NSS_0",
          "wujian100_open_top_0/PAD_GPIO_1"
        ]
      },
      "Net3": {
        "ports": [
          "EXT_SPI_SDO",
          "wujian100_open_top_0/PAD_USI2_SD0"
        ]
      },
      "Net4": {
        "ports": [
          "EXT_JTAG_TCK_0",
          "wujian100_open_top_0/PAD_JTAG_TCLK"
        ]
      },
      "Net5": {
        "ports": [
          "EXT_JTAG_TMS_0",
          "wujian100_open_top_0/PAD_JTAG_TMS"
        ]
      },
      "Net6": {
        "ports": [
          "EXT_UART_TXD_0",
          "wujian100_open_top_0/PAD_USI0_SD0"
        ]
      },
      "Net7": {
        "ports": [
          "EXT_UART_TXD_1",
          "wujian100_open_top_0/PAD_USI1_SD0"
        ]
      },
      "Net8": {
        "ports": [
          "EXT_UART_RXD_1",
          "wujian100_open_top_0/PAD_USI1_SD1"
        ]
      },
      "Net9": {
        "ports": [
          "EXT_UART_RXD_0",
          "wujian100_open_top_0/PAD_USI0_SD1"
        ]
      },
      "Net10": {
        "ports": [
          "EXT_LED_4",
          "wujian100_open_top_0/PAD_GPIO_0"
        ]
      },
      "Net11": {
        "ports": [
          "EXT_LED_2",
          "wujian100_open_top_0/PAD_PWM_CH0"
        ]
      },
      "Net12": {
        "ports": [
          "EXT_JTAG_TCK_1",
          "wujian100_open_top_0/PAD_JTAG_TCLK_1"
        ]
      },
      "Net13": {
        "ports": [
          "EXT_JTAG_TMS_1",
          "wujian100_open_top_0/PAD_JTAG_TMS_1"
        ]
      },
      "Net14": {
        "ports": [
          "EXT_SPI_NSS_1",
          "wujian100_open_top_0/PAD_GPIO_2"
        ]
      },
      "Net15": {
        "ports": [
          "EXT_LCD_BL",
          "wujian100_open_top_0/PAD_GPIO_6"
        ]
      },
      "Net16": {
        "ports": [
          "EXT_BEEP",
          "wujian100_open_top_0/PAD_GPIO_7"
        ]
      },
      "Net17": {
        "ports": [
          "EXT_LCD_RST",
          "wujian100_open_top_0/PAD_GPIO_3"
        ]
      },
      "Net18": {
        "ports": [
          "EXT_LCD_DC",
          "wujian100_open_top_0/PAD_GPIO_4"
        ]
      },
      "Net19": {
        "ports": [
          "EXT_LCD_CS",
          "wujian100_open_top_0/PAD_GPIO_5"
        ]
      },
      "Net20": {
        "ports": [
          "EXT_SW_0",
          "wujian100_open_top_0/PAD_GPIO_8"
        ]
      },
      "Net21": {
        "ports": [
          "EXT_SW_1",
          "wujian100_open_top_0/PAD_GPIO_9"
        ]
      },
      "PL_CLK_200M_N_1": {
        "ports": [
          "PL_CLK_200M_N",
          "clk_wiz_0/clk_in1_n"
        ]
      },
      "PL_CLK_200M_P_1": {
        "ports": [
          "PL_CLK_200M_P",
          "clk_wiz_0/clk_in1_p"
        ]
      },
      "PL_CLK_32K_1": {
        "ports": [
          "PL_CLK_32K",
          "wujian100_open_top_0/PIN_ELS"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "wujian100_open_top_0/PIN_EHS"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "wujian100_open_top_0/PAD_MCURST"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "wujian100_open_top_0/PAD_MCURST_1"
        ]
      },
      "wujian100_open_top_0_PAD_MCURST_OUT": {
        "ports": [
          "wujian100_open_top_0/PAD_MCURST_OUT",
          "EXT_LED_1"
        ]
      },
      "wujian100_open_top_0_PAD_MCURST_OUT_1": {
        "ports": [
          "wujian100_open_top_0/PAD_MCURST_OUT_1",
          "EXT_LED_3"
        ]
      },
      "wujian100_open_top_0_PAD_WS2812": {
        "ports": [
          "wujian100_open_top_0/PAD_WS2812",
          "EXT_WS2812"
        ]
      }
    }
  }
}