.ALIASES
C_C6            C6(1=VOUT2 2=N57628 ) CN @TEST.SCHEMATIC1(sch_1):INS57630@ANALOG.C.Normal(chips)
R_R6            R6(1=N57628 2=N57542 ) CN @TEST.SCHEMATIC1(sch_1):INS57602@ANALOG.R.Normal(chips)
C_C1            C1(1=N57892 2=N57834 ) CN @TEST.SCHEMATIC1(sch_1):INS57816@ANALOG.C.Normal(chips)
R_R2            R2(1=N57542 2=N57834 ) CN @TEST.SCHEMATIC1(sch_1):INS57646@ANALOG.R.Normal(chips)
R_R1            R1(1=VIN 2=N57892 ) CN @TEST.SCHEMATIC1(sch_1):INS57796@ANALOG.R.Normal(chips)
R_R4            R4(1=0 2=N58002 ) CN @TEST.SCHEMATIC1(sch_1):INS58056@ANALOG.R.Normal(chips)
R_R11           R11(1=N57542 2=VOUT1 ) CN @TEST.SCHEMATIC1(sch_1):INS57580@ANALOG.R.Normal(chips)
R_R7            R7(1=N57542 2=N57854 ) CN @TEST.SCHEMATIC1(sch_1):INS57684@ANALOG.R.Normal(chips)
C_C7            C7(1=0 2=N58028 ) CN @TEST.SCHEMATIC1(sch_1):INS58100@ANALOG.C.Normal(chips)
C_C5            C5(1=N57854 2=VOUT1 ) CN @TEST.SCHEMATIC1(sch_1):INS57836@ANALOG.C.Normal(chips)
R_R9            R9(1=0 2=N58028 ) CN @TEST.SCHEMATIC1(sch_1):INS58080@ANALOG.R.Normal(chips)
R_R10           R10(1=0 2=VOUT2 ) CN @TEST.SCHEMATIC1(sch_1):INS57728@ANALOG.R.Normal(chips)
R_R3            R3(1=N57834 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS57978@ANALOG.R.Normal(chips)
V_V3            V3(+=0 -=N57542 ) CN @TEST.SCHEMATIC1(sch_1):INS57856@SOURCE.VDC.Normal(chips)
M_M2            M2(d=N57628 g=N57854 s=N58028 s=N58028 ) CN @TEST.SCHEMATIC1(sch_1):INS57772@PWRMOS.2N6804.Normal(chips)
V_V2            V2(+=VIN -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS57946@SOURCE.VSIN.Normal(chips)
R_R12           R12(1=N57854 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS58004@ANALOG.R.Normal(chips)
M_M3            M3(d=VOUT1 g=N57834 s=N58002 s=N58002 ) CN @TEST.SCHEMATIC1(sch_1):INS57748@PWRMOS.2N6804.Normal(chips)
_    _(vin=VIN)
_    _(vout1=VOUT1)
_    _(vout2=VOUT2)
.ENDALIASES
