
uart/build/

uart/verilog/

bootrom/verilog/

bootrom/build/

pwm/build/

clint/build/

clint/bin/

clint/verilog/

build/

verilog/

obj_dir/

common_tb/sim_main\.h

bin/

*.gtkw

*.o

*.swp
*.swo
