<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://192.154.218.26/"/>
  <updated>2021-03-23T09:04:54.908Z</updated>
  <id>http://192.154.218.26/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>How To Hide Your Fields So That Anyone Can Find Them</title>
    <link href="http://192.154.218.26/2021/03/23/How-To-Hide-Your-Fields-So-That-Anyone-Can-Find-Them/"/>
    <id>http://192.154.218.26/2021/03/23/How-To-Hide-Your-Fields-So-That-Anyone-Can-Find-Them/</id>
    <published>2021-03-23T09:00:59.000Z</published>
    <updated>2021-03-23T09:04:54.908Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;In this post I will talk about how I am using the &lt;a href=&quot;https://en.wikipedia.org/wiki/Object-oriented_programming&quot; target=&quot;_blank&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How To Model Multiple Reset Signals in UVM Reg</title>
    <link href="http://192.154.218.26/2021/03/23/How-To-Model-Multiple-Reset-Signals-in-UVM-Reg/"/>
    <id>http://192.154.218.26/2021/03/23/How-To-Model-Multiple-Reset-Signals-in-UVM-Reg/</id>
    <published>2021-03-23T08:15:37.000Z</published>
    <updated>2021-03-23T08:42:15.723Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;UVM registers model comes with a very simple and quite useful feature: &lt;strong&gt;it supports more than one reset
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog: How To Handle Reset In UVM-2?</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-2/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-2/</id>
    <published>2021-03-23T07:41:52.000Z</published>
    <updated>2021-03-23T08:14:52.923Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;A while back I wrote an [article] about how to handle the reset in an UVM agent component.&lt;br&gt;Someone asked a [very good question]:
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog: How To Handle Reset In UVM-1?</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-1/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-How-To-Handle-Reset-In-UVM-1/</id>
    <published>2021-03-23T07:27:23.000Z</published>
    <updated>2021-03-23T07:39:13.814Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;Even if it sounds like something quite simple, handling reset in an &lt;a href=&quot;http://www.accellera.org/downloads/standards/uvm&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Access Policy Change On The Fly</title>
    <link href="http://192.154.218.26/2021/03/23/Access-Policy-Change-On-The-Fly/"/>
    <id>http://192.154.218.26/2021/03/23/Access-Policy-Change-On-The-Fly/</id>
    <published>2021-03-23T02:25:49.000Z</published>
    <updated>2021-03-23T02:27:18.387Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;I am working on register configuration using RAL and have a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog UVM Record Wave</title>
    <link href="http://192.154.218.26/2021/03/23/SystemVerilog-UVM-Record-Wave/"/>
    <id>http://192.154.218.26/2021/03/23/SystemVerilog-UVM-Record-Wave/</id>
    <published>2021-03-23T02:25:18.000Z</published>
    <updated>2021-03-23T03:05:17.625Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;When we say “&lt;a href=&quot;https://en.wikipedia.org/wiki/Debugging&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;debugging&lt;/a&gt;” the first instinct is to
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How to Use Register Callbacks in uvm_reg Library</title>
    <link href="http://192.154.218.26/2021/03/23/How-to-Use-Register-Callbacks-in-uvm-reg-Library/"/>
    <id>http://192.154.218.26/2021/03/23/How-to-Use-Register-Callbacks-in-uvm-reg-Library/</id>
    <published>2021-03-23T01:54:37.000Z</published>
    <updated>2021-03-23T02:02:59.339Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;One very nice feature of uvm_reg is the &lt;strong&gt;register callback extensions&lt;/strong&gt;. This is just a fancy name for saying that you can
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>How to Startup uvm_reg SystemVerilog Library</title>
    <link href="http://192.154.218.26/2021/03/23/How-to-Startup-uvm-reg-SystemVerilog-Library/"/>
    <id>http://192.154.218.26/2021/03/23/How-to-Startup-uvm-reg-SystemVerilog-Library/</id>
    <published>2021-03-23T01:37:54.000Z</published>
    <updated>2021-03-23T01:52:15.573Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;In this post I will describe all the steps &lt;strong&gt;I take&lt;/strong&gt; to startup the uvm_reg register model. If you do things differently
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>get_objection_total</title>
    <link href="http://192.154.218.26/2021/03/16/get-objection-total/"/>
    <id>http://192.154.218.26/2021/03/16/get-objection-total/</id>
    <published>2021-03-16T01:35:37.000Z</published>
    <updated>2021-03-16T01:36:49.590Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;If you refer to the UVM reference for uvm_objection, you will find
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Parameterize DUT and UVMTB</title>
    <link href="http://192.154.218.26/2021/03/12/Parameterize-DUT-and-UVMTB/"/>
    <id>http://192.154.218.26/2021/03/12/Parameterize-DUT-and-UVMTB/</id>
    <published>2021-03-12T08:54:53.000Z</published>
    <updated>2021-03-12T09:15:48.623Z</updated>
    
    <summary type="html">
    
      Parameterize DUT and UVMTB
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>round robin arbiter</title>
    <link href="http://192.154.218.26/2021/03/11/round-robin-arbiter/"/>
    <id>http://192.154.218.26/2021/03/11/round-robin-arbiter/</id>
    <published>2021-03-11T11:23:19.000Z</published>
    <updated>2021-03-11T11:24:58.852Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;轮循仲裁&quot;&gt;&lt;a href=&quot;#轮循仲裁&quot; class=&quot;headerlink&quot; title=&quot;轮循仲裁&quot;&gt;&lt;/a&gt;轮循仲裁&lt;/h3&gt;&lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>PlantUML画结构图</title>
    <link href="http://192.154.218.26/2021/03/11/PlantUML%E7%94%BB%E7%BB%93%E6%9E%84%E5%9B%BE/"/>
    <id>http://192.154.218.26/2021/03/11/PlantUML画结构图/</id>
    <published>2021-03-11T03:15:29.000Z</published>
    <updated>2021-03-11T03:21:39.005Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;结构图&quot;&gt;&lt;a href=&quot;#结构图&quot; class=&quot;headerlink&quot; title=&quot;结构图&quot;&gt;&lt;/a&gt;结构图&lt;/h3&gt;&lt;figure class=&quot;hljs highlight plain&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>uvm:finish_on_completion</title>
    <link href="http://192.154.218.26/2021/03/11/uvm-finish-on-completion/"/>
    <id>http://192.154.218.26/2021/03/11/uvm-finish-on-completion/</id>
    <published>2021-03-11T01:47:00.000Z</published>
    <updated>2021-03-11T01:48:41.120Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;I observed a code in TB ::&lt;/p&gt;
&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>set byte_en in register read/write</title>
    <link href="http://192.154.218.26/2021/02/25/set-byte-en-in-register-read-write/"/>
    <id>http://192.154.218.26/2021/02/25/set-byte-en-in-register-read-write/</id>
    <published>2021-02-25T09:27:25.000Z</published>
    <updated>2021-02-25T09:30:16.058Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;How-can-i-set-byte-en-in-register-read-write&quot;&gt;&lt;a href=&quot;#How-can-i-set-byte-en-in-register-read-write&quot; class=&quot;headerlink&quot; title=&quot;How
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Linux新手学习</title>
    <link href="http://192.154.218.26/2021/02/04/Linux%E6%96%B0%E6%89%8B%E5%AD%A6%E4%B9%A0/"/>
    <id>http://192.154.218.26/2021/02/04/Linux新手学习/</id>
    <published>2021-02-04T07:33:11.000Z</published>
    <updated>2021-02-04T07:36:32.949Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;参考：&lt;a href=&quot;https://mp.weixin.qq.com/s/ZralWEfG2WJfZ-G-x9biow&quot; target=&quot;_blank&quot;
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://192.154.218.26/categories/Linux/"/>
    
    
      <category term="shell" scheme="http://192.154.218.26/tags/shell/"/>
    
      <category term="脚本" scheme="http://192.154.218.26/tags/%E8%84%9A%E6%9C%AC/"/>
    
  </entry>
  
  <entry>
    <title>simulation delay after UVM_MAX_QUIT_COUNT</title>
    <link href="http://192.154.218.26/2021/02/02/simulation-delay-after-UVM-MAX-QUIT-COUNT/"/>
    <id>http://192.154.218.26/2021/02/02/simulation-delay-after-UVM-MAX-QUIT-COUNT/</id>
    <published>2021-02-02T01:43:31.000Z</published>
    <updated>2021-02-02T01:46:44.032Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;add-simulation-delay-after-UVM-MAX-QUIT-COUNT-reached&quot;&gt;&lt;a href=&quot;#add-simulation-delay-after-UVM-MAX-QUIT-COUNT-reached&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SV&amp;C&amp;PYTHON</title>
    <link href="http://192.154.218.26/2021/01/29/SV-C-PYTHON/"/>
    <id>http://192.154.218.26/2021/01/29/SV-C-PYTHON/</id>
    <published>2021-01-29T02:38:44.000Z</published>
    <updated>2021-01-29T02:42:20.633Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;We built a high level model in python, we made use of the scipy
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>time unit in the set_timeout()</title>
    <link href="http://192.154.218.26/2021/01/28/time-unit-in-the-set-timeout/"/>
    <id>http://192.154.218.26/2021/01/28/time-unit-in-the-set-timeout/</id>
    <published>2021-01-28T02:11:04.000Z</published>
    <updated>2021-01-28T02:37:07.088Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;Need some clarification on the time value passed to
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>get_response() with UVM RAL</title>
    <link href="http://192.154.218.26/2021/01/25/get-response-with-UVM-RAL/"/>
    <id>http://192.154.218.26/2021/01/25/get-response-with-UVM-RAL/</id>
    <published>2021-01-25T11:14:04.000Z</published>
    <updated>2021-01-26T01:42:59.165Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;“Response queue overflow, response is dropped”&lt;/p&gt;
&lt;p&gt;Got the above
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="RAL" scheme="http://192.154.218.26/tags/RAL/"/>
    
  </entry>
  
  <entry>
    <title>UVM Instance override for UVM objects</title>
    <link href="http://192.154.218.26/2021/01/25/UVM-Instance-override-for-UVM-objects/"/>
    <id>http://192.154.218.26/2021/01/25/UVM-Instance-override-for-UVM-objects/</id>
    <published>2021-01-25T10:45:48.000Z</published>
    <updated>2021-01-25T10:48:47.602Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;what is the right way to override a uvm_object with instance
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
