\hypertarget{group___r_c_c___peripheral___clock___enable___disable}{\section{Peripheral Clock Enable Disable}
\label{group___r_c_c___peripheral___clock___enable___disable}\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
}


Enable or disable the A\-H\-B1 peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-G\-P\-I\-O\-A\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-G\-P\-I\-O\-B\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-G\-P\-I\-O\-C\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga07b7f4fd011c26e100682157c4a59890}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-G\-P\-I\-O\-D\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga65735e58928263f9171aa04ce1784843}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-G\-P\-I\-O\-H\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-C\-R\-C\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-F\-L\-I\-T\-F\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}

\item 
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-H\-B\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{R\-C\-C\-\_\-\-A\-H\-B\-E\-N\-R\-\_\-\-D\-M\-A1\-E\-N}))}\label{group___r_c_c___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the A\-H\-B1 peripheral clock. \begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-R\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-M\-A1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-F\-L\-I\-T\-F\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-A\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-D\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga07b7f4fd011c26e100682157c4a59890}{RCC\_AHBENR\_GPIODEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga07b7f4fd011c26e100682157c4a59890}{RCC\_AHBENR\_GPIODEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}{\index{Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!Peripheral Clock Enable Disable@{Peripheral Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-G\-P\-I\-O\-H\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHBENR, \hyperlink{group___peripheral___registers___bits___definition_ga65735e58928263f9171aa04ce1784843}{RCC\_AHBENR\_GPIOHEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHBENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga65735e58928263f9171aa04ce1784843}{RCC\_AHBENR\_GPIOHEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
