INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atul/OneDrive/Documents/GitHub/Traffic_Light_Controller/traffic_light_controller/traffic_light_controller.srcs/sources_1/new/code_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atul/OneDrive/Documents/GitHub/Traffic_Light_Controller/traffic_light_controller/traffic_light_controller.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_Light_Controller_TB
