{C:/Files/System Verilog/adder_v.v} {1 {vlog -work work -stats=none {C:\Files\System Verilog\adder_v.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}}
