{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525137067325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525137067329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 18:11:07 2018 " "Processing started: Mon Apr 30 18:11:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525137067329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137067329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137067330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525137067739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525137067739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3_7seghex0/synthesis/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3_7seghex0/synthesis/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3testgen/synthesis/testgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3testgen/synthesis/testgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 testgen " "Found entity 1: testgen" {  } { { "../../lab3testgen/synthesis/testgen.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3testgen/synthesis/testgen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3sort4/sort4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3sort4/sort4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sort4 " "Found entity 1: sort4" {  } { { "../../lab3sort4/sort4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort4/sort4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3sortp1 " "Found entity 1: lab3sortp1" {  } { { "../../lab3sort2/synthesis/lab3sortp1.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3sort2/synthesis/lab3sortp1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/paulm/onedrive/documents/lab3stuff/lab3bub/bubble4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/paulm/onedrive/documents/lab3stuff/lab3bub/bubble4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bubble4 " "Found entity 1: bubble4" {  } { { "../../lab3bub/bubble4.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3bub/bubble4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525137076511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q seg7.v(120) " "Verilog HDL Implicit Net warning at seg7.v(120): created implicit net for \"q\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r seg7.v(121) " "Verilog HDL Implicit Net warning at seg7.v(121): created implicit net for \"r\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s seg7.v(122) " "Verilog HDL Implicit Net warning at seg7.v(122): created implicit net for \"s\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t seg7.v(123) " "Verilog HDL Implicit Net warning at seg7.v(123): created implicit net for \"t\"" {  } { { "../../lab3_7segHEX0/synthesis/seg7.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3_7segHEX0/synthesis/seg7.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525137076511 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "tout0 top.v(53) " "Verilog HDL error at top.v(53): object tout0 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 53 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1525137076605 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "tout1 top.v(53) " "Verilog HDL error at top.v(53): object tout1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 53 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1525137076605 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "tout2 top.v(53) " "Verilog HDL error at top.v(53): object tout2 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 53 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1525137076605 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "tout3 top.v(53) " "Verilog HDL error at top.v(53): object tout3 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 53 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1525137076605 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(6) " "Ignored design unit \"top\" at top.v(6) due to previous errors" {  } { { "top.v" "" { Text "C:/Users/paulm/OneDrive/Documents/lab3stuff/lab3top/synthesis/top.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1525137076605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525137076651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 30 18:11:16 2018 " "Processing ended: Mon Apr 30 18:11:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525137076651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525137076651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525137076651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137076651 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525137077276 ""}
