

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  3 09:09:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      493|      493| 19.720 us | 19.720 us |  493|  493|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop    |      492|      492|        41|          -|          -|    12|    no    |
        | + W_Row_Loop_W_Col_Loop_Chan_Loop  |       37|       37|         4|          2|          1|    18|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     548|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     221|    -|
|Register         |        -|      -|     111|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     416|    1171|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_724_p2     |     +    |      0|  0|  13|           1|           4|
    |add_ln18_fu_438_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln21_fu_667_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln26_1_fu_503_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_565_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_583_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_4_fu_618_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_5_fu_646_p2     |     +    |      0|  0|   8|           7|           7|
    |add_ln26_6_fu_656_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_498_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_421_p2     |     +    |      0|  0|   8|           5|           5|
    |add_ln34_fu_385_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln8_fu_289_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_353_p2              |     +    |      0|  0|  10|           1|           2|
    |ch_fu_681_p2             |     +    |      0|  0|  10|           1|           2|
    |f_fu_719_p2              |     +    |      0|  0|  10|           1|           2|
    |r_fu_295_p2              |     +    |      0|  0|  10|           1|           2|
    |wc_fu_533_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_444_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_640_p2     |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_488_p2       |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_407_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln26_fu_527_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_773_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_347_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_301_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_341_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_432_p2      |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln21_fu_450_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln24_fu_521_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_761_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_755_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_691_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_686_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_283_p2       |   icmp   |      0|  0|   9|           4|           4|
    |empty_5_fu_704_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_539_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_767_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_359_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_710_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_730_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln21_fu_673_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln26_1_fu_464_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_2_fu_508_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_3_fu_545_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_4_fu_553_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_5_fu_588_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_fu_456_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln34_1_fu_315_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_365_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_373_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_307_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln7_i_fu_696_p3   |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_515_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_335_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 548|         213|         288|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_258_p4              |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten19_phi_fu_202_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_224_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_235_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_213_p4              |   9|          2|    2|          4|
    |c_0_reg_176                                |   9|          2|    2|          4|
    |ch_0_reg_254                               |   9|          2|    2|          4|
    |f_0_reg_187                                |   9|          2|    2|          4|
    |grp_fu_265_p0                              |  15|          3|   32|         96|
    |grp_fu_265_p1                              |  15|          3|   32|         96|
    |indvar_flatten19_reg_198                   |   9|          2|    5|         10|
    |indvar_flatten27_reg_164                   |   9|          2|    4|          8|
    |indvar_flatten41_reg_142                   |   9|          2|    4|          8|
    |indvar_flatten_reg_220                     |   9|          2|    4|          8|
    |r_0_reg_153                                |   9|          2|    2|          4|
    |w_sum_2_reg_242                            |   9|          2|   32|         64|
    |wc_0_reg_231                               |   9|          2|    2|          4|
    |wr_0_reg_209                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 221|         47|  142|        353|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_reg_837                 |   5|   0|    5|          0|
    |add_ln8_reg_792                  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_176                      |   2|   0|    2|          0|
    |ch_0_reg_254                     |   2|   0|    2|          0|
    |ch_reg_882                       |   2|   0|    2|          0|
    |conv_out_addr_reg_828            |   4|   0|    4|          0|
    |f_0_reg_187                      |   2|   0|    2|          0|
    |f_reg_902                        |   2|   0|    2|          0|
    |icmp_ln11_reg_797                |   1|   0|    1|          0|
    |icmp_ln18_reg_833                |   1|   0|    1|          0|
    |icmp_ln18_reg_833_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten19_reg_198         |   5|   0|    5|          0|
    |indvar_flatten27_reg_164         |   4|   0|    4|          0|
    |indvar_flatten41_reg_142         |   4|   0|    4|          0|
    |indvar_flatten_reg_220           |   4|   0|    4|          0|
    |r_0_reg_153                      |   2|   0|    2|          0|
    |select_ln11_reg_907              |   4|   0|    4|          0|
    |select_ln21_reg_867              |   4|   0|    4|          0|
    |select_ln26_1_reg_842            |   2|   0|    2|          0|
    |select_ln26_3_reg_847            |   2|   0|    2|          0|
    |select_ln26_4_reg_852            |   2|   0|    2|          0|
    |select_ln34_1_reg_802            |   2|   0|    2|          0|
    |select_ln34_2_reg_808            |   2|   0|    2|          0|
    |select_ln34_3_reg_815            |   2|   0|    2|          0|
    |w_sum_2_reg_242                  |  32|   0|   32|          0|
    |wc_0_reg_231                     |   2|   0|    2|          0|
    |wr_0_reg_209                     |   2|   0|    2|          0|
    |zext_ln34_3_reg_823              |   2|   0|    7|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 111|   0|  116|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %input_r) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x float]* %conv_out) nounwind, !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten41 = phi i4 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv.cpp:8]   --->   Operation 13 'phi' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln34_1, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i4 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv.cpp:11]   --->   Operation 15 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln34_3, %Filter1_Loop_end ]" [conv.cpp:34]   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 17 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.12ns)   --->   "%icmp_ln8 = icmp eq i4 %indvar_flatten41, -4" [conv.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%add_ln8 = add i4 %indvar_flatten41, 1" [conv.cpp:8]   --->   Operation 19 'add' 'add_ln8' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [conv.cpp:8]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%r = add i2 1, %r_0" [conv.cpp:8]   --->   Operation 21 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 22 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 23 'speclooptripcount' 'empty_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.12ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten27, 6" [conv.cpp:11]   --->   Operation 24 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %icmp_ln11, i2 0, i2 %c_0" [conv.cpp:34]   --->   Operation 25 'select' 'select_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln34_1 = select i1 %icmp_ln11, i2 %r, i2 %r_0" [conv.cpp:34]   --->   Operation 26 'select' 'select_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln34_1, i1 false)" [conv.cpp:34]   --->   Operation 27 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %tmp_2 to i4" [conv.cpp:34]   --->   Operation 28 'zext' 'zext_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln11, true" [conv.cpp:34]   --->   Operation 29 'xor' 'xor_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 30 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln14, %xor_ln34" [conv.cpp:34]   --->   Operation 31 'and' 'and_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln34" [conv.cpp:11]   --->   Operation 32 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34 = or i1 %and_ln34, %icmp_ln11" [conv.cpp:34]   --->   Operation 34 'or' 'or_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %or_ln34, i2 0, i2 %f_0" [conv.cpp:34]   --->   Operation 35 'select' 'select_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln34_3 = select i1 %and_ln34, i2 %c, i2 %select_ln34" [conv.cpp:34]   --->   Operation 36 'select' 'select_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %select_ln34_3 to i4" [conv.cpp:34]   --->   Operation 37 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.18ns)   --->   "%add_ln34 = add i4 %zext_ln34, %zext_ln34_1" [conv.cpp:34]   --->   Operation 38 'add' 'add_ln34' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i4 %add_ln34 to i5" [conv.cpp:34]   --->   Operation 39 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %add_ln34 to i3" [conv.cpp:34]   --->   Operation 40 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln34, i2 0)" [conv.cpp:34]   --->   Operation 41 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i5 %p_shl_cast, %zext_ln34_2" [conv.cpp:34]   --->   Operation 42 'sub' 'sub_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv.cpp:15]   --->   Operation 44 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i2 %select_ln34_2 to i7" [conv.cpp:34]   --->   Operation 45 'zext' 'zext_ln34_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i2 %select_ln34_2 to i5" [conv.cpp:34]   --->   Operation 46 'zext' 'zext_ln34_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.19ns) (root node of TernaryAdder)   --->   "%add_ln34_1 = add i5 %sub_ln34, %zext_ln34_4" [conv.cpp:34]   --->   Operation 47 'add' 'add_ln34_1' <Predicate = (!icmp_ln8)> <Delay = 2.19> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i5 %add_ln34_1 to i64" [conv.cpp:34]   --->   Operation 48 'zext' 'zext_ln34_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [12 x float]* %conv_out, i64 0, i64 %zext_ln34_5" [conv.cpp:34]   --->   Operation 49 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:18]   --->   Operation 50 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 51 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i5 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %Chan_Loop ]" [conv.cpp:18]   --->   Operation 52 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln26_1, %Chan_Loop ]" [conv.cpp:26]   --->   Operation 53 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %select_ln21, %Chan_Loop ]" [conv.cpp:21]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln26_4, %Chan_Loop ]" [conv.cpp:26]   --->   Operation 55 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3, %Chan_Loop ]"   --->   Operation 56 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %ch, %Chan_Loop ]"   --->   Operation 57 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.12ns)   --->   "%icmp_ln18 = icmp eq i5 %indvar_flatten19, -14" [conv.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.36ns)   --->   "%add_ln18 = add i5 %indvar_flatten19, 1" [conv.cpp:18]   --->   Operation 59 'add' 'add_ln18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %Chan_Loop" [conv.cpp:18]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.00ns)   --->   "%wr = add i2 1, %wr_0" [conv.cpp:18]   --->   Operation 61 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.12ns)   --->   "%icmp_ln21 = icmp eq i4 %indvar_flatten, 6" [conv.cpp:21]   --->   Operation 62 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.62ns)   --->   "%select_ln26 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv.cpp:26]   --->   Operation 63 'select' 'select_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.62ns)   --->   "%select_ln26_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv.cpp:26]   --->   Operation 64 'select' 'select_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln26_1 to i5" [conv.cpp:26]   --->   Operation 65 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 66 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_6 to i5" [conv.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 68 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 69 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %select_ln34_1, %select_ln26_1" [conv.cpp:26]   --->   Operation 70 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %select_ln34_3, %wc_0" [conv.cpp:26]   --->   Operation 71 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%select_ln26_2 = select i1 %icmp_ln21, i2 %select_ln34_3, i2 %add_ln26_1" [conv.cpp:26]   --->   Operation 72 'select' 'select_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%xor_ln26 = xor i1 %icmp_ln21, true" [conv.cpp:26]   --->   Operation 73 'xor' 'xor_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -2" [conv.cpp:24]   --->   Operation 74 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %icmp_ln24, %xor_ln26" [conv.cpp:26]   --->   Operation 75 'and' 'and_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (1.00ns)   --->   "%wc = add i2 1, %select_ln26" [conv.cpp:21]   --->   Operation 76 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln26_3)   --->   "%or_ln26 = or i1 %and_ln26, %icmp_ln21" [conv.cpp:26]   --->   Operation 77 'or' 'or_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln26_3 = select i1 %or_ln26, i2 0, i2 %ch_0" [conv.cpp:26]   --->   Operation 78 'select' 'select_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.62ns)   --->   "%select_ln26_4 = select i1 %and_ln26, i2 %wc, i2 %select_ln26" [conv.cpp:26]   --->   Operation 79 'select' 'select_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %select_ln26_4 to i6" [conv.cpp:26]   --->   Operation 80 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %zext_ln26_2, %sext_ln26" [conv.cpp:26]   --->   Operation 81 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [conv.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_3 to i64" [conv.cpp:26]   --->   Operation 83 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.00ns)   --->   "%add_ln26_3 = add i2 %select_ln34_3, %wc" [conv.cpp:26]   --->   Operation 84 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%select_ln26_5 = select i1 %and_ln26, i2 %add_ln26_3, i2 %select_ln26_2" [conv.cpp:26]   --->   Operation 85 'select' 'select_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %add_ln26, i2 %select_ln26_5, i1 false)" [conv.cpp:26]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%zext_ln21 = zext i5 %tmp_s to i6" [conv.cpp:21]   --->   Operation 87 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %select_ln26_3 to i64" [conv.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_6)   --->   "%zext_ln26_4 = zext i2 %select_ln26_3 to i6" [conv.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.38ns)   --->   "%add_ln26_4 = add i64 %zext_ln26_3, %sext_ln26_1" [conv.cpp:26]   --->   Operation 90 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln26_4 to i7" [conv.cpp:26]   --->   Operation 91 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %add_ln26_4 to i5" [conv.cpp:26]   --->   Operation 92 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 93 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl1_cast, %trunc_ln26" [conv.cpp:26]   --->   Operation 94 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (2.34ns) (root node of TernaryAdder)   --->   "%add_ln26_5 = add i7 %zext_ln34_3, %sub_ln26_1" [conv.cpp:26]   --->   Operation 95 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 2.34> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26_5 to i64" [conv.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [54 x float]* @conv_weights, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 97 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln26_6 = add i6 %zext_ln26_4, %zext_ln21" [conv.cpp:26]   --->   Operation 98 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i6 %add_ln26_6 to i64" [conv.cpp:26]   --->   Operation 99 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [32 x float]* %input_r, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 100 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 101 'load' 'conv_weights_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_3 : Operation 102 [2/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 103 [1/1] (1.36ns)   --->   "%add_ln21 = add i4 1, %indvar_flatten" [conv.cpp:21]   --->   Operation 103 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.65ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i4 1, i4 %add_ln21" [conv.cpp:21]   --->   Operation 104 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 12.7>
ST_4 : Operation 105 [1/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 105 'load' 'conv_weights_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_4 : Operation 106 [1/2] (2.66ns)   --->   "%input_load = load float* %input_addr, align 4" [conv.cpp:26]   --->   Operation 106 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 107 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv.cpp:26]   --->   Operation 107 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.00ns)   --->   "%ch = add i2 1, %select_ln26_3" [conv.cpp:24]   --->   Operation 108 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 26.1>
ST_5 : Operation 109 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv.cpp:26]   --->   Operation 109 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 110 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 15.9>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18) nounwind"   --->   Operation 112 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @W_Col_Loop_Chan_Loop)"   --->   Operation 113 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [conv.cpp:25]   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5) nounwind" [conv.cpp:25]   --->   Operation 115 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 117 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_8) nounwind" [conv.cpp:27]   --->   Operation 118 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 119 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 17.2>
ST_7 : Operation 120 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %select_ln34_2, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 120 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %select_ln34_2, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 121 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 122 'select' 'select_ln7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_5 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 123 'or' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_5, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 124 'select' 'merge_i' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 125 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_2, %merge_i" [conv.cpp:30]   --->   Operation 125 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.00ns)   --->   "%f = add i2 1, %select_ln34_2" [conv.cpp:14]   --->   Operation 126 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (1.36ns)   --->   "%add_ln11_1 = add i4 1, %indvar_flatten27" [conv.cpp:11]   --->   Operation 127 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.65ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i4 1, i4 %add_ln11_1" [conv.cpp:11]   --->   Operation 128 'select' 'select_ln11' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 33.7>
ST_8 : Operation 129 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_2, %merge_i" [conv.cpp:30]   --->   Operation 129 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 130 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 131 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 132 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 133 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 134 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 135 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 136 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_5" [conv.cpp:33]   --->   Operation 137 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 138 'select' 'w_sum_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (1.42ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv.cpp:34]   --->   Operation 139 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv.cpp:38]   --->   Operation 140 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:14]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
br_ln8            (br               ) [ 011111111]
indvar_flatten41  (phi              ) [ 001000000]
r_0               (phi              ) [ 001000000]
indvar_flatten27  (phi              ) [ 001111110]
c_0               (phi              ) [ 001000000]
f_0               (phi              ) [ 001000000]
icmp_ln8          (icmp             ) [ 001111111]
add_ln8           (add              ) [ 011111111]
br_ln8            (br               ) [ 000000000]
r                 (add              ) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
empty_7           (speclooptripcount) [ 000000000]
icmp_ln11         (icmp             ) [ 000111110]
select_ln34       (select           ) [ 000000000]
select_ln34_1     (select           ) [ 011111111]
tmp_2             (bitconcatenate   ) [ 000000000]
zext_ln34         (zext             ) [ 000000000]
xor_ln34          (xor              ) [ 000000000]
icmp_ln14         (icmp             ) [ 000000000]
and_ln34          (and              ) [ 000000000]
c                 (add              ) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
or_ln34           (or               ) [ 000000000]
select_ln34_2     (select           ) [ 000111110]
select_ln34_3     (select           ) [ 011111111]
zext_ln34_1       (zext             ) [ 000000000]
add_ln34          (add              ) [ 000000000]
zext_ln34_2       (zext             ) [ 000000000]
trunc_ln34        (trunc            ) [ 000000000]
p_shl_cast        (bitconcatenate   ) [ 000000000]
sub_ln34          (sub              ) [ 000000000]
specloopname_ln15 (specloopname     ) [ 000000000]
tmp_4             (specregionbegin  ) [ 000111111]
zext_ln34_3       (zext             ) [ 000111100]
zext_ln34_4       (zext             ) [ 000000000]
add_ln34_1        (add              ) [ 000000000]
zext_ln34_5       (zext             ) [ 000000000]
conv_out_addr     (getelementptr    ) [ 000111111]
br_ln18           (br               ) [ 001111111]
ret_ln41          (ret              ) [ 000000000]
indvar_flatten19  (phi              ) [ 000100000]
wr_0              (phi              ) [ 000100000]
indvar_flatten    (phi              ) [ 000100000]
wc_0              (phi              ) [ 000100000]
w_sum_2           (phi              ) [ 000111111]
ch_0              (phi              ) [ 000100000]
icmp_ln18         (icmp             ) [ 001111111]
add_ln18          (add              ) [ 001111111]
br_ln18           (br               ) [ 000000000]
wr                (add              ) [ 000000000]
icmp_ln21         (icmp             ) [ 000000000]
select_ln26       (select           ) [ 000000000]
select_ln26_1     (select           ) [ 001111111]
zext_ln26         (zext             ) [ 000000000]
tmp_6             (bitconcatenate   ) [ 000000000]
zext_ln26_1       (zext             ) [ 000000000]
sub_ln26          (sub              ) [ 000000000]
sext_ln26         (sext             ) [ 000000000]
add_ln26          (add              ) [ 000000000]
add_ln26_1        (add              ) [ 000000000]
select_ln26_2     (select           ) [ 000000000]
xor_ln26          (xor              ) [ 000000000]
icmp_ln24         (icmp             ) [ 000000000]
and_ln26          (and              ) [ 000000000]
wc                (add              ) [ 000000000]
or_ln26           (or               ) [ 000000000]
select_ln26_3     (select           ) [ 000010000]
select_ln26_4     (select           ) [ 001111111]
zext_ln26_2       (zext             ) [ 000000000]
add_ln26_2        (add              ) [ 000000000]
tmp_3             (bitconcatenate   ) [ 000000000]
sext_ln26_1       (sext             ) [ 000000000]
add_ln26_3        (add              ) [ 000000000]
select_ln26_5     (select           ) [ 000000000]
tmp_s             (bitconcatenate   ) [ 000000000]
zext_ln21         (zext             ) [ 000000000]
zext_ln26_3       (zext             ) [ 000000000]
zext_ln26_4       (zext             ) [ 000000000]
add_ln26_4        (add              ) [ 000000000]
trunc_ln26        (trunc            ) [ 000000000]
trunc_ln26_1      (trunc            ) [ 000000000]
p_shl1_cast       (bitconcatenate   ) [ 000000000]
sub_ln26_1        (sub              ) [ 000000000]
add_ln26_5        (add              ) [ 000000000]
zext_ln26_5       (zext             ) [ 000000000]
conv_weights_addr (getelementptr    ) [ 000010000]
add_ln26_6        (add              ) [ 000000000]
zext_ln26_6       (zext             ) [ 000000000]
input_addr        (getelementptr    ) [ 000010000]
add_ln21          (add              ) [ 000000000]
select_ln21       (select           ) [ 001111111]
conv_weights_load (load             ) [ 000101000]
input_load        (load             ) [ 000101000]
ch                (add              ) [ 001111111]
tmp_1             (fmul             ) [ 000010100]
specloopname_ln0  (specloopname     ) [ 000000000]
empty             (speclooptripcount) [ 000000000]
specloopname_ln0  (specloopname     ) [ 000000000]
specloopname_ln25 (specloopname     ) [ 000000000]
tmp_8             (specregionbegin  ) [ 000000000]
specpipeline_ln26 (specpipeline     ) [ 000000000]
w_sum_3           (fadd             ) [ 001111111]
empty_4           (specregionend    ) [ 000000000]
br_ln0            (br               ) [ 001111111]
icmp_ln7          (icmp             ) [ 000000000]
icmp_ln7_1        (icmp             ) [ 000000000]
select_ln7_i      (select           ) [ 000000000]
empty_5           (or               ) [ 000000000]
merge_i           (select           ) [ 000000001]
f                 (add              ) [ 011000001]
add_ln11_1        (add              ) [ 000000000]
select_ln11       (select           ) [ 011000001]
w_sum             (fadd             ) [ 000000000]
bitcast_ln33      (bitcast          ) [ 000000000]
tmp               (partselect       ) [ 000000000]
trunc_ln33        (trunc            ) [ 000000000]
icmp_ln33         (icmp             ) [ 000000000]
icmp_ln33_1       (icmp             ) [ 000000000]
or_ln33           (or               ) [ 000000000]
tmp_5             (fcmp             ) [ 000000000]
and_ln33          (and              ) [ 000000000]
w_sum_1           (select           ) [ 000000000]
store_ln34        (store            ) [ 000000000]
empty_6           (specregionend    ) [ 000000000]
br_ln14           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Chan_Loop"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="conv_out_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv_weights_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="6" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln34_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="3"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/8 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten41_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten41 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten41_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten41/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="r_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="r_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten27_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten27_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="c_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="1"/>
<pin id="178" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="2" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="f_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="f_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="indvar_flatten19_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="1"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten19 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten19_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten19/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="wr_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="wr_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="wc_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="wc_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="242" class="1005" name="w_sum_2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="w_sum_2_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="ch_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="ch_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="2" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="r_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln11_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln34_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="2" slack="0"/>
<pin id="311" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln34_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="0" index="2" bw="2" slack="0"/>
<pin id="319" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln34_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln34_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln14_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln34_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="c_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln34_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln34_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="0" index="2" bw="2" slack="0"/>
<pin id="369" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="select_ln34_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln34_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln34_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="2" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln34_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln34_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_shl_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln34_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln34_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_3/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln34_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_4/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln34_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="2" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln34_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_5/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln18_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln18_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="wr_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln21_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="4" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln26_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="0" index="2" bw="2" slack="0"/>
<pin id="460" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln26_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="2" slack="0"/>
<pin id="468" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln26_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln26_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln26_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln26_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln26_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="1"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln26_1_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="1"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln26_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="1"/>
<pin id="511" dir="0" index="2" bw="2" slack="0"/>
<pin id="512" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln26_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln24_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="2" slack="0"/>
<pin id="523" dir="0" index="1" bw="2" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln26_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="wc_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln26_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln26_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="2" slack="0"/>
<pin id="548" dir="0" index="2" bw="2" slack="0"/>
<pin id="549" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln26_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="0" index="2" bw="2" slack="0"/>
<pin id="557" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_4/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln26_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln26_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="0" index="1" bw="6" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln26_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="7" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln26_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="1"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln26_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="0" index="2" bw="2" slack="0"/>
<pin id="592" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_5/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_s_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="2" slack="0"/>
<pin id="600" dir="0" index="3" bw="1" slack="0"/>
<pin id="601" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln21_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln26_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln26_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln26_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="7" slack="0"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="trunc_ln26_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="0"/>
<pin id="626" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="trunc_ln26_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="9" slack="0"/>
<pin id="630" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_shl1_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="0" index="2" bw="1" slack="0"/>
<pin id="636" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sub_ln26_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="7" slack="0"/>
<pin id="642" dir="0" index="1" bw="7" slack="0"/>
<pin id="643" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln26_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="1"/>
<pin id="648" dir="0" index="1" bw="7" slack="0"/>
<pin id="649" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln26_5_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="7" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln26_6_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln26_6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="6" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln21_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln21_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="4" slack="0"/>
<pin id="676" dir="0" index="2" bw="4" slack="0"/>
<pin id="677" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="ch_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="1"/>
<pin id="684" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln7_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="2"/>
<pin id="688" dir="0" index="1" bw="2" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/7 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln7_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="2" slack="2"/>
<pin id="693" dir="0" index="1" bw="2" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="select_ln7_i_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="0" index="2" bw="32" slack="0"/>
<pin id="700" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/7 "/>
</bind>
</comp>

<comp id="704" class="1004" name="empty_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_5/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="merge_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="0"/>
<pin id="713" dir="0" index="2" bw="32" slack="0"/>
<pin id="714" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="f_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="2" slack="2"/>
<pin id="722" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln11_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="2"/>
<pin id="727" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="select_ln11_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="2"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="0" index="2" bw="4" slack="0"/>
<pin id="734" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln33_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="0" index="2" bw="6" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln33_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln33_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln33_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="23" slack="0"/>
<pin id="763" dir="0" index="1" bw="23" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln33_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="and_ln33_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="w_sum_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/8 "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln8_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln11_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="2"/>
<pin id="799" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="802" class="1005" name="select_ln34_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="2" slack="0"/>
<pin id="804" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="select_ln34_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="2"/>
<pin id="810" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln34_2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="select_ln34_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_3 "/>
</bind>
</comp>

<comp id="823" class="1005" name="zext_ln34_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="1"/>
<pin id="825" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="conv_out_addr_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="3"/>
<pin id="830" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln18_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln18_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="842" class="1005" name="select_ln26_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="0"/>
<pin id="844" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="select_ln26_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="1"/>
<pin id="849" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln26_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln26_4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="conv_weights_addr_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="1"/>
<pin id="859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="862" class="1005" name="input_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="5" slack="1"/>
<pin id="864" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln21_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="4" slack="0"/>
<pin id="869" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="872" class="1005" name="conv_weights_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="877" class="1005" name="input_load_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="882" class="1005" name="ch_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="1"/>
<pin id="884" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_1_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="w_sum_3_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="897" class="1005" name="merge_i_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="902" class="1005" name="f_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="1"/>
<pin id="904" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="907" class="1005" name="select_ln11_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="48" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="111" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="242" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="270" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="125" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="131" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="265" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="146" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="146" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="157" pin="4"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="168" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="180" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="301" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="295" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="157" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="315" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="34" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="301" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="191" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="307" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="301" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="191" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="347" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="353" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="307" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="331" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="42" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="391" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="365" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="365" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="407" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="436"><net_src comp="202" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="202" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="20" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="213" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="224" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="235" pin="4"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="450" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="444" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="213" pin="4"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="58" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="464" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="14" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="472" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="464" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="235" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="450" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="450" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="258" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="60" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="515" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="20" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="456" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="527" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="450" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="14" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="258" pin="4"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="527" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="533" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="456" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="494" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="34" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="533" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="527" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="508" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="498" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="588" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="34" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="545" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="545" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="579" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="618" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="66" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="14" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="644"><net_src comp="632" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="624" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="660"><net_src comp="614" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="606" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="671"><net_src comp="18" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="224" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="450" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="18" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="667" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="20" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="14" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="20" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="88" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="90" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="691" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="686" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="696" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="92" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="718"><net_src comp="710" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="723"><net_src comp="20" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="18" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="164" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="18" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="724" pin="2"/><net_sink comp="730" pin=2"/></net>

<net id="740"><net_src comp="265" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="747"><net_src comp="94" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="96" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="98" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="737" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="741" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="100" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="751" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="102" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="755" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="277" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="265" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="52" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="787"><net_src comp="779" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="791"><net_src comp="283" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="289" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="800"><net_src comp="301" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="805"><net_src comp="315" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="811"><net_src comp="365" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="818"><net_src comp="373" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="826"><net_src comp="413" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="831"><net_src comp="104" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="836"><net_src comp="432" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="438" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="845"><net_src comp="464" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="850"><net_src comp="545" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="855"><net_src comp="553" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="860"><net_src comp="111" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="865"><net_src comp="118" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="870"><net_src comp="673" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="875"><net_src comp="125" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="880"><net_src comp="131" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="885"><net_src comp="681" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="890"><net_src comp="270" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="895"><net_src comp="265" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="900"><net_src comp="710" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="905"><net_src comp="719" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="910"><net_src comp="730" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {8 }
 - Input state : 
	Port: conv_1 : input_r | {3 4 }
	Port: conv_1 : conv_weights | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		tmp_2 : 3
		zext_ln34 : 4
		xor_ln34 : 2
		icmp_ln14 : 1
		and_ln34 : 2
		c : 3
		or_ln34 : 2
		select_ln34_2 : 2
		select_ln34_3 : 2
		zext_ln34_1 : 3
		add_ln34 : 4
		zext_ln34_2 : 5
		trunc_ln34 : 5
		p_shl_cast : 6
		sub_ln34 : 7
		zext_ln34_3 : 3
		zext_ln34_4 : 3
		add_ln34_1 : 8
		zext_ln34_5 : 9
		conv_out_addr : 10
	State 3
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln26 : 2
		select_ln26_1 : 2
		zext_ln26 : 3
		tmp_6 : 3
		zext_ln26_1 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		add_ln26 : 3
		add_ln26_1 : 1
		select_ln26_2 : 2
		xor_ln26 : 2
		icmp_ln24 : 1
		and_ln26 : 2
		wc : 3
		or_ln26 : 2
		select_ln26_3 : 2
		select_ln26_4 : 2
		zext_ln26_2 : 3
		add_ln26_2 : 7
		tmp_3 : 8
		sext_ln26_1 : 9
		add_ln26_3 : 4
		select_ln26_5 : 5
		tmp_s : 6
		zext_ln21 : 7
		zext_ln26_3 : 3
		zext_ln26_4 : 3
		add_ln26_4 : 10
		trunc_ln26 : 11
		trunc_ln26_1 : 11
		p_shl1_cast : 12
		sub_ln26_1 : 13
		add_ln26_5 : 14
		zext_ln26_5 : 15
		conv_weights_addr : 16
		add_ln26_6 : 8
		zext_ln26_6 : 9
		input_addr : 10
		conv_weights_load : 17
		input_load : 11
		add_ln21 : 1
		select_ln21 : 2
	State 4
		tmp_1 : 1
	State 5
		w_sum_3 : 1
	State 6
		empty_4 : 1
	State 7
		select_ln7_i : 1
		empty_5 : 1
		merge_i : 1
		w_sum : 2
		select_ln11 : 1
	State 8
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_5 : 1
		and_ln33 : 4
		w_sum_1 : 4
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_265      |    2    |   177   |   198   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_270      |    3    |   128   |   138   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_289    |    0    |    0    |    13   |
|          |       r_fu_295       |    0    |    0    |    10   |
|          |       c_fu_353       |    0    |    0    |    10   |
|          |    add_ln34_fu_385   |    0    |    0    |    12   |
|          |   add_ln34_1_fu_421  |    0    |    0    |    8    |
|          |    add_ln18_fu_438   |    0    |    0    |    15   |
|          |       wr_fu_444      |    0    |    0    |    10   |
|          |    add_ln26_fu_498   |    0    |    0    |    10   |
|          |   add_ln26_1_fu_503  |    0    |    0    |    10   |
|    add   |       wc_fu_533      |    0    |    0    |    10   |
|          |   add_ln26_2_fu_565  |    0    |    0    |    15   |
|          |   add_ln26_3_fu_583  |    0    |    0    |    10   |
|          |   add_ln26_4_fu_618  |    0    |    0    |    15   |
|          |   add_ln26_5_fu_646  |    0    |    0    |    8    |
|          |   add_ln26_6_fu_656  |    0    |    0    |    15   |
|          |    add_ln21_fu_667   |    0    |    0    |    13   |
|          |       ch_fu_681      |    0    |    0    |    10   |
|          |       f_fu_719       |    0    |    0    |    10   |
|          |   add_ln11_1_fu_724  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln34_fu_307  |    0    |    0    |    2    |
|          | select_ln34_1_fu_315 |    0    |    0    |    2    |
|          | select_ln34_2_fu_365 |    0    |    0    |    2    |
|          | select_ln34_3_fu_373 |    0    |    0    |    2    |
|          |  select_ln26_fu_456  |    0    |    0    |    2    |
|          | select_ln26_1_fu_464 |    0    |    0    |    2    |
|          | select_ln26_2_fu_508 |    0    |    0    |    2    |
|  select  | select_ln26_3_fu_545 |    0    |    0    |    2    |
|          | select_ln26_4_fu_553 |    0    |    0    |    2    |
|          | select_ln26_5_fu_588 |    0    |    0    |    2    |
|          |  select_ln21_fu_673  |    0    |    0    |    4    |
|          |  select_ln7_i_fu_696 |    0    |    0    |    32   |
|          |    merge_i_fu_710    |    0    |    0    |    32   |
|          |  select_ln11_fu_730  |    0    |    0    |    4    |
|          |    w_sum_1_fu_779    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_283   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_301   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_341   |    0    |    0    |    8    |
|          |   icmp_ln18_fu_432   |    0    |    0    |    11   |
|   icmp   |   icmp_ln21_fu_450   |    0    |    0    |    9    |
|          |   icmp_ln24_fu_521   |    0    |    0    |    8    |
|          |    icmp_ln7_fu_686   |    0    |    0    |    8    |
|          |   icmp_ln7_1_fu_691  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_755   |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_761  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_277     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln34_fu_407   |    0    |    0    |    8    |
|    sub   |    sub_ln26_fu_488   |    0    |    0    |    13   |
|          |   sub_ln26_1_fu_640  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln34_fu_359    |    0    |    0    |    2    |
|    or    |    or_ln26_fu_539    |    0    |    0    |    2    |
|          |    empty_5_fu_704    |    0    |    0    |    2    |
|          |    or_ln33_fu_767    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln34_fu_347   |    0    |    0    |    2    |
|    and   |    and_ln26_fu_527   |    0    |    0    |    2    |
|          |    and_ln33_fu_773   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln34_fu_335   |    0    |    0    |    2    |
|          |    xor_ln26_fu_515   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_323     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_399  |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_476     |    0    |    0    |    0    |
|          |     tmp_3_fu_571     |    0    |    0    |    0    |
|          |     tmp_s_fu_596     |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_632  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln34_fu_331   |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_381  |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_391  |    0    |    0    |    0    |
|          |  zext_ln34_3_fu_413  |    0    |    0    |    0    |
|          |  zext_ln34_4_fu_417  |    0    |    0    |    0    |
|          |  zext_ln34_5_fu_427  |    0    |    0    |    0    |
|   zext   |   zext_ln26_fu_472   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_484  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_561  |    0    |    0    |    0    |
|          |   zext_ln21_fu_606   |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_610  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_614  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_651  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_662  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln34_fu_395  |    0    |    0    |    0    |
|   trunc  |   trunc_ln26_fu_624  |    0    |    0    |    0    |
|          |  trunc_ln26_1_fu_628 |    0    |    0    |    0    |
|          |   trunc_ln33_fu_751  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_494   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_579  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_741      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   305   |   889   |
|----------|----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|conv_weights|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln18_reg_837    |    5   |
|     add_ln8_reg_792     |    4   |
|       c_0_reg_176       |    2   |
|       ch_0_reg_254      |    2   |
|        ch_reg_882       |    2   |
|  conv_out_addr_reg_828  |    4   |
|conv_weights_addr_reg_857|    6   |
|conv_weights_load_reg_872|   32   |
|       f_0_reg_187       |    2   |
|        f_reg_902        |    2   |
|    icmp_ln11_reg_797    |    1   |
|    icmp_ln18_reg_833    |    1   |
|     icmp_ln8_reg_788    |    1   |
| indvar_flatten19_reg_198|    5   |
| indvar_flatten27_reg_164|    4   |
| indvar_flatten41_reg_142|    4   |
|  indvar_flatten_reg_220 |    4   |
|    input_addr_reg_862   |    5   |
|    input_load_reg_877   |   32   |
|     merge_i_reg_897     |   32   |
|       r_0_reg_153       |    2   |
|   select_ln11_reg_907   |    4   |
|   select_ln21_reg_867   |    4   |
|  select_ln26_1_reg_842  |    2   |
|  select_ln26_3_reg_847  |    2   |
|  select_ln26_4_reg_852  |    2   |
|  select_ln34_1_reg_802  |    2   |
|  select_ln34_2_reg_808  |    2   |
|  select_ln34_3_reg_815  |    2   |
|      tmp_1_reg_887      |   32   |
|     w_sum_2_reg_242     |   32   |
|     w_sum_3_reg_892     |   32   |
|       wc_0_reg_231      |    2   |
|       wr_0_reg_209      |    2   |
|   zext_ln34_3_reg_823   |    7   |
+-------------------------+--------+
|          Total          |   279  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_125    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_131    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten27_reg_164 |  p0  |   2  |   4  |    8   ||    9    |
|      w_sum_2_reg_242     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_265        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_270        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_270        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   350  ||  8.394  ||    75   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   889  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   75   |
|  Register |    -   |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |    8   |   584  |   964  |
+-----------+--------+--------+--------+--------+--------+
