Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Jan  7 10:29:32 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/dspic_final/syn_fold/fir_pipe/timing_report.txt
| Design       : fir_pipe
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

data_in[0]
data_in[10]
data_in[11]
data_in[12]
data_in[13]
data_in[14]
data_in[1]
data_in[2]
data_in[3]
data_in[4]
data_in[5]
data_in[6]
data_in[7]
data_in[8]
data_in[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

data_out[0]
data_out[10]
data_out[11]
data_out[12]
data_out[13]
data_out[14]
data_out[15]
data_out[16]
data_out[17]
data_out[18]
data_out[19]
data_out[1]
data_out[2]
data_out[3]
data_out[4]
data_out[5]
data_out[6]
data_out[7]
data_out[8]
data_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.448        0.000                      0                 1723        0.083        0.000                      0                 1723        3.020        0.000                       0                  1742  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
Sysclk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Sysclk              0.448        0.000                      0                 1723        0.083        0.000                      0                 1723        3.020        0.000                       0                  1742  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        Sysclk                      
(none)                      Sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Sysclk
  To Clock:  Sysclk

Setup :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[9][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[10][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[9][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[9][14]
                                                                      r  p_0_out__23/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__23/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__23_n_94
                                                                      r  acc[10][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[10][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[10][3]_i_4_n_0
                                                                      r  acc_reg[10][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[10][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[10][3]_i_1_n_0
                                                                      r  acc_reg[10][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[10][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[10][7]_i_1_n_0
                                                                      r  acc_reg[10][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[10][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[10][11]_i_1_n_0
                                                                      r  acc_reg[10][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[10][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[10][15]_i_1_n_0
                                                                      r  acc_reg[10][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[10][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_48_out[17]
                         FDCE                                         r  acc_reg[10][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[10][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[10][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[11][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[10][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[10][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[10][14]
                                                                      r  p_0_out__22/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__22/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__22_n_94
                                                                      r  acc[11][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[11][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[11][3]_i_4_n_0
                                                                      r  acc_reg[11][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[11][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[11][3]_i_1_n_0
                                                                      r  acc_reg[11][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[11][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[11][7]_i_1_n_0
                                                                      r  acc_reg[11][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[11][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[11][11]_i_1_n_0
                                                                      r  acc_reg[11][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[11][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[11][15]_i_1_n_0
                                                                      r  acc_reg[11][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[11][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_46_out[17]
                         FDCE                                         r  acc_reg[11][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[11][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[11][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[11][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[12][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[11][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[11][14]
                                                                      r  p_0_out__21/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__21/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__21_n_94
                                                                      r  acc[12][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[12][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[12][3]_i_4_n_0
                                                                      r  acc_reg[12][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[12][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[12][3]_i_1_n_0
                                                                      r  acc_reg[12][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[12][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[12][7]_i_1_n_0
                                                                      r  acc_reg[12][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[12][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[12][11]_i_1_n_0
                                                                      r  acc_reg[12][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[12][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[12][15]_i_1_n_0
                                                                      r  acc_reg[12][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[12][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_44_out[17]
                         FDCE                                         r  acc_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[12][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[12][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[12][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[13][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[12][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[12][14]
                                                                      r  p_0_out__20/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__20/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__20_n_94
                                                                      r  acc[13][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[13][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[13][3]_i_4_n_0
                                                                      r  acc_reg[13][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[13][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[13][3]_i_1_n_0
                                                                      r  acc_reg[13][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[13][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[13][7]_i_1_n_0
                                                                      r  acc_reg[13][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[13][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[13][11]_i_1_n_0
                                                                      r  acc_reg[13][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[13][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[13][15]_i_1_n_0
                                                                      r  acc_reg[13][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[13][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_42_out[17]
                         FDCE                                         r  acc_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[13][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[13][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[13][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[14][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[13][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[13][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[13][14]
                                                                      r  p_0_out__19/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__19/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__19_n_94
                                                                      r  acc[14][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[14][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[14][3]_i_4_n_0
                                                                      r  acc_reg[14][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[14][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[14][3]_i_1_n_0
                                                                      r  acc_reg[14][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[14][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[14][7]_i_1_n_0
                                                                      r  acc_reg[14][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[14][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[14][11]_i_1_n_0
                                                                      r  acc_reg[14][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[14][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[14][15]_i_1_n_0
                                                                      r  acc_reg[14][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[14][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_40_out[17]
                         FDCE                                         r  acc_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[14][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[14][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[14][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[15][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[14][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[14][14]
                                                                      r  p_0_out__18/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__18/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__18_n_94
                                                                      r  acc[15][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[15][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[15][3]_i_4_n_0
                                                                      r  acc_reg[15][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[15][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[15][3]_i_1_n_0
                                                                      r  acc_reg[15][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[15][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[15][7]_i_1_n_0
                                                                      r  acc_reg[15][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[15][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[15][11]_i_1_n_0
                                                                      r  acc_reg[15][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[15][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[15][15]_i_1_n_0
                                                                      r  acc_reg[15][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[15][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_38_out[17]
                         FDCE                                         r  acc_reg[15][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[15][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[15][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[15][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[16][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[15][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[15][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[15][14]
                                                                      r  p_0_out__17/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__17/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_out__17_n_94
                                                                      r  acc[16][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[16][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[16][3]_i_4_n_0
                                                                      r  acc_reg[16][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[16][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[16][3]_i_1_n_0
                                                                      r  acc_reg[16][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[16][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[16][7]_i_1_n_0
                                                                      r  acc_reg[16][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[16][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[16][11]_i_1_n_0
                                                                      r  acc_reg[16][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[16][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[16][15]_i_1_n_0
                                                                      r  acc_reg[16][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[16][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_36_out[17]
                         FDCE                                         r  acc_reg[16][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[16][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[16][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[16][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[17][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[16][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[16][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[16][14]
                                                                      r  p_0_out__16/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__16/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_in33_in[1]
                                                                      r  acc[17][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[17][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[17][3]_i_4_n_0
                                                                      r  acc_reg[17][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[17][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[17][3]_i_1_n_0
                                                                      r  acc_reg[17][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[17][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[17][7]_i_1_n_0
                                                                      r  acc_reg[17][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[17][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[17][11]_i_1_n_0
                                                                      r  acc_reg[17][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[17][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[17][15]_i_1_n_0
                                                                      r  acc_reg[17][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[17][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_34_out[17]
                         FDCE                                         r  acc_reg[17][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[17][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[17][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[17][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[18][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[17][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[17][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[17][14]
                                                                      r  p_0_out__15/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__15/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_in31_in[1]
                                                                      r  acc[18][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[18][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[18][3]_i_4_n_0
                                                                      r  acc_reg[18][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[18][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[18][3]_i_1_n_0
                                                                      r  acc_reg[18][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[18][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[18][7]_i_1_n_0
                                                                      r  acc_reg[18][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[18][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[18][11]_i_1_n_0
                                                                      r  acc_reg[18][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[18][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[18][15]_i_1_n_0
                                                                      r  acc_reg[18][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[18][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_32_out[17]
                         FDCE                                         r  acc_reg[18][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[18][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[18][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 data_in_reg1_reg[18][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            acc_reg[19][17]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Sysclk rise@8.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 5.839ns (78.403%)  route 1.608ns (21.597%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 10.128 - 8.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[18][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[18][14]/Q
                         net (fo=17, unplaced)        0.800     3.734    data_in_reg1_reg[18][14]
                                                                      r  p_0_out__14/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  p_0_out__14/P[11]
                         net (fo=1, unplaced)         0.800     8.550    p_0_in29_in[1]
                                                                      r  acc[19][3]_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  acc[19][3]_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    acc[19][3]_i_4_n_0
                                                                      r  acc_reg[19][3]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  acc_reg[19][3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    acc_reg[19][3]_i_1_n_0
                                                                      r  acc_reg[19][7]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  acc_reg[19][7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    acc_reg[19][7]_i_1_n_0
                                                                      r  acc_reg[19][11]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  acc_reg[19][11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    acc_reg[19][11]_i_1_n_0
                                                                      r  acc_reg[19][15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  acc_reg[19][15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    acc_reg[19][15]_i_1_n_0
                                                                      r  acc_reg[19][19]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  acc_reg[19][19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.904    p_30_out[17]
                         FDCE                                         r  acc_reg[19][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     8.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     9.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     9.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439    10.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[19][17]/C
                         clock pessimism              0.184    10.311    
                         clock uncertainty           -0.035    10.276    
                         FDCE (Setup_fdce_C_D)        0.076    10.352    acc_reg[19][17]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][0]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][0]
                         SRL16E                                       r  data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][10]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][10]
                         SRL16E                                       r  data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][11]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][11]
                         SRL16E                                       r  data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][12]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][12]
                         SRL16E                                       r  data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][13]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][13]
                         SRL16E                                       r  data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][1]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][1]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][1]
                         SRL16E                                       r  data_in_reg1_reg[1][1]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][1]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][1]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][2]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][2]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][2]
                         SRL16E                                       r  data_in_reg1_reg[1][2]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][2]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][2]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][3]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][3]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][3]
                         SRL16E                                       r  data_in_reg1_reg[1][3]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][3]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][3]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][4]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][4]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][4]
                         SRL16E                                       r  data_in_reg1_reg[1][4]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][4]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][4]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 data_in_reg1_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_in_reg1_reg[1][5]_srl2_data_in_reg1_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Sysclk rise@0.000ns - Sysclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  data_in_reg1_reg[0][5]/Q
                         net (fo=2, unplaced)         0.145     0.970    data_in_reg1_reg[0][5]
                         SRL16E                                       r  data_in_reg1_reg[1][5]_srl2_data_in_reg1_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         SRL16E                                       r  data_in_reg1_reg[1][5]_srl2_data_in_reg1_reg_c/CLK
                         clock pessimism             -0.210     0.823    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.887    data_in_reg1_reg[1][5]_srl2_data_in_reg1_reg_c
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846                p_0_out__32/CLK
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][10]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][11]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][12]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][13]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][14]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][15]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000                acc_reg[10][16]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][0]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][10]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][11]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][12]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020                data_in_reg1_reg[1][13]_srl2_data_in_reg1_reg_c/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Sysclk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.061ns  (logic 8.652ns (78.228%)  route 2.408ns (21.772%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.904 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    10.704    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.517 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.517    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.058ns  (logic 8.649ns (78.222%)  route 2.408ns (21.778%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.898 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    10.698    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.514 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.514    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.979ns  (logic 8.570ns (78.065%)  route 2.408ns (21.935%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.823 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    10.623    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    13.435 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    13.435    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 8.543ns (78.011%)  route 2.408ns (21.989%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.567 r  data_out_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.567    data_out_OBUF[15]_inst_i_1_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.799 r  data_out_OBUF[19]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    10.599    data_out_OBUF[16]
                                                                      r  data_out_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    13.408 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    13.408    data_out[16]
                                                                      r  data_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 8.535ns (77.995%)  route 2.408ns (22.005%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.787 r  data_out_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    10.587    data_out_OBUF[13]
                                                                      r  data_out_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.400 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.400    data_out[13]
                                                                      r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.941ns  (logic 8.532ns (77.989%)  route 2.408ns (22.011%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.781 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    10.581    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.397 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.397    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 8.453ns (77.829%)  route 2.408ns (22.171%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.706 r  data_out_OBUF[15]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.800    10.506    data_out_OBUF[14]
                                                                      r  data_out_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    13.318 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.318    data_out[14]
                                                                      r  data_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.835ns  (logic 8.426ns (77.774%)  route 2.408ns (22.226%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.450 r  data_out_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.450    data_out_OBUF[11]_inst_i_1_n_0
                                                                      r  data_out_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.682 r  data_out_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.800    10.482    data_out_OBUF[12]
                                                                      r  data_out_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    13.291 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.291    data_out[12]
                                                                      r  data_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.827ns  (logic 8.418ns (77.757%)  route 2.408ns (22.243%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.670 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800    10.470    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.283 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.283    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg1_reg[35][14]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.824ns  (logic 8.415ns (77.751%)  route 2.408ns (22.249%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.584     2.456    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg1_reg[35][14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  data_in_reg1_reg[35][14]/Q
                         net (fo=16, unplaced)        0.800     3.734    data_in_reg1_reg[35][14]
                                                                      r  data_out1/A[29]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[11])
                                                      4.016     7.750 r  data_out1/P[11]
                         net (fo=1, unplaced)         0.800     8.550    data_out1_n_94
                                                                      r  data_out_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.674 r  data_out_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.674    data_out_OBUF[3]_inst_i_4_n_0
                                                                      r  data_out_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.207 r  data_out_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.216    data_out_OBUF[3]_inst_i_1_n_0
                                                                      r  data_out_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.333 r  data_out_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.333    data_out_OBUF[7]_inst_i_1_n_0
                                                                      r  data_out_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.664 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800    10.464    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.280 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.280    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_reg[35][0]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][0]/Q
                         net (fo=2, unplaced)         0.145     0.970    acc_reg[35][0]
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[1]
                                                                      r  data_out_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[1]
                                                                      r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][4]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][4]/Q
                         net (fo=2, unplaced)         0.145     0.970    acc_reg[35][4]
                                                                      r  data_out_OBUF[7]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[5]
                                                                      r  data_out_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[5]
                                                                      r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][8]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.505ns (75.726%)  route 0.483ns (24.274%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][8]/Q
                         net (fo=2, unplaced)         0.145     0.970    acc_reg[35][8]
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.115 r  data_out_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[9]
                                                                      r  data_out_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.665 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.665    data_out[9]
                                                                      r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][15]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.505ns (75.613%)  route 0.485ns (24.387%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][15]/Q
                         net (fo=3, unplaced)         0.148     0.973    acc_reg[35][15]
                                                                      r  data_out_OBUF[19]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.118 r  data_out_OBUF[19]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[17]
                                                                      r  data_out_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.668 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.668    data_out[17]
                                                                      r  data_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][10]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][10]/Q
                         net (fo=2, unplaced)         0.146     0.970    acc_reg[35][10]
                                                                      r  data_out_OBUF[11]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[11]
                                                                      r  data_out_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[11]
                                                                      r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][2]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][2]/Q
                         net (fo=2, unplaced)         0.146     0.970    acc_reg[35][2]
                                                                      r  data_out_OBUF[3]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[3]
                                                                      r  data_out_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[3]
                                                                      r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][6]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.508ns (75.746%)  route 0.483ns (24.254%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][6]/Q
                         net (fo=2, unplaced)         0.146     0.970    acc_reg[35][6]
                                                                      r  data_out_OBUF[7]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.115 r  data_out_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.452    data_out_OBUF[7]
                                                                      r  data_out_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.669 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[7]
                                                                      r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][19]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.525ns (76.514%)  route 0.468ns (23.486%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][19]/Q
                         net (fo=1, unplaced)         0.131     0.956    acc_reg[35][19]
                                                                      r  data_out_OBUF[19]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.054 r  data_out_OBUF[19]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     1.054    data_out_OBUF[19]_inst_i_2_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.118 r  data_out_OBUF[19]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[19]
                                                                      r  data_out_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.671 r  data_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.671    data_out[19]
                                                                      r  data_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][13]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.508ns (75.634%)  route 0.486ns (24.366%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][13]/Q
                         net (fo=3, unplaced)         0.149     0.973    acc_reg[35][13]
                                                                      r  data_out_OBUF[15]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.118 r  data_out_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.337     1.455    data_out_OBUF[15]
                                                                      r  data_out_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.672 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.672    data_out[15]
                                                                      r  data_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_reg[35][18]/C
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.524ns (76.324%)  route 0.473ns (23.676%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.114     0.678    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[35][18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  acc_reg[35][18]/Q
                         net (fo=2, unplaced)         0.136     0.960    acc_reg[35][18]
                                                                      r  data_out_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  data_out_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000     1.058    data_out_OBUF[19]_inst_i_3_n_0
                                                                      r  data_out_OBUF[19]_inst_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.123 r  data_out_OBUF[19]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.337     1.460    data_out_OBUF[18]
                                                                      r  data_out_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     2.675 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.675    data_out[18]
                                                                      r  data_out[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Sysclk

Max Delay          1725 Endpoints
Min Delay          1725 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][0]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][10]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][11]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][12]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][13]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][14]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][14]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][15]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][16]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][17]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            acc_reg[10][18]/CLR
                            (recovery check against rising-edge clock Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.096ns (38.973%)  route 1.716ns (61.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
                                                                      r  rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    rst_n_IBUF
                                                                      r  data_in_reg0[0][14]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 f  data_in_reg0[0][14]_i_1/O
                         net (fo=1680, unplaced)      0.916     2.811    data_in_reg0[0][14]_i_1_n_0
                         FDCE                                         f  acc_reg[10][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.439     2.128    clk_IBUF_BUFG
                         FDCE                                         r  acc_reg[10][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_in_reg0_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
                                                                      r  data_in_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[0]
                         FDCE                                         r  data_in_reg0_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][0]/C

Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            data_in_reg0_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
                                                                      r  data_in_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[10]
                         FDCE                                         r  data_in_reg0_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][10]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            data_in_reg0_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
                                                                      r  data_in_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[11]
                         FDCE                                         r  data_in_reg0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            data_in_reg0_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
                                                                      r  data_in_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[12]
                         FDCE                                         r  data_in_reg0_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][12]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            data_in_reg0_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
                                                                      r  data_in_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[13]
                         FDCE                                         r  data_in_reg0_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][13]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            data_in_reg0_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
                                                                      r  data_in_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[14]_inst/O
                         net (fo=17, unplaced)        0.337     0.538    data_in_IBUF[14]
                         FDCE                                         r  data_in_reg0_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][14]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            data_in_reg0_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
                                                                      r  data_in_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[1]
                         FDCE                                         r  data_in_reg0_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][1]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_in_reg0_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
                                                                      r  data_in_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[2]
                         FDCE                                         r  data_in_reg0_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][2]/C

Slack:                    inf
  Source:                 data_in[3]
                            (input port)
  Destination:            data_in_reg0_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[3] (IN)
                         net (fo=0)                   0.000     0.000    data_in[3]
                                                                      r  data_in_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[3]
                         FDCE                                         r  data_in_reg0_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][3]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            data_in_reg0_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by Sysclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
                                                                      r  data_in_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_in_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_in_IBUF[4]
                         FDCE                                         r  data_in_reg0_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  clk_IBUF_BUFG_inst/O
                         net (fo=1741, unplaced)      0.259     1.032    clk_IBUF_BUFG
                         FDCE                                         r  data_in_reg0_reg[0][4]/C





