-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sha384Accel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    bitstream_empty_n : IN STD_LOGIC;
    bitstream_read : OUT STD_LOGIC;
    size : IN STD_LOGIC_VECTOR (127 downto 0);
    output_r : OUT STD_LOGIC_VECTOR (383 downto 0);
    output_r_ap_vld : OUT STD_LOGIC );
end;


architecture behav of sha384Accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sha384Accel_sha384Accel,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7s6-cpga196-2I,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.262000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=12,HLS_SYN_DSP=0,HLS_SYN_FF=3480,HLS_SYN_LUT=9935,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv64_CBBB9D5DC1059ED8 : STD_LOGIC_VECTOR (63 downto 0) := "1100101110111011100111010101110111000001000001011001111011011000";
    constant ap_const_lv64_629A292A367CD507 : STD_LOGIC_VECTOR (63 downto 0) := "0110001010011010001010010010101000110110011111001101010100000111";
    constant ap_const_lv64_9159015A3070DD17 : STD_LOGIC_VECTOR (63 downto 0) := "1001000101011001000000010101101000110000011100001101110100010111";
    constant ap_const_lv64_152FECD8F70E5939 : STD_LOGIC_VECTOR (63 downto 0) := "0001010100101111111011001101100011110111000011100101100100111001";
    constant ap_const_lv64_67332667FFC00B31 : STD_LOGIC_VECTOR (63 downto 0) := "0110011100110011001001100110011111111111110000000000101100110001";
    constant ap_const_lv64_8EB44A8768581511 : STD_LOGIC_VECTOR (63 downto 0) := "1000111010110100010010101000011101101000010110000001010100010001";
    constant ap_const_lv64_DB0C2E0D64F98FA7 : STD_LOGIC_VECTOR (63 downto 0) := "1101101100001100001011100000110101100100111110011000111110100111";
    constant ap_const_lv64_47B5481DBEFA4FA4 : STD_LOGIC_VECTOR (63 downto 0) := "0100011110110101010010000001110110111110111110100100111110100100";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv10_380 : STD_LOGIC_VECTOR (9 downto 0) := "1110000000";
    constant ap_const_lv128_lc_3 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal size_read_reg_678 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal counter_load_1_reg_685 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_reg_690 : STD_LOGIC_VECTOR (117 downto 0);
    signal addSize_1_loc_load_load_fu_591_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal addSize_1_loc_load_reg_695 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal or_ln_fu_594_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal or_ln_reg_699 : STD_LOGIC_VECTOR (127 downto 0);
    signal interHash_load_reg_707 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal interHash_load_1_reg_712 : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_load_2_reg_717 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal interHash_load_3_reg_722 : STD_LOGIC_VECTOR (63 downto 0);
    signal buffer_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_ce0 : STD_LOGIC;
    signal buffer_we0 : STD_LOGIC;
    signal buffer_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_ce1 : STD_LOGIC;
    signal buffer_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_1_ce0 : STD_LOGIC;
    signal buffer_1_we0 : STD_LOGIC;
    signal buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_1_ce1 : STD_LOGIC;
    signal buffer_1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_2_ce0 : STD_LOGIC;
    signal buffer_2_we0 : STD_LOGIC;
    signal buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_2_ce1 : STD_LOGIC;
    signal buffer_2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_3_ce0 : STD_LOGIC;
    signal buffer_3_we0 : STD_LOGIC;
    signal buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_3_ce1 : STD_LOGIC;
    signal buffer_3_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_4_ce0 : STD_LOGIC;
    signal buffer_4_we0 : STD_LOGIC;
    signal buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_4_ce1 : STD_LOGIC;
    signal buffer_4_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_5_ce0 : STD_LOGIC;
    signal buffer_5_we0 : STD_LOGIC;
    signal buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_5_ce1 : STD_LOGIC;
    signal buffer_5_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_6_ce0 : STD_LOGIC;
    signal buffer_6_we0 : STD_LOGIC;
    signal buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_6_ce1 : STD_LOGIC;
    signal buffer_6_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_7_ce0 : STD_LOGIC;
    signal buffer_7_we0 : STD_LOGIC;
    signal buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_7_ce1 : STD_LOGIC;
    signal buffer_7_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_8_ce0 : STD_LOGIC;
    signal buffer_8_we0 : STD_LOGIC;
    signal buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_8_ce1 : STD_LOGIC;
    signal buffer_8_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_9_ce0 : STD_LOGIC;
    signal buffer_9_we0 : STD_LOGIC;
    signal buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_9_ce1 : STD_LOGIC;
    signal buffer_9_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_10_ce0 : STD_LOGIC;
    signal buffer_10_we0 : STD_LOGIC;
    signal buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_10_ce1 : STD_LOGIC;
    signal buffer_10_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_11_ce0 : STD_LOGIC;
    signal buffer_11_we0 : STD_LOGIC;
    signal buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_11_ce1 : STD_LOGIC;
    signal buffer_11_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_12_ce0 : STD_LOGIC;
    signal buffer_12_we0 : STD_LOGIC;
    signal buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_12_ce1 : STD_LOGIC;
    signal buffer_12_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_13_ce0 : STD_LOGIC;
    signal buffer_13_we0 : STD_LOGIC;
    signal buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_13_ce1 : STD_LOGIC;
    signal buffer_13_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_14_ce0 : STD_LOGIC;
    signal buffer_14_we0 : STD_LOGIC;
    signal buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_14_ce1 : STD_LOGIC;
    signal buffer_14_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_15_ce0 : STD_LOGIC;
    signal buffer_15_we0 : STD_LOGIC;
    signal buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_15_ce1 : STD_LOGIC;
    signal buffer_15_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_16_ce0 : STD_LOGIC;
    signal buffer_16_we0 : STD_LOGIC;
    signal buffer_16_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_16_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_16_ce1 : STD_LOGIC;
    signal buffer_16_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_17_ce0 : STD_LOGIC;
    signal buffer_17_we0 : STD_LOGIC;
    signal buffer_17_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_17_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_17_ce1 : STD_LOGIC;
    signal buffer_17_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_18_ce0 : STD_LOGIC;
    signal buffer_18_we0 : STD_LOGIC;
    signal buffer_18_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_18_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_18_ce1 : STD_LOGIC;
    signal buffer_18_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_19_ce0 : STD_LOGIC;
    signal buffer_19_we0 : STD_LOGIC;
    signal buffer_19_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_19_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_19_ce1 : STD_LOGIC;
    signal buffer_19_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_20_ce0 : STD_LOGIC;
    signal buffer_20_we0 : STD_LOGIC;
    signal buffer_20_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_20_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_20_ce1 : STD_LOGIC;
    signal buffer_20_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_21_ce0 : STD_LOGIC;
    signal buffer_21_we0 : STD_LOGIC;
    signal buffer_21_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_21_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_21_ce1 : STD_LOGIC;
    signal buffer_21_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_22_ce0 : STD_LOGIC;
    signal buffer_22_we0 : STD_LOGIC;
    signal buffer_22_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_22_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_22_ce1 : STD_LOGIC;
    signal buffer_22_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_23_ce0 : STD_LOGIC;
    signal buffer_23_we0 : STD_LOGIC;
    signal buffer_23_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_23_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_23_ce1 : STD_LOGIC;
    signal buffer_23_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_24_ce0 : STD_LOGIC;
    signal buffer_24_we0 : STD_LOGIC;
    signal buffer_24_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_24_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_24_ce1 : STD_LOGIC;
    signal buffer_24_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_25_ce0 : STD_LOGIC;
    signal buffer_25_we0 : STD_LOGIC;
    signal buffer_25_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_25_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_25_ce1 : STD_LOGIC;
    signal buffer_25_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_26_ce0 : STD_LOGIC;
    signal buffer_26_we0 : STD_LOGIC;
    signal buffer_26_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_26_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_26_ce1 : STD_LOGIC;
    signal buffer_26_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_27_ce0 : STD_LOGIC;
    signal buffer_27_we0 : STD_LOGIC;
    signal buffer_27_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_27_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_27_ce1 : STD_LOGIC;
    signal buffer_27_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_28_ce0 : STD_LOGIC;
    signal buffer_28_we0 : STD_LOGIC;
    signal buffer_28_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_28_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_28_ce1 : STD_LOGIC;
    signal buffer_28_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_29_ce0 : STD_LOGIC;
    signal buffer_29_we0 : STD_LOGIC;
    signal buffer_29_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_29_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_29_ce1 : STD_LOGIC;
    signal buffer_29_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_30_ce0 : STD_LOGIC;
    signal buffer_30_we0 : STD_LOGIC;
    signal buffer_30_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_30_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_30_ce1 : STD_LOGIC;
    signal buffer_30_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buffer_31_ce0 : STD_LOGIC;
    signal buffer_31_we0 : STD_LOGIC;
    signal buffer_31_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_31_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal buffer_31_ce1 : STD_LOGIC;
    signal buffer_31_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal interHash_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_ce0 : STD_LOGIC;
    signal interHash_we0 : STD_LOGIC;
    signal interHash_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal wordsout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal wordsout_ce0 : STD_LOGIC;
    signal wordsout_we0 : STD_LOGIC;
    signal wordsout_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal message_ce0 : STD_LOGIC;
    signal message_we0 : STD_LOGIC;
    signal message_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_idle : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_ready : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_bitstream_read : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out_ap_vld : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_idle : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_ready : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_bitstream_read : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_addSize_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_addSize_2_out_ap_vld : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_idle : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_ready : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_idle : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_ready : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce1 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce1 : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_ap_start : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_ap_done : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_ap_idle : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_ap_ready : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_input_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_chunkProcessor_fu_557_input_r_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_message_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_chunkProcessor_fu_557_message_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_output_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_chunkProcessor_fu_557_output_r_ce0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_output_r_we0 : STD_LOGIC;
    signal grp_chunkProcessor_fu_557_output_r_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_idle : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_ready : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_ce0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_we0 : STD_LOGIC;
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal addSize_reg_348 : STD_LOGIC_VECTOR (0 downto 0);
    signal addSize_2_reg_371 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_iterneeded_phi_fu_364_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal iterneeded_reg_360 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal iterneeded_1_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg : STD_LOGIC := '0';
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_chunkProcessor_fu_557_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal interHash_we0_out : STD_LOGIC;
    signal counter_fu_100 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal counter_5_fu_605_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal interHash_we1_local : STD_LOGIC;
    signal interHash_d1_local : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_ce1_local : STD_LOGIC;
    signal interHash_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal interHash_we0_local : STD_LOGIC;
    signal interHash_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal interHash_ce0_local : STD_LOGIC;
    signal interHash_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        bitstream_empty_n : IN STD_LOGIC;
        bitstream_read : OUT STD_LOGIC;
        addSize : IN STD_LOGIC_VECTOR (0 downto 0);
        counter : IN STD_LOGIC_VECTOR (127 downto 0);
        buffer_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_31_ce0 : OUT STD_LOGIC;
        buffer_31_we0 : OUT STD_LOGIC;
        buffer_31_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_30_ce0 : OUT STD_LOGIC;
        buffer_30_we0 : OUT STD_LOGIC;
        buffer_30_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_29_ce0 : OUT STD_LOGIC;
        buffer_29_we0 : OUT STD_LOGIC;
        buffer_29_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_28_ce0 : OUT STD_LOGIC;
        buffer_28_we0 : OUT STD_LOGIC;
        buffer_28_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_27_ce0 : OUT STD_LOGIC;
        buffer_27_we0 : OUT STD_LOGIC;
        buffer_27_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_26_ce0 : OUT STD_LOGIC;
        buffer_26_we0 : OUT STD_LOGIC;
        buffer_26_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_25_ce0 : OUT STD_LOGIC;
        buffer_25_we0 : OUT STD_LOGIC;
        buffer_25_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_24_ce0 : OUT STD_LOGIC;
        buffer_24_we0 : OUT STD_LOGIC;
        buffer_24_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_23_ce0 : OUT STD_LOGIC;
        buffer_23_we0 : OUT STD_LOGIC;
        buffer_23_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_22_ce0 : OUT STD_LOGIC;
        buffer_22_we0 : OUT STD_LOGIC;
        buffer_22_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_21_ce0 : OUT STD_LOGIC;
        buffer_21_we0 : OUT STD_LOGIC;
        buffer_21_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_20_ce0 : OUT STD_LOGIC;
        buffer_20_we0 : OUT STD_LOGIC;
        buffer_20_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_19_ce0 : OUT STD_LOGIC;
        buffer_19_we0 : OUT STD_LOGIC;
        buffer_19_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_18_ce0 : OUT STD_LOGIC;
        buffer_18_we0 : OUT STD_LOGIC;
        buffer_18_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_17_ce0 : OUT STD_LOGIC;
        buffer_17_we0 : OUT STD_LOGIC;
        buffer_17_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_16_ce0 : OUT STD_LOGIC;
        buffer_16_we0 : OUT STD_LOGIC;
        buffer_16_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (127 downto 0);
        addSize_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        addSize_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bitstream_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        bitstream_empty_n : IN STD_LOGIC;
        bitstream_read : OUT STD_LOGIC;
        or_ln : IN STD_LOGIC_VECTOR (127 downto 0);
        buffer_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_31_ce0 : OUT STD_LOGIC;
        buffer_31_we0 : OUT STD_LOGIC;
        buffer_31_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_30_ce0 : OUT STD_LOGIC;
        buffer_30_we0 : OUT STD_LOGIC;
        buffer_30_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_29_ce0 : OUT STD_LOGIC;
        buffer_29_we0 : OUT STD_LOGIC;
        buffer_29_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_28_ce0 : OUT STD_LOGIC;
        buffer_28_we0 : OUT STD_LOGIC;
        buffer_28_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_27_ce0 : OUT STD_LOGIC;
        buffer_27_we0 : OUT STD_LOGIC;
        buffer_27_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_26_ce0 : OUT STD_LOGIC;
        buffer_26_we0 : OUT STD_LOGIC;
        buffer_26_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_25_ce0 : OUT STD_LOGIC;
        buffer_25_we0 : OUT STD_LOGIC;
        buffer_25_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_24_ce0 : OUT STD_LOGIC;
        buffer_24_we0 : OUT STD_LOGIC;
        buffer_24_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_23_ce0 : OUT STD_LOGIC;
        buffer_23_we0 : OUT STD_LOGIC;
        buffer_23_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_22_ce0 : OUT STD_LOGIC;
        buffer_22_we0 : OUT STD_LOGIC;
        buffer_22_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_21_ce0 : OUT STD_LOGIC;
        buffer_21_we0 : OUT STD_LOGIC;
        buffer_21_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_20_ce0 : OUT STD_LOGIC;
        buffer_20_we0 : OUT STD_LOGIC;
        buffer_20_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_19_ce0 : OUT STD_LOGIC;
        buffer_19_we0 : OUT STD_LOGIC;
        buffer_19_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_18_ce0 : OUT STD_LOGIC;
        buffer_18_we0 : OUT STD_LOGIC;
        buffer_18_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_17_ce0 : OUT STD_LOGIC;
        buffer_17_we0 : OUT STD_LOGIC;
        buffer_17_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_16_ce0 : OUT STD_LOGIC;
        buffer_16_we0 : OUT STD_LOGIC;
        buffer_16_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (127 downto 0);
        addSize_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        addSize_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_31_ce0 : OUT STD_LOGIC;
        buffer_31_we0 : OUT STD_LOGIC;
        buffer_31_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_30_ce0 : OUT STD_LOGIC;
        buffer_30_we0 : OUT STD_LOGIC;
        buffer_30_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_29_ce0 : OUT STD_LOGIC;
        buffer_29_we0 : OUT STD_LOGIC;
        buffer_29_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_28_ce0 : OUT STD_LOGIC;
        buffer_28_we0 : OUT STD_LOGIC;
        buffer_28_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_27_ce0 : OUT STD_LOGIC;
        buffer_27_we0 : OUT STD_LOGIC;
        buffer_27_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_26_ce0 : OUT STD_LOGIC;
        buffer_26_we0 : OUT STD_LOGIC;
        buffer_26_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_25_ce0 : OUT STD_LOGIC;
        buffer_25_we0 : OUT STD_LOGIC;
        buffer_25_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_24_ce0 : OUT STD_LOGIC;
        buffer_24_we0 : OUT STD_LOGIC;
        buffer_24_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_23_ce0 : OUT STD_LOGIC;
        buffer_23_we0 : OUT STD_LOGIC;
        buffer_23_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_22_ce0 : OUT STD_LOGIC;
        buffer_22_we0 : OUT STD_LOGIC;
        buffer_22_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_21_ce0 : OUT STD_LOGIC;
        buffer_21_we0 : OUT STD_LOGIC;
        buffer_21_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_20_ce0 : OUT STD_LOGIC;
        buffer_20_we0 : OUT STD_LOGIC;
        buffer_20_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_19_ce0 : OUT STD_LOGIC;
        buffer_19_we0 : OUT STD_LOGIC;
        buffer_19_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_18_ce0 : OUT STD_LOGIC;
        buffer_18_we0 : OUT STD_LOGIC;
        buffer_18_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_17_ce0 : OUT STD_LOGIC;
        buffer_17_we0 : OUT STD_LOGIC;
        buffer_17_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_16_ce0 : OUT STD_LOGIC;
        buffer_16_we0 : OUT STD_LOGIC;
        buffer_16_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_we0 : OUT STD_LOGIC;
        buffer_15_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_we0 : OUT STD_LOGIC;
        buffer_14_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_we0 : OUT STD_LOGIC;
        buffer_13_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_we0 : OUT STD_LOGIC;
        buffer_12_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_we0 : OUT STD_LOGIC;
        buffer_11_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_we0 : OUT STD_LOGIC;
        buffer_10_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_we0 : OUT STD_LOGIC;
        buffer_9_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_we0 : OUT STD_LOGIC;
        buffer_8_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_we0 : OUT STD_LOGIC;
        buffer_7_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_we0 : OUT STD_LOGIC;
        buffer_6_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_we0 : OUT STD_LOGIC;
        buffer_5_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_we0 : OUT STD_LOGIC;
        buffer_4_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_we0 : OUT STD_LOGIC;
        buffer_3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_we0 : OUT STD_LOGIC;
        buffer_2_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_we0 : OUT STD_LOGIC;
        buffer_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_we0 : OUT STD_LOGIC;
        buffer_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        size : IN STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        message_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        message_ce0 : OUT STD_LOGIC;
        message_we0 : OUT STD_LOGIC;
        message_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        buffer_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce0 : OUT STD_LOGIC;
        buffer_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_r_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_r_ce1 : OUT STD_LOGIC;
        buffer_r_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce0 : OUT STD_LOGIC;
        buffer_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_1_ce1 : OUT STD_LOGIC;
        buffer_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce0 : OUT STD_LOGIC;
        buffer_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_2_ce1 : OUT STD_LOGIC;
        buffer_2_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce0 : OUT STD_LOGIC;
        buffer_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_3_ce1 : OUT STD_LOGIC;
        buffer_3_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce0 : OUT STD_LOGIC;
        buffer_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_4_ce1 : OUT STD_LOGIC;
        buffer_4_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce0 : OUT STD_LOGIC;
        buffer_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_5_ce1 : OUT STD_LOGIC;
        buffer_5_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce0 : OUT STD_LOGIC;
        buffer_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_6_ce1 : OUT STD_LOGIC;
        buffer_6_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce0 : OUT STD_LOGIC;
        buffer_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_7_ce1 : OUT STD_LOGIC;
        buffer_7_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce0 : OUT STD_LOGIC;
        buffer_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_8_ce1 : OUT STD_LOGIC;
        buffer_8_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce0 : OUT STD_LOGIC;
        buffer_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_9_ce1 : OUT STD_LOGIC;
        buffer_9_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce0 : OUT STD_LOGIC;
        buffer_10_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_10_ce1 : OUT STD_LOGIC;
        buffer_10_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce0 : OUT STD_LOGIC;
        buffer_11_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_11_ce1 : OUT STD_LOGIC;
        buffer_11_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce0 : OUT STD_LOGIC;
        buffer_12_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_12_ce1 : OUT STD_LOGIC;
        buffer_12_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce0 : OUT STD_LOGIC;
        buffer_13_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_13_ce1 : OUT STD_LOGIC;
        buffer_13_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce0 : OUT STD_LOGIC;
        buffer_14_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_14_ce1 : OUT STD_LOGIC;
        buffer_14_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce0 : OUT STD_LOGIC;
        buffer_15_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_15_ce1 : OUT STD_LOGIC;
        buffer_15_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_16_ce0 : OUT STD_LOGIC;
        buffer_16_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_16_ce1 : OUT STD_LOGIC;
        buffer_16_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_17_ce0 : OUT STD_LOGIC;
        buffer_17_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_17_ce1 : OUT STD_LOGIC;
        buffer_17_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_18_ce0 : OUT STD_LOGIC;
        buffer_18_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_18_ce1 : OUT STD_LOGIC;
        buffer_18_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_19_ce0 : OUT STD_LOGIC;
        buffer_19_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_19_ce1 : OUT STD_LOGIC;
        buffer_19_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_20_ce0 : OUT STD_LOGIC;
        buffer_20_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_20_ce1 : OUT STD_LOGIC;
        buffer_20_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_21_ce0 : OUT STD_LOGIC;
        buffer_21_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_21_ce1 : OUT STD_LOGIC;
        buffer_21_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_22_ce0 : OUT STD_LOGIC;
        buffer_22_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_22_ce1 : OUT STD_LOGIC;
        buffer_22_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_23_ce0 : OUT STD_LOGIC;
        buffer_23_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_23_ce1 : OUT STD_LOGIC;
        buffer_23_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_24_ce0 : OUT STD_LOGIC;
        buffer_24_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_24_ce1 : OUT STD_LOGIC;
        buffer_24_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_25_ce0 : OUT STD_LOGIC;
        buffer_25_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_25_ce1 : OUT STD_LOGIC;
        buffer_25_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_26_ce0 : OUT STD_LOGIC;
        buffer_26_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_26_ce1 : OUT STD_LOGIC;
        buffer_26_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_27_ce0 : OUT STD_LOGIC;
        buffer_27_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_27_ce1 : OUT STD_LOGIC;
        buffer_27_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_28_ce0 : OUT STD_LOGIC;
        buffer_28_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_28_ce1 : OUT STD_LOGIC;
        buffer_28_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_29_ce0 : OUT STD_LOGIC;
        buffer_29_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_29_ce1 : OUT STD_LOGIC;
        buffer_29_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_30_ce0 : OUT STD_LOGIC;
        buffer_30_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_30_ce1 : OUT STD_LOGIC;
        buffer_30_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_31_ce0 : OUT STD_LOGIC;
        buffer_31_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        buffer_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buffer_31_ce1 : OUT STD_LOGIC;
        buffer_31_q1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sha384Accel_chunkProcessor IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        message_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        message_ce0 : OUT STD_LOGIC;
        message_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wordsout_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        wordsout_ce0 : OUT STD_LOGIC;
        wordsout_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        interHash_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        interHash_ce0 : OUT STD_LOGIC;
        interHash_we0 : OUT STD_LOGIC;
        interHash_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha384Accel_buffer_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha384Accel_wordsout_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sha384Accel_message_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    buffer_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_address0,
        ce0 => buffer_ce0,
        we0 => buffer_we0,
        d0 => buffer_d0,
        q0 => buffer_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address1,
        ce1 => buffer_ce1,
        q1 => buffer_q1);

    buffer_1_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_1_address0,
        ce0 => buffer_1_ce0,
        we0 => buffer_1_we0,
        d0 => buffer_1_d0,
        q0 => buffer_1_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address1,
        ce1 => buffer_1_ce1,
        q1 => buffer_1_q1);

    buffer_2_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_2_address0,
        ce0 => buffer_2_ce0,
        we0 => buffer_2_we0,
        d0 => buffer_2_d0,
        q0 => buffer_2_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address1,
        ce1 => buffer_2_ce1,
        q1 => buffer_2_q1);

    buffer_3_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_3_address0,
        ce0 => buffer_3_ce0,
        we0 => buffer_3_we0,
        d0 => buffer_3_d0,
        q0 => buffer_3_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address1,
        ce1 => buffer_3_ce1,
        q1 => buffer_3_q1);

    buffer_4_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_4_address0,
        ce0 => buffer_4_ce0,
        we0 => buffer_4_we0,
        d0 => buffer_4_d0,
        q0 => buffer_4_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address1,
        ce1 => buffer_4_ce1,
        q1 => buffer_4_q1);

    buffer_5_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_5_address0,
        ce0 => buffer_5_ce0,
        we0 => buffer_5_we0,
        d0 => buffer_5_d0,
        q0 => buffer_5_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address1,
        ce1 => buffer_5_ce1,
        q1 => buffer_5_q1);

    buffer_6_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_6_address0,
        ce0 => buffer_6_ce0,
        we0 => buffer_6_we0,
        d0 => buffer_6_d0,
        q0 => buffer_6_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address1,
        ce1 => buffer_6_ce1,
        q1 => buffer_6_q1);

    buffer_7_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_7_address0,
        ce0 => buffer_7_ce0,
        we0 => buffer_7_we0,
        d0 => buffer_7_d0,
        q0 => buffer_7_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address1,
        ce1 => buffer_7_ce1,
        q1 => buffer_7_q1);

    buffer_8_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_8_address0,
        ce0 => buffer_8_ce0,
        we0 => buffer_8_we0,
        d0 => buffer_8_d0,
        q0 => buffer_8_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address1,
        ce1 => buffer_8_ce1,
        q1 => buffer_8_q1);

    buffer_9_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_9_address0,
        ce0 => buffer_9_ce0,
        we0 => buffer_9_we0,
        d0 => buffer_9_d0,
        q0 => buffer_9_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address1,
        ce1 => buffer_9_ce1,
        q1 => buffer_9_q1);

    buffer_10_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_10_address0,
        ce0 => buffer_10_ce0,
        we0 => buffer_10_we0,
        d0 => buffer_10_d0,
        q0 => buffer_10_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address1,
        ce1 => buffer_10_ce1,
        q1 => buffer_10_q1);

    buffer_11_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_11_address0,
        ce0 => buffer_11_ce0,
        we0 => buffer_11_we0,
        d0 => buffer_11_d0,
        q0 => buffer_11_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address1,
        ce1 => buffer_11_ce1,
        q1 => buffer_11_q1);

    buffer_12_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_12_address0,
        ce0 => buffer_12_ce0,
        we0 => buffer_12_we0,
        d0 => buffer_12_d0,
        q0 => buffer_12_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address1,
        ce1 => buffer_12_ce1,
        q1 => buffer_12_q1);

    buffer_13_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_13_address0,
        ce0 => buffer_13_ce0,
        we0 => buffer_13_we0,
        d0 => buffer_13_d0,
        q0 => buffer_13_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address1,
        ce1 => buffer_13_ce1,
        q1 => buffer_13_q1);

    buffer_14_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_14_address0,
        ce0 => buffer_14_ce0,
        we0 => buffer_14_we0,
        d0 => buffer_14_d0,
        q0 => buffer_14_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address1,
        ce1 => buffer_14_ce1,
        q1 => buffer_14_q1);

    buffer_15_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_15_address0,
        ce0 => buffer_15_ce0,
        we0 => buffer_15_we0,
        d0 => buffer_15_d0,
        q0 => buffer_15_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address1,
        ce1 => buffer_15_ce1,
        q1 => buffer_15_q1);

    buffer_16_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_16_address0,
        ce0 => buffer_16_ce0,
        we0 => buffer_16_we0,
        d0 => buffer_16_d0,
        q0 => buffer_16_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address1,
        ce1 => buffer_16_ce1,
        q1 => buffer_16_q1);

    buffer_17_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_17_address0,
        ce0 => buffer_17_ce0,
        we0 => buffer_17_we0,
        d0 => buffer_17_d0,
        q0 => buffer_17_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address1,
        ce1 => buffer_17_ce1,
        q1 => buffer_17_q1);

    buffer_18_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_18_address0,
        ce0 => buffer_18_ce0,
        we0 => buffer_18_we0,
        d0 => buffer_18_d0,
        q0 => buffer_18_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address1,
        ce1 => buffer_18_ce1,
        q1 => buffer_18_q1);

    buffer_19_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_19_address0,
        ce0 => buffer_19_ce0,
        we0 => buffer_19_we0,
        d0 => buffer_19_d0,
        q0 => buffer_19_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address1,
        ce1 => buffer_19_ce1,
        q1 => buffer_19_q1);

    buffer_20_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_20_address0,
        ce0 => buffer_20_ce0,
        we0 => buffer_20_we0,
        d0 => buffer_20_d0,
        q0 => buffer_20_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address1,
        ce1 => buffer_20_ce1,
        q1 => buffer_20_q1);

    buffer_21_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_21_address0,
        ce0 => buffer_21_ce0,
        we0 => buffer_21_we0,
        d0 => buffer_21_d0,
        q0 => buffer_21_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address1,
        ce1 => buffer_21_ce1,
        q1 => buffer_21_q1);

    buffer_22_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_22_address0,
        ce0 => buffer_22_ce0,
        we0 => buffer_22_we0,
        d0 => buffer_22_d0,
        q0 => buffer_22_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address1,
        ce1 => buffer_22_ce1,
        q1 => buffer_22_q1);

    buffer_23_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_23_address0,
        ce0 => buffer_23_ce0,
        we0 => buffer_23_we0,
        d0 => buffer_23_d0,
        q0 => buffer_23_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address1,
        ce1 => buffer_23_ce1,
        q1 => buffer_23_q1);

    buffer_24_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_24_address0,
        ce0 => buffer_24_ce0,
        we0 => buffer_24_we0,
        d0 => buffer_24_d0,
        q0 => buffer_24_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address1,
        ce1 => buffer_24_ce1,
        q1 => buffer_24_q1);

    buffer_25_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_25_address0,
        ce0 => buffer_25_ce0,
        we0 => buffer_25_we0,
        d0 => buffer_25_d0,
        q0 => buffer_25_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address1,
        ce1 => buffer_25_ce1,
        q1 => buffer_25_q1);

    buffer_26_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_26_address0,
        ce0 => buffer_26_ce0,
        we0 => buffer_26_we0,
        d0 => buffer_26_d0,
        q0 => buffer_26_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address1,
        ce1 => buffer_26_ce1,
        q1 => buffer_26_q1);

    buffer_27_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_27_address0,
        ce0 => buffer_27_ce0,
        we0 => buffer_27_we0,
        d0 => buffer_27_d0,
        q0 => buffer_27_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address1,
        ce1 => buffer_27_ce1,
        q1 => buffer_27_q1);

    buffer_28_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_28_address0,
        ce0 => buffer_28_ce0,
        we0 => buffer_28_we0,
        d0 => buffer_28_d0,
        q0 => buffer_28_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address1,
        ce1 => buffer_28_ce1,
        q1 => buffer_28_q1);

    buffer_29_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_29_address0,
        ce0 => buffer_29_ce0,
        we0 => buffer_29_we0,
        d0 => buffer_29_d0,
        q0 => buffer_29_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address1,
        ce1 => buffer_29_ce1,
        q1 => buffer_29_q1);

    buffer_30_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_30_address0,
        ce0 => buffer_30_ce0,
        we0 => buffer_30_we0,
        d0 => buffer_30_d0,
        q0 => buffer_30_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address1,
        ce1 => buffer_30_ce1,
        q1 => buffer_30_q1);

    buffer_31_U : component sha384Accel_buffer_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buffer_31_address0,
        ce0 => buffer_31_ce0,
        we0 => buffer_31_we0,
        d0 => buffer_31_d0,
        q0 => buffer_31_q0,
        address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address1,
        ce1 => buffer_31_ce1,
        q1 => buffer_31_q1);

    interHash_U : component sha384Accel_chunkProcessor_wvars_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => interHash_address0,
        ce0 => interHash_ce0,
        we0 => interHash_we0,
        d0 => interHash_d0,
        q0 => interHash_q0,
        address1 => interHash_address1_local,
        ce1 => interHash_ce1_local,
        we1 => interHash_we1_local,
        d1 => interHash_d1_local,
        q1 => interHash_q1);

    wordsout_U : component sha384Accel_wordsout_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wordsout_address0,
        ce0 => wordsout_ce0,
        we0 => wordsout_we0,
        d0 => grp_chunkProcessor_fu_557_output_r_d0,
        q0 => wordsout_q0);

    message_U : component sha384Accel_message_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => message_address0,
        ce0 => message_ce0,
        we0 => message_we0,
        d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_d0,
        q0 => message_q0);

    grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399 : component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_15_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start,
        ap_done => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done,
        ap_idle => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_idle,
        ap_ready => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_ready,
        bitstream_dout => bitstream_dout,
        bitstream_empty_n => bitstream_empty_n,
        bitstream_read => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_bitstream_read,
        addSize => addSize_reg_348,
        counter => counter_load_1_reg_685,
        buffer_31_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_address0,
        buffer_31_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_ce0,
        buffer_31_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_we0,
        buffer_31_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_d0,
        buffer_30_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_address0,
        buffer_30_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_ce0,
        buffer_30_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_we0,
        buffer_30_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_d0,
        buffer_29_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_address0,
        buffer_29_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_ce0,
        buffer_29_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_we0,
        buffer_29_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_d0,
        buffer_28_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_address0,
        buffer_28_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_ce0,
        buffer_28_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_we0,
        buffer_28_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_d0,
        buffer_27_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_address0,
        buffer_27_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_ce0,
        buffer_27_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_we0,
        buffer_27_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_d0,
        buffer_26_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_address0,
        buffer_26_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_ce0,
        buffer_26_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_we0,
        buffer_26_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_d0,
        buffer_25_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_address0,
        buffer_25_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_ce0,
        buffer_25_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_we0,
        buffer_25_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_d0,
        buffer_24_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_address0,
        buffer_24_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_ce0,
        buffer_24_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_we0,
        buffer_24_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_d0,
        buffer_23_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_address0,
        buffer_23_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_ce0,
        buffer_23_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_we0,
        buffer_23_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_d0,
        buffer_22_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_address0,
        buffer_22_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_ce0,
        buffer_22_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_we0,
        buffer_22_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_d0,
        buffer_21_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_address0,
        buffer_21_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_ce0,
        buffer_21_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_we0,
        buffer_21_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_d0,
        buffer_20_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_address0,
        buffer_20_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_ce0,
        buffer_20_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_we0,
        buffer_20_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_d0,
        buffer_19_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_address0,
        buffer_19_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_ce0,
        buffer_19_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_we0,
        buffer_19_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_d0,
        buffer_18_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_address0,
        buffer_18_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_ce0,
        buffer_18_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_we0,
        buffer_18_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_d0,
        buffer_17_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_address0,
        buffer_17_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_ce0,
        buffer_17_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_we0,
        buffer_17_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_d0,
        buffer_16_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_address0,
        buffer_16_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_ce0,
        buffer_16_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_we0,
        buffer_16_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_d0,
        buffer_15_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_address0,
        buffer_15_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_ce0,
        buffer_15_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_we0,
        buffer_15_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_d0,
        buffer_14_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_address0,
        buffer_14_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_ce0,
        buffer_14_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_we0,
        buffer_14_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_d0,
        buffer_13_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_address0,
        buffer_13_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_ce0,
        buffer_13_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_we0,
        buffer_13_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_d0,
        buffer_12_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_address0,
        buffer_12_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_ce0,
        buffer_12_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_we0,
        buffer_12_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_d0,
        buffer_11_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_address0,
        buffer_11_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_ce0,
        buffer_11_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_we0,
        buffer_11_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_d0,
        buffer_10_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_address0,
        buffer_10_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_ce0,
        buffer_10_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_we0,
        buffer_10_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_d0,
        buffer_9_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_address0,
        buffer_9_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_ce0,
        buffer_9_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_we0,
        buffer_9_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_d0,
        buffer_8_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_address0,
        buffer_8_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_ce0,
        buffer_8_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_we0,
        buffer_8_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_d0,
        buffer_7_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_address0,
        buffer_7_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_ce0,
        buffer_7_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_we0,
        buffer_7_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_d0,
        buffer_6_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_address0,
        buffer_6_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_ce0,
        buffer_6_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_we0,
        buffer_6_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_d0,
        buffer_5_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_address0,
        buffer_5_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_ce0,
        buffer_5_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_we0,
        buffer_5_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_d0,
        buffer_4_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_address0,
        buffer_4_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_ce0,
        buffer_4_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_we0,
        buffer_4_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_d0,
        buffer_3_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_address0,
        buffer_3_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_ce0,
        buffer_3_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_we0,
        buffer_3_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_d0,
        buffer_2_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_address0,
        buffer_2_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_ce0,
        buffer_2_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_we0,
        buffer_2_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_d0,
        buffer_1_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_address0,
        buffer_1_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_ce0,
        buffer_1_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_we0,
        buffer_1_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_d0,
        buffer_r_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_address0,
        buffer_r_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_ce0,
        buffer_r_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_we0,
        buffer_r_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_d0,
        size => size_read_reg_678,
        addSize_1_out => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out,
        addSize_1_out_ap_vld => grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out_ap_vld);

    grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442 : component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_26_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start,
        ap_done => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done,
        ap_idle => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_idle,
        ap_ready => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_ready,
        bitstream_dout => bitstream_dout,
        bitstream_empty_n => bitstream_empty_n,
        bitstream_read => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_bitstream_read,
        or_ln => or_ln_reg_699,
        buffer_31_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_address0,
        buffer_31_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_ce0,
        buffer_31_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_we0,
        buffer_31_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_d0,
        buffer_30_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_address0,
        buffer_30_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_ce0,
        buffer_30_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_we0,
        buffer_30_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_d0,
        buffer_29_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_address0,
        buffer_29_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_ce0,
        buffer_29_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_we0,
        buffer_29_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_d0,
        buffer_28_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_address0,
        buffer_28_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_ce0,
        buffer_28_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_we0,
        buffer_28_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_d0,
        buffer_27_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_address0,
        buffer_27_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_ce0,
        buffer_27_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_we0,
        buffer_27_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_d0,
        buffer_26_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_address0,
        buffer_26_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_ce0,
        buffer_26_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_we0,
        buffer_26_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_d0,
        buffer_25_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_address0,
        buffer_25_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_ce0,
        buffer_25_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_we0,
        buffer_25_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_d0,
        buffer_24_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_address0,
        buffer_24_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_ce0,
        buffer_24_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_we0,
        buffer_24_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_d0,
        buffer_23_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_address0,
        buffer_23_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_ce0,
        buffer_23_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_we0,
        buffer_23_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_d0,
        buffer_22_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_address0,
        buffer_22_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_ce0,
        buffer_22_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_we0,
        buffer_22_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_d0,
        buffer_21_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_address0,
        buffer_21_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_ce0,
        buffer_21_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_we0,
        buffer_21_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_d0,
        buffer_20_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_address0,
        buffer_20_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_ce0,
        buffer_20_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_we0,
        buffer_20_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_d0,
        buffer_19_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_address0,
        buffer_19_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0,
        buffer_19_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_we0,
        buffer_19_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_d0,
        buffer_18_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_address0,
        buffer_18_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_ce0,
        buffer_18_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_we0,
        buffer_18_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_d0,
        buffer_17_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_address0,
        buffer_17_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_ce0,
        buffer_17_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_we0,
        buffer_17_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_d0,
        buffer_16_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_address0,
        buffer_16_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_ce0,
        buffer_16_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_we0,
        buffer_16_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_d0,
        buffer_15_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_address0,
        buffer_15_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_ce0,
        buffer_15_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_we0,
        buffer_15_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_d0,
        buffer_14_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_address0,
        buffer_14_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_ce0,
        buffer_14_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_we0,
        buffer_14_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_d0,
        buffer_13_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_address0,
        buffer_13_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_ce0,
        buffer_13_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_we0,
        buffer_13_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_d0,
        buffer_12_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_address0,
        buffer_12_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_ce0,
        buffer_12_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_we0,
        buffer_12_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_d0,
        buffer_11_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_address0,
        buffer_11_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_ce0,
        buffer_11_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_we0,
        buffer_11_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_d0,
        buffer_10_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_address0,
        buffer_10_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_ce0,
        buffer_10_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_we0,
        buffer_10_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_d0,
        buffer_9_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_address0,
        buffer_9_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_ce0,
        buffer_9_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_we0,
        buffer_9_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_d0,
        buffer_8_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_address0,
        buffer_8_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_ce0,
        buffer_8_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_we0,
        buffer_8_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_d0,
        buffer_7_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_address0,
        buffer_7_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_ce0,
        buffer_7_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_we0,
        buffer_7_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_d0,
        buffer_6_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_address0,
        buffer_6_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_ce0,
        buffer_6_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_we0,
        buffer_6_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_d0,
        buffer_5_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_address0,
        buffer_5_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_ce0,
        buffer_5_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_we0,
        buffer_5_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_d0,
        buffer_4_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_address0,
        buffer_4_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_ce0,
        buffer_4_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_we0,
        buffer_4_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_d0,
        buffer_3_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_address0,
        buffer_3_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_ce0,
        buffer_3_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_we0,
        buffer_3_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_d0,
        buffer_2_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_address0,
        buffer_2_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_ce0,
        buffer_2_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_we0,
        buffer_2_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_d0,
        buffer_1_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_address0,
        buffer_1_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_ce0,
        buffer_1_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_we0,
        buffer_1_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_d0,
        buffer_r_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_address0,
        buffer_r_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_ce0,
        buffer_r_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_we0,
        buffer_r_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_d0,
        size => size_read_reg_678,
        addSize_2_out => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_addSize_2_out,
        addSize_2_out_ap_vld => grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_addSize_2_out_ap_vld);

    grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483 : component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_38_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start,
        ap_done => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done,
        ap_idle => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_idle,
        ap_ready => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_ready,
        buffer_31_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_address0,
        buffer_31_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_ce0,
        buffer_31_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_we0,
        buffer_31_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_d0,
        buffer_30_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_address0,
        buffer_30_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_ce0,
        buffer_30_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_we0,
        buffer_30_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_d0,
        buffer_29_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_address0,
        buffer_29_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_ce0,
        buffer_29_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_we0,
        buffer_29_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_d0,
        buffer_28_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_address0,
        buffer_28_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_ce0,
        buffer_28_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_we0,
        buffer_28_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_d0,
        buffer_27_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_address0,
        buffer_27_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_ce0,
        buffer_27_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_we0,
        buffer_27_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_d0,
        buffer_26_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_address0,
        buffer_26_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_ce0,
        buffer_26_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_we0,
        buffer_26_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_d0,
        buffer_25_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_address0,
        buffer_25_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_ce0,
        buffer_25_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_we0,
        buffer_25_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_d0,
        buffer_24_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_address0,
        buffer_24_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_ce0,
        buffer_24_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_we0,
        buffer_24_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_d0,
        buffer_23_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_address0,
        buffer_23_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_ce0,
        buffer_23_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_we0,
        buffer_23_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_d0,
        buffer_22_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_address0,
        buffer_22_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_ce0,
        buffer_22_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_we0,
        buffer_22_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_d0,
        buffer_21_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_address0,
        buffer_21_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_ce0,
        buffer_21_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_we0,
        buffer_21_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_d0,
        buffer_20_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_address0,
        buffer_20_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_ce0,
        buffer_20_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_we0,
        buffer_20_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_d0,
        buffer_19_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_address0,
        buffer_19_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_ce0,
        buffer_19_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_we0,
        buffer_19_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_d0,
        buffer_18_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_address0,
        buffer_18_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_ce0,
        buffer_18_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_we0,
        buffer_18_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_d0,
        buffer_17_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_address0,
        buffer_17_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_ce0,
        buffer_17_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_we0,
        buffer_17_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_d0,
        buffer_16_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_address0,
        buffer_16_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_ce0,
        buffer_16_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_we0,
        buffer_16_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_d0,
        buffer_15_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_address0,
        buffer_15_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_ce0,
        buffer_15_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_we0,
        buffer_15_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_d0,
        buffer_14_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_address0,
        buffer_14_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_ce0,
        buffer_14_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_we0,
        buffer_14_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_d0,
        buffer_13_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_address0,
        buffer_13_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_ce0,
        buffer_13_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_we0,
        buffer_13_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_d0,
        buffer_12_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_address0,
        buffer_12_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_ce0,
        buffer_12_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_we0,
        buffer_12_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_d0,
        buffer_11_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_address0,
        buffer_11_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_ce0,
        buffer_11_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_we0,
        buffer_11_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_d0,
        buffer_10_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_address0,
        buffer_10_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_ce0,
        buffer_10_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_we0,
        buffer_10_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_d0,
        buffer_9_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_address0,
        buffer_9_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_ce0,
        buffer_9_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_we0,
        buffer_9_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_d0,
        buffer_8_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_address0,
        buffer_8_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_ce0,
        buffer_8_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_we0,
        buffer_8_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_d0,
        buffer_7_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_address0,
        buffer_7_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_ce0,
        buffer_7_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_we0,
        buffer_7_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_d0,
        buffer_6_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_address0,
        buffer_6_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_ce0,
        buffer_6_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_we0,
        buffer_6_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_d0,
        buffer_5_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_address0,
        buffer_5_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_ce0,
        buffer_5_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_we0,
        buffer_5_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_d0,
        buffer_4_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_address0,
        buffer_4_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_ce0,
        buffer_4_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_we0,
        buffer_4_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_d0,
        buffer_3_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_address0,
        buffer_3_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_ce0,
        buffer_3_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_we0,
        buffer_3_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_d0,
        buffer_2_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_address0,
        buffer_2_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_ce0,
        buffer_2_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_we0,
        buffer_2_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_d0,
        buffer_1_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_address0,
        buffer_1_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_ce0,
        buffer_1_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_we0,
        buffer_1_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_d0,
        buffer_r_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_address0,
        buffer_r_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_ce0,
        buffer_r_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_we0,
        buffer_r_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_d0,
        size => size_read_reg_678);

    grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520 : component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_46_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start,
        ap_done => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done,
        ap_idle => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_idle,
        ap_ready => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_ready,
        message_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_address0,
        message_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_ce0,
        message_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_we0,
        message_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_d0,
        buffer_r_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address0,
        buffer_r_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce0,
        buffer_r_q0 => buffer_q0,
        buffer_r_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address1,
        buffer_r_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce1,
        buffer_r_q1 => buffer_q1,
        buffer_1_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address0,
        buffer_1_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce0,
        buffer_1_q0 => buffer_1_q0,
        buffer_1_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address1,
        buffer_1_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce1,
        buffer_1_q1 => buffer_1_q1,
        buffer_2_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address0,
        buffer_2_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce0,
        buffer_2_q0 => buffer_2_q0,
        buffer_2_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address1,
        buffer_2_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce1,
        buffer_2_q1 => buffer_2_q1,
        buffer_3_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address0,
        buffer_3_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce0,
        buffer_3_q0 => buffer_3_q0,
        buffer_3_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address1,
        buffer_3_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce1,
        buffer_3_q1 => buffer_3_q1,
        buffer_4_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address0,
        buffer_4_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce0,
        buffer_4_q0 => buffer_4_q0,
        buffer_4_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address1,
        buffer_4_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce1,
        buffer_4_q1 => buffer_4_q1,
        buffer_5_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address0,
        buffer_5_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce0,
        buffer_5_q0 => buffer_5_q0,
        buffer_5_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address1,
        buffer_5_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce1,
        buffer_5_q1 => buffer_5_q1,
        buffer_6_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address0,
        buffer_6_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce0,
        buffer_6_q0 => buffer_6_q0,
        buffer_6_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address1,
        buffer_6_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce1,
        buffer_6_q1 => buffer_6_q1,
        buffer_7_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address0,
        buffer_7_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce0,
        buffer_7_q0 => buffer_7_q0,
        buffer_7_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address1,
        buffer_7_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce1,
        buffer_7_q1 => buffer_7_q1,
        buffer_8_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address0,
        buffer_8_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce0,
        buffer_8_q0 => buffer_8_q0,
        buffer_8_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address1,
        buffer_8_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce1,
        buffer_8_q1 => buffer_8_q1,
        buffer_9_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address0,
        buffer_9_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce0,
        buffer_9_q0 => buffer_9_q0,
        buffer_9_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address1,
        buffer_9_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce1,
        buffer_9_q1 => buffer_9_q1,
        buffer_10_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address0,
        buffer_10_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce0,
        buffer_10_q0 => buffer_10_q0,
        buffer_10_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address1,
        buffer_10_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce1,
        buffer_10_q1 => buffer_10_q1,
        buffer_11_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address0,
        buffer_11_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce0,
        buffer_11_q0 => buffer_11_q0,
        buffer_11_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address1,
        buffer_11_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce1,
        buffer_11_q1 => buffer_11_q1,
        buffer_12_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address0,
        buffer_12_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce0,
        buffer_12_q0 => buffer_12_q0,
        buffer_12_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address1,
        buffer_12_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce1,
        buffer_12_q1 => buffer_12_q1,
        buffer_13_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address0,
        buffer_13_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce0,
        buffer_13_q0 => buffer_13_q0,
        buffer_13_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address1,
        buffer_13_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce1,
        buffer_13_q1 => buffer_13_q1,
        buffer_14_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address0,
        buffer_14_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce0,
        buffer_14_q0 => buffer_14_q0,
        buffer_14_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address1,
        buffer_14_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce1,
        buffer_14_q1 => buffer_14_q1,
        buffer_15_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address0,
        buffer_15_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce0,
        buffer_15_q0 => buffer_15_q0,
        buffer_15_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address1,
        buffer_15_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce1,
        buffer_15_q1 => buffer_15_q1,
        buffer_16_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address0,
        buffer_16_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce0,
        buffer_16_q0 => buffer_16_q0,
        buffer_16_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address1,
        buffer_16_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce1,
        buffer_16_q1 => buffer_16_q1,
        buffer_17_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address0,
        buffer_17_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce0,
        buffer_17_q0 => buffer_17_q0,
        buffer_17_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address1,
        buffer_17_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce1,
        buffer_17_q1 => buffer_17_q1,
        buffer_18_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address0,
        buffer_18_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce0,
        buffer_18_q0 => buffer_18_q0,
        buffer_18_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address1,
        buffer_18_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce1,
        buffer_18_q1 => buffer_18_q1,
        buffer_19_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address0,
        buffer_19_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce0,
        buffer_19_q0 => buffer_19_q0,
        buffer_19_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address1,
        buffer_19_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce1,
        buffer_19_q1 => buffer_19_q1,
        buffer_20_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address0,
        buffer_20_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce0,
        buffer_20_q0 => buffer_20_q0,
        buffer_20_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address1,
        buffer_20_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce1,
        buffer_20_q1 => buffer_20_q1,
        buffer_21_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address0,
        buffer_21_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce0,
        buffer_21_q0 => buffer_21_q0,
        buffer_21_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address1,
        buffer_21_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce1,
        buffer_21_q1 => buffer_21_q1,
        buffer_22_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address0,
        buffer_22_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce0,
        buffer_22_q0 => buffer_22_q0,
        buffer_22_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address1,
        buffer_22_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce1,
        buffer_22_q1 => buffer_22_q1,
        buffer_23_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address0,
        buffer_23_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce0,
        buffer_23_q0 => buffer_23_q0,
        buffer_23_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address1,
        buffer_23_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce1,
        buffer_23_q1 => buffer_23_q1,
        buffer_24_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address0,
        buffer_24_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce0,
        buffer_24_q0 => buffer_24_q0,
        buffer_24_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address1,
        buffer_24_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce1,
        buffer_24_q1 => buffer_24_q1,
        buffer_25_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address0,
        buffer_25_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce0,
        buffer_25_q0 => buffer_25_q0,
        buffer_25_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address1,
        buffer_25_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce1,
        buffer_25_q1 => buffer_25_q1,
        buffer_26_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address0,
        buffer_26_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce0,
        buffer_26_q0 => buffer_26_q0,
        buffer_26_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address1,
        buffer_26_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce1,
        buffer_26_q1 => buffer_26_q1,
        buffer_27_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address0,
        buffer_27_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce0,
        buffer_27_q0 => buffer_27_q0,
        buffer_27_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address1,
        buffer_27_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce1,
        buffer_27_q1 => buffer_27_q1,
        buffer_28_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address0,
        buffer_28_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce0,
        buffer_28_q0 => buffer_28_q0,
        buffer_28_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address1,
        buffer_28_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce1,
        buffer_28_q1 => buffer_28_q1,
        buffer_29_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address0,
        buffer_29_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce0,
        buffer_29_q0 => buffer_29_q0,
        buffer_29_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address1,
        buffer_29_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce1,
        buffer_29_q1 => buffer_29_q1,
        buffer_30_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address0,
        buffer_30_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce0,
        buffer_30_q0 => buffer_30_q0,
        buffer_30_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address1,
        buffer_30_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce1,
        buffer_30_q1 => buffer_30_q1,
        buffer_31_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address0,
        buffer_31_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce0,
        buffer_31_q0 => buffer_31_q0,
        buffer_31_address1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address1,
        buffer_31_ce1 => grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce1,
        buffer_31_q1 => buffer_31_q1);

    grp_chunkProcessor_fu_557 : component sha384Accel_chunkProcessor
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_chunkProcessor_fu_557_ap_start,
        ap_done => grp_chunkProcessor_fu_557_ap_done,
        ap_idle => grp_chunkProcessor_fu_557_ap_idle,
        ap_ready => grp_chunkProcessor_fu_557_ap_ready,
        input_r_address0 => grp_chunkProcessor_fu_557_input_r_address0,
        input_r_ce0 => grp_chunkProcessor_fu_557_input_r_ce0,
        input_r_q0 => interHash_q0,
        message_address0 => grp_chunkProcessor_fu_557_message_address0,
        message_ce0 => grp_chunkProcessor_fu_557_message_ce0,
        message_q0 => message_q0,
        output_r_address0 => grp_chunkProcessor_fu_557_output_r_address0,
        output_r_ce0 => grp_chunkProcessor_fu_557_output_r_ce0,
        output_r_we0 => grp_chunkProcessor_fu_557_output_r_we0,
        output_r_d0 => grp_chunkProcessor_fu_557_output_r_d0);

    grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566 : component sha384Accel_sha384Accel_Pipeline_VITIS_LOOP_52_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start,
        ap_done => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done,
        ap_idle => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_idle,
        ap_ready => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_ready,
        wordsout_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_address0,
        wordsout_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_ce0,
        wordsout_q0 => wordsout_q0,
        interHash_address0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_address0,
        interHash_ce0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_ce0,
        interHash_we0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_we0,
        interHash_d0 => grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_chunkProcessor_fu_557_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_chunkProcessor_fu_557_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_chunkProcessor_fu_557_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_chunkProcessor_fu_557_ap_ready = ap_const_logic_1)) then 
                    grp_chunkProcessor_fu_557_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_phi_mux_iterneeded_phi_fu_364_p4 = ap_const_lv1_1))) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_ready = ap_const_logic_1)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = addSize_1_loc_load_load_fu_591_p1))) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = addSize_1_loc_load_load_fu_591_p1))) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_ready = ap_const_logic_1)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_ready = ap_const_logic_1)) then 
                    grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    addSize_2_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = addSize_1_loc_load_reg_695))) then 
                addSize_2_reg_371 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_addSize_2_out;
            elsif (((grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                addSize_2_reg_371 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    addSize_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done = ap_const_logic_1))) then 
                addSize_reg_348 <= addSize_2_reg_371;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                addSize_reg_348 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    counter_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                counter_fu_100 <= ap_const_lv128_lc_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                counter_fu_100 <= counter_5_fu_605_p2;
            end if; 
        end if;
    end process;

    iterneeded_1_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = addSize_1_loc_load_reg_695))) then 
                iterneeded_1_reg_384 <= ap_const_lv1_1;
            elsif (((grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                iterneeded_1_reg_384 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    iterneeded_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done = ap_const_logic_1))) then 
                iterneeded_reg_360 <= iterneeded_1_reg_384;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                iterneeded_reg_360 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                addSize_1_loc_load_reg_695 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out;
                    or_ln_reg_699(127 downto 10) <= or_ln_fu_594_p3(127 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                counter_load_1_reg_685 <= counter_fu_100;
                tmp_reg_690 <= counter_fu_100(127 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                interHash_load_1_reg_712 <= interHash_q0;
                interHash_load_reg_707 <= interHash_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                interHash_load_2_reg_717 <= interHash_q1;
                interHash_load_3_reg_722 <= interHash_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                size_read_reg_678 <= size;
            end if;
        end if;
    end process;
    or_ln_reg_699(9 downto 0) <= "1110000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, addSize_1_loc_load_load_fu_591_p1, ap_CS_fsm_state7, grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done, grp_chunkProcessor_fu_557_ap_done, grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done, ap_CS_fsm_state15, ap_phi_mux_iterneeded_phi_fu_364_p4, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_phi_mux_iterneeded_phi_fu_364_p4 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_1 = addSize_1_loc_load_load_fu_591_p1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state10 => 
                if (((grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_chunkProcessor_fu_557_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    addSize_1_loc_load_load_fu_591_p1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_addSize_1_out;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done)
    begin
        if ((grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done)
    begin
        if ((grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_chunkProcessor_fu_557_ap_done)
    begin
        if ((grp_chunkProcessor_fu_557_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done)
    begin
        if ((grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done)
    begin
        if ((grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done)
    begin
        if ((grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_iterneeded_phi_fu_364_p4 <= iterneeded_reg_360;

    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bitstream_read_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_bitstream_read, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_bitstream_read, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bitstream_read <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_bitstream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            bitstream_read <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_bitstream_read;
        else 
            bitstream_read <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_address0;
        else 
            buffer_10_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_10_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_ce0;
        else 
            buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_10_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_10_ce1;
        else 
            buffer_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_10_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_d0;
        else 
            buffer_10_d0 <= "X";
        end if; 
    end process;


    buffer_10_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_10_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_10_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_10_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_10_we0;
        else 
            buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_address0;
        else 
            buffer_11_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_11_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_ce0;
        else 
            buffer_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_11_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_11_ce1;
        else 
            buffer_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_11_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_d0;
        else 
            buffer_11_d0 <= "X";
        end if; 
    end process;


    buffer_11_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_11_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_11_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_11_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_11_we0;
        else 
            buffer_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_address0;
        else 
            buffer_12_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_12_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_ce0;
        else 
            buffer_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_12_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_12_ce1;
        else 
            buffer_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_12_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_d0;
        else 
            buffer_12_d0 <= "X";
        end if; 
    end process;


    buffer_12_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_12_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_12_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_12_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_12_we0;
        else 
            buffer_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_address0;
        else 
            buffer_13_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_13_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_ce0;
        else 
            buffer_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_13_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_13_ce1;
        else 
            buffer_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_13_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_d0;
        else 
            buffer_13_d0 <= "X";
        end if; 
    end process;


    buffer_13_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_13_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_13_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_13_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_13_we0;
        else 
            buffer_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_address0;
        else 
            buffer_14_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_14_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_ce0;
        else 
            buffer_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_14_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_14_ce1;
        else 
            buffer_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_14_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_d0;
        else 
            buffer_14_d0 <= "X";
        end if; 
    end process;


    buffer_14_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_14_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_14_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_14_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_14_we0;
        else 
            buffer_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_address0;
        else 
            buffer_15_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_15_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_ce0;
        else 
            buffer_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_15_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_15_ce1;
        else 
            buffer_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_15_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_d0;
        else 
            buffer_15_d0 <= "X";
        end if; 
    end process;


    buffer_15_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_15_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_15_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_15_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_15_we0;
        else 
            buffer_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_16_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_16_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_16_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_16_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_16_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_address0;
        else 
            buffer_16_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_16_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_16_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_16_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_16_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_16_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_ce0;
        else 
            buffer_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_16_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_16_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_16_ce1;
        else 
            buffer_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_16_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_16_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_16_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_16_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_d0;
        else 
            buffer_16_d0 <= "X";
        end if; 
    end process;


    buffer_16_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_16_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_16_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_16_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_16_we0;
        else 
            buffer_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_17_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_17_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_17_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_17_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_17_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_address0;
        else 
            buffer_17_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_17_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_17_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_17_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_17_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_17_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_ce0;
        else 
            buffer_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_17_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_17_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_17_ce1;
        else 
            buffer_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_17_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_17_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_17_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_17_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_d0;
        else 
            buffer_17_d0 <= "X";
        end if; 
    end process;


    buffer_17_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_17_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_17_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_17_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_17_we0;
        else 
            buffer_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_18_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_18_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_18_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_18_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_18_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_address0;
        else 
            buffer_18_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_18_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_18_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_18_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_18_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_18_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_ce0;
        else 
            buffer_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_18_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_18_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_18_ce1;
        else 
            buffer_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_18_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_18_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_18_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_18_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_d0;
        else 
            buffer_18_d0 <= "X";
        end if; 
    end process;


    buffer_18_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_18_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_18_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_18_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_18_we0;
        else 
            buffer_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_19_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_19_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_19_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_19_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_19_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_address0;
        else 
            buffer_19_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_19_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_19_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_19_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_19_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_19_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_ce0;
        else 
            buffer_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_19_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_19_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_19_ce1;
        else 
            buffer_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_19_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_19_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_19_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_19_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_d0;
        else 
            buffer_19_d0 <= "X";
        end if; 
    end process;


    buffer_19_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_19_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_19_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_19_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_19_we0;
        else 
            buffer_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_address0;
        else 
            buffer_1_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_1_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_ce0;
        else 
            buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_1_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_1_ce1;
        else 
            buffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_1_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_d0;
        else 
            buffer_1_d0 <= "X";
        end if; 
    end process;


    buffer_1_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_1_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_1_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_1_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_1_we0;
        else 
            buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_20_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_20_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_20_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_20_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_20_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_address0;
        else 
            buffer_20_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_20_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_20_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_20_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_20_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_20_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_ce0;
        else 
            buffer_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_20_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_20_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_20_ce1;
        else 
            buffer_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_20_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_20_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_20_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_20_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_d0;
        else 
            buffer_20_d0 <= "X";
        end if; 
    end process;


    buffer_20_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_20_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_20_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_20_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_20_we0;
        else 
            buffer_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_21_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_21_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_21_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_21_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_21_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_address0;
        else 
            buffer_21_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_21_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_21_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_21_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_21_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_21_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_ce0;
        else 
            buffer_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_21_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_21_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_21_ce1;
        else 
            buffer_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_21_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_21_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_21_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_21_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_d0;
        else 
            buffer_21_d0 <= "X";
        end if; 
    end process;


    buffer_21_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_21_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_21_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_21_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_21_we0;
        else 
            buffer_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_22_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_22_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_22_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_22_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_22_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_address0;
        else 
            buffer_22_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_22_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_22_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_22_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_22_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_22_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_ce0;
        else 
            buffer_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_22_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_22_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_22_ce1;
        else 
            buffer_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_22_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_22_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_22_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_22_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_d0;
        else 
            buffer_22_d0 <= "X";
        end if; 
    end process;


    buffer_22_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_22_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_22_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_22_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_22_we0;
        else 
            buffer_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_23_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_23_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_23_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_23_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_23_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_address0;
        else 
            buffer_23_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_23_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_23_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_23_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_23_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_23_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_ce0;
        else 
            buffer_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_23_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_23_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_23_ce1;
        else 
            buffer_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_23_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_23_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_23_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_23_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_d0;
        else 
            buffer_23_d0 <= "X";
        end if; 
    end process;


    buffer_23_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_23_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_23_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_23_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_23_we0;
        else 
            buffer_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_24_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_24_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_24_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_24_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_24_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_address0;
        else 
            buffer_24_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_24_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_24_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_24_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_24_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_24_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_ce0;
        else 
            buffer_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_24_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_24_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_24_ce1;
        else 
            buffer_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_24_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_24_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_24_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_24_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_d0;
        else 
            buffer_24_d0 <= "X";
        end if; 
    end process;


    buffer_24_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_24_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_24_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_24_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_24_we0;
        else 
            buffer_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_25_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_25_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_25_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_25_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_25_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_address0;
        else 
            buffer_25_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_25_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_25_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_25_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_25_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_25_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_ce0;
        else 
            buffer_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_25_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_25_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_25_ce1;
        else 
            buffer_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_25_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_25_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_25_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_25_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_d0;
        else 
            buffer_25_d0 <= "X";
        end if; 
    end process;


    buffer_25_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_25_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_25_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_25_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_25_we0;
        else 
            buffer_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_26_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_26_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_26_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_26_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_26_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_address0;
        else 
            buffer_26_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_26_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_26_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_26_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_26_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_26_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_ce0;
        else 
            buffer_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_26_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_26_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_26_ce1;
        else 
            buffer_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_26_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_26_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_26_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_26_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_d0;
        else 
            buffer_26_d0 <= "X";
        end if; 
    end process;


    buffer_26_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_26_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_26_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_26_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_26_we0;
        else 
            buffer_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_27_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_27_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_27_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_27_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_27_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_address0;
        else 
            buffer_27_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_27_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_27_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_27_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_27_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_27_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_ce0;
        else 
            buffer_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_27_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_27_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_27_ce1;
        else 
            buffer_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_27_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_27_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_27_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_27_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_d0;
        else 
            buffer_27_d0 <= "X";
        end if; 
    end process;


    buffer_27_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_27_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_27_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_27_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_27_we0;
        else 
            buffer_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_28_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_28_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_28_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_28_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_28_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_address0;
        else 
            buffer_28_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_28_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_28_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_28_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_28_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_28_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_ce0;
        else 
            buffer_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_28_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_28_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_28_ce1;
        else 
            buffer_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_28_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_28_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_28_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_28_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_d0;
        else 
            buffer_28_d0 <= "X";
        end if; 
    end process;


    buffer_28_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_28_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_28_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_28_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_28_we0;
        else 
            buffer_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_29_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_29_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_29_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_29_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_29_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_address0;
        else 
            buffer_29_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_29_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_29_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_29_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_29_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_29_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_ce0;
        else 
            buffer_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_29_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_29_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_29_ce1;
        else 
            buffer_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_29_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_29_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_29_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_29_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_d0;
        else 
            buffer_29_d0 <= "X";
        end if; 
    end process;


    buffer_29_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_29_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_29_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_29_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_29_we0;
        else 
            buffer_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_address0;
        else 
            buffer_2_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_2_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_ce0;
        else 
            buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_2_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_2_ce1;
        else 
            buffer_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_2_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_d0;
        else 
            buffer_2_d0 <= "X";
        end if; 
    end process;


    buffer_2_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_2_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_2_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_2_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_2_we0;
        else 
            buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_30_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_30_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_30_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_30_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_30_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_address0;
        else 
            buffer_30_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_30_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_30_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_30_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_30_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_30_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_ce0;
        else 
            buffer_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_30_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_30_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_30_ce1;
        else 
            buffer_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_30_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_30_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_30_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_30_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_d0;
        else 
            buffer_30_d0 <= "X";
        end if; 
    end process;


    buffer_30_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_30_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_30_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_30_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_30_we0;
        else 
            buffer_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_31_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_31_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_31_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_31_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_31_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_address0;
        else 
            buffer_31_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_31_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_31_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_31_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_31_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_31_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_ce0;
        else 
            buffer_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_31_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_31_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_31_ce1;
        else 
            buffer_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_31_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_31_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_31_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_31_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_d0;
        else 
            buffer_31_d0 <= "X";
        end if; 
    end process;


    buffer_31_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_31_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_31_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_31_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_31_we0;
        else 
            buffer_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_address0;
        else 
            buffer_3_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_3_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_ce0;
        else 
            buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_3_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_3_ce1;
        else 
            buffer_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_3_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_d0;
        else 
            buffer_3_d0 <= "X";
        end if; 
    end process;


    buffer_3_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_3_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_3_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_3_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_3_we0;
        else 
            buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_address0;
        else 
            buffer_4_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_4_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_ce0;
        else 
            buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_4_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_4_ce1;
        else 
            buffer_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_4_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_d0;
        else 
            buffer_4_d0 <= "X";
        end if; 
    end process;


    buffer_4_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_4_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_4_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_4_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_4_we0;
        else 
            buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_address0;
        else 
            buffer_5_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_5_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_ce0;
        else 
            buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_5_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_5_ce1;
        else 
            buffer_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_5_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_d0;
        else 
            buffer_5_d0 <= "X";
        end if; 
    end process;


    buffer_5_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_5_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_5_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_5_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_5_we0;
        else 
            buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_address0;
        else 
            buffer_6_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_6_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_ce0;
        else 
            buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_6_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_6_ce1;
        else 
            buffer_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_6_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_d0;
        else 
            buffer_6_d0 <= "X";
        end if; 
    end process;


    buffer_6_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_6_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_6_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_6_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_6_we0;
        else 
            buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_address0;
        else 
            buffer_7_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_7_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_ce0;
        else 
            buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_7_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_7_ce1;
        else 
            buffer_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_7_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_d0;
        else 
            buffer_7_d0 <= "X";
        end if; 
    end process;


    buffer_7_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_7_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_7_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_7_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_7_we0;
        else 
            buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_address0;
        else 
            buffer_8_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_8_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_ce0;
        else 
            buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_8_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_8_ce1;
        else 
            buffer_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_8_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_d0;
        else 
            buffer_8_d0 <= "X";
        end if; 
    end process;


    buffer_8_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_8_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_8_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_8_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_8_we0;
        else 
            buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_address0;
        else 
            buffer_9_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_9_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_ce0;
        else 
            buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_9_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_9_ce1;
        else 
            buffer_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_9_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_d0;
        else 
            buffer_9_d0 <= "X";
        end if; 
    end process;


    buffer_9_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_9_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_9_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_9_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_9_we0;
        else 
            buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_address0;
        else 
            buffer_address0 <= "XXXXX";
        end if; 
    end process;


    buffer_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_ce0;
        else 
            buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_ce1_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buffer_ce1 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_buffer_r_ce1;
        else 
            buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_d0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_d0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_d0;
        else 
            buffer_d0 <= "X";
        end if; 
    end process;


    buffer_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_we0, grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_we0, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buffer_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buffer_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_buffer_r_we0;
        else 
            buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    counter_5_fu_605_p2 <= std_logic_vector(unsigned(counter_fu_100) + unsigned(ap_const_lv128_lc_3));
    grp_chunkProcessor_fu_557_ap_start <= grp_chunkProcessor_fu_557_ap_start_reg;
    grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start <= grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg;
    grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start <= grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg;
    grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start <= grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483_ap_start_reg;
    grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_ap_start_reg;
    grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_ap_start_reg;

    interHash_address0_assign_proc : process(grp_chunkProcessor_fu_557_input_r_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_address0, ap_CS_fsm_state15, ap_CS_fsm_state13, interHash_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            interHash_address0 <= grp_chunkProcessor_fu_557_input_r_address0;
        else 
            interHash_address0 <= interHash_address0_local;
        end if; 
    end process;


    interHash_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            interHash_address0_local <= ap_const_lv64_0(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            interHash_address0_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            interHash_address0_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            interHash_address0_local <= "XXX";
        end if; 
    end process;


    interHash_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            interHash_address1_local <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            interHash_address1_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            interHash_address1_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            interHash_address1_local <= "XXX";
        end if; 
    end process;


    interHash_ce0_assign_proc : process(grp_chunkProcessor_fu_557_input_r_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_ce0, ap_CS_fsm_state15, ap_CS_fsm_state13, interHash_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            interHash_ce0 <= grp_chunkProcessor_fu_557_input_r_ce0;
        else 
            interHash_ce0 <= interHash_ce0_local;
        end if; 
    end process;


    interHash_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_ce0_local <= ap_const_logic_1;
        else 
            interHash_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    interHash_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_ce1_local <= ap_const_logic_1;
        else 
            interHash_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    interHash_d0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_d0, ap_CS_fsm_state15, interHash_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_d0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_d0;
        else 
            interHash_d0 <= interHash_d0_local;
        end if; 
    end process;


    interHash_d0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_d0_local <= ap_const_lv64_47B5481DBEFA4FA4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_d0_local <= ap_const_lv64_8EB44A8768581511;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_d0_local <= ap_const_lv64_152FECD8F70E5939;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_d0_local <= ap_const_lv64_629A292A367CD507;
        else 
            interHash_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    interHash_d1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            interHash_d1_local <= ap_const_lv64_DB0C2E0D64F98FA7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            interHash_d1_local <= ap_const_lv64_67332667FFC00B31;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            interHash_d1_local <= ap_const_lv64_9159015A3070DD17;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            interHash_d1_local <= ap_const_lv64_CBBB9D5DC1059ED8;
        else 
            interHash_d1_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    interHash_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_we0, ap_CS_fsm_state15, interHash_we0_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            interHash_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_interHash_we0;
        else 
            interHash_we0 <= (interHash_we0_out or ap_const_logic_0);
        end if; 
    end process;


    interHash_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_we0_local <= ap_const_logic_1;
        else 
            interHash_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    interHash_we0_out <= interHash_we0_local;

    interHash_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            interHash_we1_local <= ap_const_logic_1;
        else 
            interHash_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    message_address0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_address0, grp_chunkProcessor_fu_557_message_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            message_address0 <= grp_chunkProcessor_fu_557_message_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_address0;
        else 
            message_address0 <= "XXXX";
        end if; 
    end process;


    message_ce0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_ce0, grp_chunkProcessor_fu_557_message_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            message_ce0 <= grp_chunkProcessor_fu_557_message_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_ce0;
        else 
            message_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    message_we0_assign_proc : process(grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            message_we0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_46_5_fu_520_message_we0;
        else 
            message_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln_fu_594_p3 <= (tmp_reg_690 & ap_const_lv10_380);
    output_r <= (((((interHash_q0 & interHash_q1) & interHash_load_3_reg_722) & interHash_load_2_reg_717) & interHash_load_1_reg_712) & interHash_load_reg_707);

    output_r_ap_vld_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            output_r_ap_vld <= ap_const_logic_1;
        else 
            output_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    wordsout_address0_assign_proc : process(grp_chunkProcessor_fu_557_output_r_address0, grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_address0, ap_CS_fsm_state15, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            wordsout_address0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_address0 <= grp_chunkProcessor_fu_557_output_r_address0;
        else 
            wordsout_address0 <= "XXX";
        end if; 
    end process;


    wordsout_ce0_assign_proc : process(grp_chunkProcessor_fu_557_output_r_ce0, grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_ce0, ap_CS_fsm_state15, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            wordsout_ce0 <= grp_sha384Accel_Pipeline_VITIS_LOOP_52_7_fu_566_wordsout_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_ce0 <= grp_chunkProcessor_fu_557_output_r_ce0;
        else 
            wordsout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wordsout_we0_assign_proc : process(grp_chunkProcessor_fu_557_output_r_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            wordsout_we0 <= grp_chunkProcessor_fu_557_output_r_we0;
        else 
            wordsout_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
