INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/addersub/addersub.srcs/sources_1/new/addersub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/addersub/addersub.srcs/sim_1/new/addersubtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersubtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/addersub/addersub.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
