
cubesat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f468  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  0800f708  0800f708  00010708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f9e8  0800f9e8  000109e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f9f0  0800f9f0  000109f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f9f4  0800f9f4  000109f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000084  24000000  0800f9f8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004d00  24000084  0800fa7c  00011084  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24004d84  0800fa7c  00011d84  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00011084  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e0fc  00000000  00000000  000110b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004ca5  00000000  00000000  0003f1ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002618  00000000  00000000  00043e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001e60  00000000  00000000  00046470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00009752  00000000  00000000  000482d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002cb19  00000000  00000000  00051a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017ecdc  00000000  00000000  0007e53b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fd217  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000b114  00000000  00000000  001fd25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000056  00000000  00000000  00208370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000084 	.word	0x24000084
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800f6f0 	.word	0x0800f6f0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000088 	.word	0x24000088
 80002dc:	0800f6f0 	.word	0x0800f6f0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <bno055_init>:
 *  make sure your changes will not
 *  affect the reference value of the parameter
 *  (Better case don't change the reference value of the parameter)
 */
BNO055_RETURN_FUNCTION_TYPE bno055_init(struct bno055_t *bno055)
{
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80006b4:	23ff      	movs	r3, #255	@ 0xff
 80006b6:	73fb      	strb	r3, [r7, #15]
    u8 data_u8 = BNO055_INIT_VALUE;
 80006b8:	2300      	movs	r3, #0
 80006ba:	73bb      	strb	r3, [r7, #14]
    u8 bno055_page_zero_u8 = BNO055_PAGE_ZERO;
 80006bc:	2300      	movs	r3, #0
 80006be:	737b      	strb	r3, [r7, #13]

    /* Array holding the Software revision id
     */
    u8 a_SW_ID_u8[BNO055_REV_ID_SIZE] = { BNO055_INIT_VALUE, BNO055_INIT_VALUE };
 80006c0:	2300      	movs	r3, #0
 80006c2:	813b      	strh	r3, [r7, #8]

    /* stuct parameters are assign to bno055*/
    p_bno055 = bno055;
 80006c4:	4a58      	ldr	r2, [pc, #352]	@ (8000828 <bno055_init+0x17c>)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	6013      	str	r3, [r2, #0]

    /* Write the default page as zero*/
    com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 80006ca:	4b57      	ldr	r3, [pc, #348]	@ (8000828 <bno055_init+0x17c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	68dc      	ldr	r4, [r3, #12]
 80006d0:	4b55      	ldr	r3, [pc, #340]	@ (8000828 <bno055_init+0x17c>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	7a58      	ldrb	r0, [r3, #9]
 80006d6:	f107 020d 	add.w	r2, r7, #13
 80006da:	2301      	movs	r3, #1
 80006dc:	2107      	movs	r1, #7
 80006de:	47a0      	blx	r4
 80006e0:	4603      	mov	r3, r0
 80006e2:	73fb      	strb	r3, [r7, #15]
                                               &bno055_page_zero_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);

    /* Read the chip id of the sensor from page
     * zero 0x00 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80006e4:	4b50      	ldr	r3, [pc, #320]	@ (8000828 <bno055_init+0x17c>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	691c      	ldr	r4, [r3, #16]
 80006ea:	4b4f      	ldr	r3, [pc, #316]	@ (8000828 <bno055_init+0x17c>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	7a58      	ldrb	r0, [r3, #9]
 80006f0:	f107 020e 	add.w	r2, r7, #14
 80006f4:	2301      	movs	r3, #1
 80006f6:	2100      	movs	r1, #0
 80006f8:	47a0      	blx	r4
 80006fa:	4603      	mov	r3, r0
 80006fc:	b2da      	uxtb	r2, r3
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	4413      	add	r3, r2
 8000702:	b2db      	uxtb	r3, r3
 8000704:	73fb      	strb	r3, [r7, #15]
                                               BNO055_CHIP_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->chip_id = data_u8;
 8000706:	4b48      	ldr	r3, [pc, #288]	@ (8000828 <bno055_init+0x17c>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	7bba      	ldrb	r2, [r7, #14]
 800070c:	701a      	strb	r2, [r3, #0]

    /* Read the accel revision id from page
     * zero 0x01 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800070e:	4b46      	ldr	r3, [pc, #280]	@ (8000828 <bno055_init+0x17c>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	691c      	ldr	r4, [r3, #16]
 8000714:	4b44      	ldr	r3, [pc, #272]	@ (8000828 <bno055_init+0x17c>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	7a58      	ldrb	r0, [r3, #9]
 800071a:	f107 020e 	add.w	r2, r7, #14
 800071e:	2301      	movs	r3, #1
 8000720:	2101      	movs	r1, #1
 8000722:	47a0      	blx	r4
 8000724:	4603      	mov	r3, r0
 8000726:	b2da      	uxtb	r2, r3
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	4413      	add	r3, r2
 800072c:	b2db      	uxtb	r3, r3
 800072e:	73fb      	strb	r3, [r7, #15]
                                               BNO055_ACCEL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->accel_rev_id = data_u8;
 8000730:	4b3d      	ldr	r3, [pc, #244]	@ (8000828 <bno055_init+0x17c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	7bba      	ldrb	r2, [r7, #14]
 8000736:	715a      	strb	r2, [r3, #5]

    /* Read the mag revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000738:	4b3b      	ldr	r3, [pc, #236]	@ (8000828 <bno055_init+0x17c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	691c      	ldr	r4, [r3, #16]
 800073e:	4b3a      	ldr	r3, [pc, #232]	@ (8000828 <bno055_init+0x17c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	7a58      	ldrb	r0, [r3, #9]
 8000744:	f107 020e 	add.w	r2, r7, #14
 8000748:	2301      	movs	r3, #1
 800074a:	2102      	movs	r1, #2
 800074c:	47a0      	blx	r4
 800074e:	4603      	mov	r3, r0
 8000750:	b2da      	uxtb	r2, r3
 8000752:	7bfb      	ldrb	r3, [r7, #15]
 8000754:	4413      	add	r3, r2
 8000756:	b2db      	uxtb	r3, r3
 8000758:	73fb      	strb	r3, [r7, #15]
                                               BNO055_MAG_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->mag_rev_id = data_u8;
 800075a:	4b33      	ldr	r3, [pc, #204]	@ (8000828 <bno055_init+0x17c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	7bba      	ldrb	r2, [r7, #14]
 8000760:	719a      	strb	r2, [r3, #6]

    /* Read the gyro revision id from page
     * zero 0x02 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000762:	4b31      	ldr	r3, [pc, #196]	@ (8000828 <bno055_init+0x17c>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	691c      	ldr	r4, [r3, #16]
 8000768:	4b2f      	ldr	r3, [pc, #188]	@ (8000828 <bno055_init+0x17c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	7a58      	ldrb	r0, [r3, #9]
 800076e:	f107 020e 	add.w	r2, r7, #14
 8000772:	2301      	movs	r3, #1
 8000774:	2103      	movs	r1, #3
 8000776:	47a0      	blx	r4
 8000778:	4603      	mov	r3, r0
 800077a:	b2da      	uxtb	r2, r3
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	4413      	add	r3, r2
 8000780:	b2db      	uxtb	r3, r3
 8000782:	73fb      	strb	r3, [r7, #15]
                                               BNO055_GYRO_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->gyro_rev_id = data_u8;
 8000784:	4b28      	ldr	r3, [pc, #160]	@ (8000828 <bno055_init+0x17c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	7bba      	ldrb	r2, [r7, #14]
 800078a:	71da      	strb	r2, [r3, #7]

    /* Read the boot loader revision from page
     * zero 0x06 register*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 800078c:	4b26      	ldr	r3, [pc, #152]	@ (8000828 <bno055_init+0x17c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	691c      	ldr	r4, [r3, #16]
 8000792:	4b25      	ldr	r3, [pc, #148]	@ (8000828 <bno055_init+0x17c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	7a58      	ldrb	r0, [r3, #9]
 8000798:	f107 020e 	add.w	r2, r7, #14
 800079c:	2301      	movs	r3, #1
 800079e:	2106      	movs	r1, #6
 80007a0:	47a0      	blx	r4
 80007a2:	4603      	mov	r3, r0
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	4413      	add	r3, r2
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	73fb      	strb	r3, [r7, #15]
                                               BNO055_BL_REV_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->bl_rev_id = data_u8;
 80007ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000828 <bno055_init+0x17c>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	7bba      	ldrb	r2, [r7, #14]
 80007b4:	721a      	strb	r2, [r3, #8]

    /* Read the software revision id from page
     * zero 0x04 and 0x05 register( 2 bytes of data)*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80007b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000828 <bno055_init+0x17c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	691c      	ldr	r4, [r3, #16]
 80007bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000828 <bno055_init+0x17c>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	7a58      	ldrb	r0, [r3, #9]
 80007c2:	f107 0208 	add.w	r2, r7, #8
 80007c6:	2302      	movs	r3, #2
 80007c8:	2104      	movs	r1, #4
 80007ca:	47a0      	blx	r4
 80007cc:	4603      	mov	r3, r0
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	4413      	add	r3, r2
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	73fb      	strb	r3, [r7, #15]
                                               BNO055_SW_REV_ID_LSB_REG,
                                               a_SW_ID_u8,
                                               BNO055_LSB_MSB_READ_LENGTH);
    a_SW_ID_u8[BNO055_SW_ID_LSB] = BNO055_GET_BITSLICE(a_SW_ID_u8[BNO055_SW_ID_LSB], BNO055_SW_REV_ID_LSB);
 80007d8:	7a3b      	ldrb	r3, [r7, #8]
 80007da:	723b      	strb	r3, [r7, #8]
    p_bno055->sw_rev_id =
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 80007dc:	7a7b      	ldrb	r3, [r7, #9]
 80007de:	021b      	lsls	r3, r3, #8
 80007e0:	b29a      	uxth	r2, r3
 80007e2:	7a3b      	ldrb	r3, [r7, #8]
 80007e4:	4619      	mov	r1, r3
    p_bno055->sw_rev_id =
 80007e6:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <bno055_init+0x17c>)
 80007e8:	681b      	ldr	r3, [r3, #0]
        (u16)((((u32)((u8)a_SW_ID_u8[BNO055_SW_ID_MSB])) << BNO055_SHIFT_EIGHT_BITS) | (a_SW_ID_u8[BNO055_SW_ID_LSB]));
 80007ea:	430a      	orrs	r2, r1
 80007ec:	b292      	uxth	r2, r2
    p_bno055->sw_rev_id =
 80007ee:	805a      	strh	r2, [r3, #2]

    /* Read the page id from the register 0x07*/
    com_rslt += p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 80007f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000828 <bno055_init+0x17c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	691c      	ldr	r4, [r3, #16]
 80007f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <bno055_init+0x17c>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	7a58      	ldrb	r0, [r3, #9]
 80007fc:	f107 020e 	add.w	r2, r7, #14
 8000800:	2301      	movs	r3, #1
 8000802:	2107      	movs	r1, #7
 8000804:	47a0      	blx	r4
 8000806:	4603      	mov	r3, r0
 8000808:	b2da      	uxtb	r2, r3
 800080a:	7bfb      	ldrb	r3, [r7, #15]
 800080c:	4413      	add	r3, r2
 800080e:	b2db      	uxtb	r3, r3
 8000810:	73fb      	strb	r3, [r7, #15]
                                               BNO055_PAGE_ID_REG,
                                               &data_u8,
                                               BNO055_GEN_READ_WRITE_LENGTH);
    p_bno055->page_id = data_u8;
 8000812:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <bno055_init+0x17c>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	7bba      	ldrb	r2, [r7, #14]
 8000818:	711a      	strb	r2, [r3, #4]

    return com_rslt;
 800081a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800081e:	4618      	mov	r0, r3
 8000820:	3714      	adds	r7, #20
 8000822:	46bd      	mov	sp, r7
 8000824:	bd90      	pop	{r4, r7, pc}
 8000826:	bf00      	nop
 8000828:	240000a0 	.word	0x240000a0

0800082c <bno055_write_register>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_register(u8 addr_u8, u8 *data_u8, u8 len_u8)
{
 800082c:	b590      	push	{r4, r7, lr}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	6039      	str	r1, [r7, #0]
 8000836:	71fb      	strb	r3, [r7, #7]
 8000838:	4613      	mov	r3, r2
 800083a:	71bb      	strb	r3, [r7, #6]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 800083c:	23ff      	movs	r3, #255	@ 0xff
 800083e:	73fb      	strb	r3, [r7, #15]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <bno055_write_register+0x48>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d102      	bne.n	800084e <bno055_write_register+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000848:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 800084c:	e00d      	b.n	800086a <bno055_write_register+0x3e>
    }
    else
    {
        /* Write the values of respective given register */
        com_rslt = p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr, addr_u8, data_u8, len_u8);
 800084e:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <bno055_write_register+0x48>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	68dc      	ldr	r4, [r3, #12]
 8000854:	4b07      	ldr	r3, [pc, #28]	@ (8000874 <bno055_write_register+0x48>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	7a58      	ldrb	r0, [r3, #9]
 800085a:	79bb      	ldrb	r3, [r7, #6]
 800085c:	79f9      	ldrb	r1, [r7, #7]
 800085e:	683a      	ldr	r2, [r7, #0]
 8000860:	47a0      	blx	r4
 8000862:	4603      	mov	r3, r0
 8000864:	73fb      	strb	r3, [r7, #15]
    }

    return com_rslt;
 8000866:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	bd90      	pop	{r4, r7, pc}
 8000872:	bf00      	nop
 8000874:	240000a0 	.word	0x240000a0

08000878 <bno055_write_page_id>:
 *  @retval 1 -> BNO055_ERROR
 *
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_write_page_id(u8 page_id_u8)
{
 8000878:	b590      	push	{r4, r7, lr}
 800087a:	b085      	sub	sp, #20
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000882:	23ff      	movs	r3, #255	@ 0xff
 8000884:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000886:	2300      	movs	r3, #0
 8000888:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 800088a:	4b1e      	ldr	r3, [pc, #120]	@ (8000904 <bno055_write_page_id+0x8c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d102      	bne.n	8000898 <bno055_write_page_id+0x20>
    {
        return BNO055_E_NULL_PTR;
 8000892:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000896:	e030      	b.n	80008fa <bno055_write_page_id+0x82>
    }
    else
    {
        /* Read the current page*/
        com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <bno055_write_page_id+0x8c>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	691c      	ldr	r4, [r3, #16]
 800089e:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <bno055_write_page_id+0x8c>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	7a58      	ldrb	r0, [r3, #9]
 80008a4:	f107 020e 	add.w	r2, r7, #14
 80008a8:	2301      	movs	r3, #1
 80008aa:	2107      	movs	r1, #7
 80008ac:	47a0      	blx	r4
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]
                                                  BNO055_PAGE_ID_REG,
                                                  &data_u8r,
                                                  BNO055_GEN_READ_WRITE_LENGTH);

        /* Check condition for communication BNO055_SUCCESS*/
        if (com_rslt == BNO055_SUCCESS)
 80008b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d11b      	bne.n	80008f2 <bno055_write_page_id+0x7a>
        {
            data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_PAGE_ID, page_id_u8);
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	73bb      	strb	r3, [r7, #14]

            /* Write the page id*/
            com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <bno055_write_page_id+0x8c>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	68dc      	ldr	r4, [r3, #12]
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <bno055_write_page_id+0x8c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	7a58      	ldrb	r0, [r3, #9]
 80008ca:	f107 020e 	add.w	r2, r7, #14
 80008ce:	2301      	movs	r3, #1
 80008d0:	2107      	movs	r1, #7
 80008d2:	47a0      	blx	r4
 80008d4:	4603      	mov	r3, r0
 80008d6:	b2da      	uxtb	r2, r3
 80008d8:	7bfb      	ldrb	r3, [r7, #15]
 80008da:	4413      	add	r3, r2
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	73fb      	strb	r3, [r7, #15]
                                                        BNO055_PAGE_ID_REG,
                                                        &data_u8r,
                                                        BNO055_GEN_READ_WRITE_LENGTH);
            if (com_rslt == BNO055_SUCCESS)
 80008e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d106      	bne.n	80008f6 <bno055_write_page_id+0x7e>
            {
                p_bno055->page_id = page_id_u8;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <bno055_write_page_id+0x8c>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	79fa      	ldrb	r2, [r7, #7]
 80008ee:	711a      	strb	r2, [r3, #4]
 80008f0:	e001      	b.n	80008f6 <bno055_write_page_id+0x7e>
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80008f2:	23ff      	movs	r3, #255	@ 0xff
 80008f4:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 80008f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	bf00      	nop
 8000904:	240000a0 	.word	0x240000a0

08000908 <bno055_read_accel_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_accel_xyz(struct bno055_accel_t *accel)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000910:	23ff      	movs	r3, #255	@ 0xff
 8000912:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_ACCEL_XYZ_DATA_SIZE] = {
 8000914:	f107 0308 	add.w	r3, r7, #8
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	809a      	strh	r2, [r3, #4]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 800091e:	23ff      	movs	r3, #255	@ 0xff
 8000920:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000922:	4b2d      	ldr	r3, [pc, #180]	@ (80009d8 <bno055_read_accel_xyz+0xd0>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d102      	bne.n	8000930 <bno055_read_accel_xyz+0x28>
    {
        return BNO055_E_NULL_PTR;
 800092a:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 800092e:	e04e      	b.n	80009ce <bno055_read_accel_xyz+0xc6>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000930:	4b29      	ldr	r3, [pc, #164]	@ (80009d8 <bno055_read_accel_xyz+0xd0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	791b      	ldrb	r3, [r3, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d004      	beq.n	8000944 <bno055_read_accel_xyz+0x3c>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 800093a:	2000      	movs	r0, #0
 800093c:	f7ff ff9c 	bl	8000878 <bno055_write_page_id>
 8000940:	4603      	mov	r3, r0
 8000942:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000944:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d004      	beq.n	8000956 <bno055_read_accel_xyz+0x4e>
 800094c:	4b22      	ldr	r3, [pc, #136]	@ (80009d8 <bno055_read_accel_xyz+0xd0>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	791b      	ldrb	r3, [r3, #4]
 8000952:	2b00      	cmp	r3, #0
 8000954:	d137      	bne.n	80009c6 <bno055_read_accel_xyz+0xbe>
        {
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000956:	4b20      	ldr	r3, [pc, #128]	@ (80009d8 <bno055_read_accel_xyz+0xd0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	691c      	ldr	r4, [r3, #16]
 800095c:	4b1e      	ldr	r3, [pc, #120]	@ (80009d8 <bno055_read_accel_xyz+0xd0>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	7a58      	ldrb	r0, [r3, #9]
 8000962:	f107 0208 	add.w	r2, r7, #8
 8000966:	2306      	movs	r3, #6
 8000968:	2108      	movs	r1, #8
 800096a:	47a0      	blx	r4
 800096c:	4603      	mov	r3, r0
 800096e:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_ACCEL_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_ACCEL_XYZ_DATA_SIZE);

            /* Data X*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 8000970:	7a3b      	ldrb	r3, [r7, #8]
 8000972:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_ACCEL_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 8000974:	7a7b      	ldrb	r3, [r7, #9]
 8000976:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_ACCEL_DATA_X_MSB_VALUEX);
            accel->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000978:	7a7b      	ldrb	r3, [r7, #9]
 800097a:	b25b      	sxtb	r3, r3
 800097c:	021b      	lsls	r3, r3, #8
 800097e:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 8000980:	7a3b      	ldrb	r3, [r7, #8]
 8000982:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000984:	4313      	orrs	r3, r2
 8000986:	b21a      	sxth	r2, r3
            accel->x =
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	801a      	strh	r2, [r3, #0]

            /* Data Y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 800098c:	7abb      	ldrb	r3, [r7, #10]
 800098e:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_ACCEL_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 8000990:	7afb      	ldrb	r3, [r7, #11]
 8000992:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_ACCEL_DATA_Y_MSB_VALUEY);
            accel->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000994:	7afb      	ldrb	r3, [r7, #11]
 8000996:	b25b      	sxtb	r3, r3
 8000998:	021b      	lsls	r3, r3, #8
 800099a:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 800099c:	7abb      	ldrb	r3, [r7, #10]
 800099e:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80009a0:	4313      	orrs	r3, r2
 80009a2:	b21a      	sxth	r2, r3
            accel->y =
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	805a      	strh	r2, [r3, #2]

            /* Data Z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 80009a8:	7b3b      	ldrb	r3, [r7, #12]
 80009aa:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_ACCEL_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 80009ac:	7b7b      	ldrb	r3, [r7, #13]
 80009ae:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_ACCEL_DATA_Z_MSB_VALUEZ);
            accel->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80009b0:	7b7b      	ldrb	r3, [r7, #13]
 80009b2:	b25b      	sxtb	r3, r3
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 80009b8:	7b3b      	ldrb	r3, [r7, #12]
 80009ba:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 80009bc:	4313      	orrs	r3, r2
 80009be:	b21a      	sxth	r2, r3
            accel->z =
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	809a      	strh	r2, [r3, #4]
 80009c4:	e001      	b.n	80009ca <bno055_read_accel_xyz+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 80009c6:	23ff      	movs	r3, #255	@ 0xff
 80009c8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 80009ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80009ce:	4618      	mov	r0, r3
 80009d0:	3714      	adds	r7, #20
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd90      	pop	{r4, r7, pc}
 80009d6:	bf00      	nop
 80009d8:	240000a0 	.word	0x240000a0

080009dc <bno055_read_mag_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_mag_xyz(struct bno055_mag_t *mag)
{
 80009dc:	b590      	push	{r4, r7, lr}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 80009e4:	23ff      	movs	r3, #255	@ 0xff
 80009e6:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_MAG_XYZ_DATA_SIZE] = {
 80009e8:	f107 0308 	add.w	r3, r7, #8
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	809a      	strh	r2, [r3, #4]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 80009f2:	23ff      	movs	r3, #255	@ 0xff
 80009f4:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 80009f6:	4b2d      	ldr	r3, [pc, #180]	@ (8000aac <bno055_read_mag_xyz+0xd0>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d102      	bne.n	8000a04 <bno055_read_mag_xyz+0x28>
    {
        return BNO055_E_NULL_PTR;
 80009fe:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000a02:	e04e      	b.n	8000aa2 <bno055_read_mag_xyz+0xc6>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000a04:	4b29      	ldr	r3, [pc, #164]	@ (8000aac <bno055_read_mag_xyz+0xd0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	791b      	ldrb	r3, [r3, #4]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d004      	beq.n	8000a18 <bno055_read_mag_xyz+0x3c>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f7ff ff32 	bl	8000878 <bno055_write_page_id>
 8000a14:	4603      	mov	r3, r0
 8000a16:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000a18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d004      	beq.n	8000a2a <bno055_read_mag_xyz+0x4e>
 8000a20:	4b22      	ldr	r3, [pc, #136]	@ (8000aac <bno055_read_mag_xyz+0xd0>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	791b      	ldrb	r3, [r3, #4]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d137      	bne.n	8000a9a <bno055_read_mag_xyz+0xbe>
        {
            /*Read the six byte value of mag xyz*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000a2a:	4b20      	ldr	r3, [pc, #128]	@ (8000aac <bno055_read_mag_xyz+0xd0>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	691c      	ldr	r4, [r3, #16]
 8000a30:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <bno055_read_mag_xyz+0xd0>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	7a58      	ldrb	r0, [r3, #9]
 8000a36:	f107 0208 	add.w	r2, r7, #8
 8000a3a:	2306      	movs	r3, #6
 8000a3c:	210e      	movs	r1, #14
 8000a3e:	47a0      	blx	r4
 8000a40:	4603      	mov	r3, r0
 8000a42:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_MAG_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_MAG_XYZ_DATA_SIZE);

            /* Data X*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 8000a44:	7a3b      	ldrb	r3, [r7, #8]
 8000a46:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_MAG_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 8000a48:	7a7b      	ldrb	r3, [r7, #9]
 8000a4a:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_MAG_DATA_X_MSB_VALUEX);
            mag->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a4c:	7a7b      	ldrb	r3, [r7, #9]
 8000a4e:	b25b      	sxtb	r3, r3
 8000a50:	021b      	lsls	r3, r3, #8
 8000a52:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 8000a54:	7a3b      	ldrb	r3, [r7, #8]
 8000a56:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	b21a      	sxth	r2, r3
            mag->x =
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	801a      	strh	r2, [r3, #0]

            /* Data Y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 8000a60:	7abb      	ldrb	r3, [r7, #10]
 8000a62:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_MAG_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 8000a64:	7afb      	ldrb	r3, [r7, #11]
 8000a66:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_MAG_DATA_Y_MSB_VALUEY);
            mag->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a68:	7afb      	ldrb	r3, [r7, #11]
 8000a6a:	b25b      	sxtb	r3, r3
 8000a6c:	021b      	lsls	r3, r3, #8
 8000a6e:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 8000a70:	7abb      	ldrb	r3, [r7, #10]
 8000a72:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a74:	4313      	orrs	r3, r2
 8000a76:	b21a      	sxth	r2, r3
            mag->y =
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	805a      	strh	r2, [r3, #2]

            /* Data Z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 8000a7c:	7b3b      	ldrb	r3, [r7, #12]
 8000a7e:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_MAG_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 8000a80:	7b7b      	ldrb	r3, [r7, #13]
 8000a82:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_MAG_DATA_Z_MSB_VALUEZ);
            mag->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a84:	7b7b      	ldrb	r3, [r7, #13]
 8000a86:	b25b      	sxtb	r3, r3
 8000a88:	021b      	lsls	r3, r3, #8
 8000a8a:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 8000a8c:	7b3b      	ldrb	r3, [r7, #12]
 8000a8e:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000a90:	4313      	orrs	r3, r2
 8000a92:	b21a      	sxth	r2, r3
            mag->z =
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	809a      	strh	r2, [r3, #4]
 8000a98:	e001      	b.n	8000a9e <bno055_read_mag_xyz+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000a9a:	23ff      	movs	r3, #255	@ 0xff
 8000a9c:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd90      	pop	{r4, r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	240000a0 	.word	0x240000a0

08000ab0 <bno055_read_gyro_xyz>:
 *  @retval 0 -> BNO055_SUCCESS
 *  @retval 1 -> BNO055_ERROR
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_read_gyro_xyz(struct bno055_gyro_t *gyro)
{
 8000ab0:	b590      	push	{r4, r7, lr}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000ab8:	23ff      	movs	r3, #255	@ 0xff
 8000aba:	73fb      	strb	r3, [r7, #15]
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] - y->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] - z->MSB
     * data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] - z->MSB
     */
    u8 data_u8[BNO055_GYRO_XYZ_DATA_SIZE] = {
 8000abc:	f107 0308 	add.w	r3, r7, #8
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	809a      	strh	r2, [r3, #4]
        BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE, BNO055_INIT_VALUE
    };
    s8 stat_s8 = BNO055_ERROR;
 8000ac6:	23ff      	movs	r3, #255	@ 0xff
 8000ac8:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000aca:	4b2d      	ldr	r3, [pc, #180]	@ (8000b80 <bno055_read_gyro_xyz+0xd0>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d102      	bne.n	8000ad8 <bno055_read_gyro_xyz+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000ad2:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000ad6:	e04e      	b.n	8000b76 <bno055_read_gyro_xyz+0xc6>
    }
    else
    {
        /*condition check for page, chip id is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000ad8:	4b29      	ldr	r3, [pc, #164]	@ (8000b80 <bno055_read_gyro_xyz+0xd0>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	791b      	ldrb	r3, [r3, #4]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d004      	beq.n	8000aec <bno055_read_gyro_xyz+0x3c>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff fec8 	bl	8000878 <bno055_write_page_id>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000aec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d004      	beq.n	8000afe <bno055_read_gyro_xyz+0x4e>
 8000af4:	4b22      	ldr	r3, [pc, #136]	@ (8000b80 <bno055_read_gyro_xyz+0xd0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	791b      	ldrb	r3, [r3, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d137      	bne.n	8000b6e <bno055_read_gyro_xyz+0xbe>
        {
            /* Read the six bytes data of gyro xyz*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000afe:	4b20      	ldr	r3, [pc, #128]	@ (8000b80 <bno055_read_gyro_xyz+0xd0>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	691c      	ldr	r4, [r3, #16]
 8000b04:	4b1e      	ldr	r3, [pc, #120]	@ (8000b80 <bno055_read_gyro_xyz+0xd0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	7a58      	ldrb	r0, [r3, #9]
 8000b0a:	f107 0208 	add.w	r2, r7, #8
 8000b0e:	2306      	movs	r3, #6
 8000b10:	2114      	movs	r1, #20
 8000b12:	47a0      	blx	r4
 8000b14:	4603      	mov	r3, r0
 8000b16:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_GYRO_DATA_X_LSB_VALUEX_REG,
                                                      data_u8,
                                                      BNO055_GYRO_XYZ_DATA_SIZE);

            /* Data x*/
            data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB],
 8000b18:	7a3b      	ldrb	r3, [r7, #8]
 8000b1a:	723b      	strb	r3, [r7, #8]
                                                                        BNO055_GYRO_DATA_X_LSB_VALUEX);
            data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB],
 8000b1c:	7a7b      	ldrb	r3, [r7, #9]
 8000b1e:	727b      	strb	r3, [r7, #9]
                                                                        BNO055_GYRO_DATA_X_MSB_VALUEX);
            gyro->x =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b20:	7a7b      	ldrb	r3, [r7, #9]
 8000b22:	b25b      	sxtb	r3, r3
 8000b24:	021b      	lsls	r3, r3, #8
 8000b26:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_X_LSB]));
 8000b28:	7a3b      	ldrb	r3, [r7, #8]
 8000b2a:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_X_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b21a      	sxth	r2, r3
            gyro->x =
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	801a      	strh	r2, [r3, #0]

            /* Data y*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB],
 8000b34:	7abb      	ldrb	r3, [r7, #10]
 8000b36:	72bb      	strb	r3, [r7, #10]
                                                                        BNO055_GYRO_DATA_Y_LSB_VALUEY);
            data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB],
 8000b38:	7afb      	ldrb	r3, [r7, #11]
 8000b3a:	72fb      	strb	r3, [r7, #11]
                                                                        BNO055_GYRO_DATA_Y_MSB_VALUEY);
            gyro->y =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b3c:	7afb      	ldrb	r3, [r7, #11]
 8000b3e:	b25b      	sxtb	r3, r3
 8000b40:	021b      	lsls	r3, r3, #8
 8000b42:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Y_LSB]));
 8000b44:	7abb      	ldrb	r3, [r7, #10]
 8000b46:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Y_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	b21a      	sxth	r2, r3
            gyro->y =
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	805a      	strh	r2, [r3, #2]

            /* Data z*/
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB],
 8000b50:	7b3b      	ldrb	r3, [r7, #12]
 8000b52:	733b      	strb	r3, [r7, #12]
                                                                        BNO055_GYRO_DATA_Z_LSB_VALUEZ);
            data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB] = BNO055_GET_BITSLICE(data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB],
 8000b54:	7b7b      	ldrb	r3, [r7, #13]
 8000b56:	737b      	strb	r3, [r7, #13]
                                                                        BNO055_GYRO_DATA_Z_MSB_VALUEZ);
            gyro->z =
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b58:	7b7b      	ldrb	r3, [r7, #13]
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	021b      	lsls	r3, r3, #8
 8000b5e:	b21a      	sxth	r2, r3
                      (data_u8[BNO055_SENSOR_DATA_XYZ_Z_LSB]));
 8000b60:	7b3b      	ldrb	r3, [r7, #12]
 8000b62:	b21b      	sxth	r3, r3
                (s16)((((s32)((s8)data_u8[BNO055_SENSOR_DATA_XYZ_Z_MSB])) << BNO055_SHIFT_EIGHT_BITS) |
 8000b64:	4313      	orrs	r3, r2
 8000b66:	b21a      	sxth	r2, r3
            gyro->z =
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	809a      	strh	r2, [r3, #4]
 8000b6c:	e001      	b.n	8000b72 <bno055_read_gyro_xyz+0xc2>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000b6e:	23ff      	movs	r3, #255	@ 0xff
 8000b70:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd90      	pop	{r4, r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	240000a0 	.word	0x240000a0

08000b84 <bno055_get_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_get_operation_mode(u8 *operation_mode_u8)
{
 8000b84:	b590      	push	{r4, r7, lr}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
    /* Variable used to return value of
     * communication routine*/
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000b8c:	23ff      	movs	r3, #255	@ 0xff
 8000b8e:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	737b      	strb	r3, [r7, #13]
    s8 stat_s8 = BNO055_ERROR;
 8000b94:	23ff      	movs	r3, #255	@ 0xff
 8000b96:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000b98:	4b1a      	ldr	r3, [pc, #104]	@ (8000c04 <bno055_get_operation_mode+0x80>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d102      	bne.n	8000ba6 <bno055_get_operation_mode+0x22>
    {
        return BNO055_E_NULL_PTR;
 8000ba0:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000ba4:	e02a      	b.n	8000bfc <bno055_get_operation_mode+0x78>
    }
    else
    {
        /*condition check for page, operation mode is
         * available in the page zero*/
        if (p_bno055->page_id != BNO055_PAGE_ZERO)
 8000ba6:	4b17      	ldr	r3, [pc, #92]	@ (8000c04 <bno055_get_operation_mode+0x80>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	791b      	ldrb	r3, [r3, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d004      	beq.n	8000bba <bno055_get_operation_mode+0x36>
        {
            /* Write the page zero*/
            stat_s8 = bno055_write_page_id(BNO055_PAGE_ZERO);
 8000bb0:	2000      	movs	r0, #0
 8000bb2:	f7ff fe61 	bl	8000878 <bno055_write_page_id>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	73bb      	strb	r3, [r7, #14]
        }
        if ((stat_s8 == BNO055_SUCCESS) || (p_bno055->page_id == BNO055_PAGE_ZERO))
 8000bba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d004      	beq.n	8000bcc <bno055_get_operation_mode+0x48>
 8000bc2:	4b10      	ldr	r3, [pc, #64]	@ (8000c04 <bno055_get_operation_mode+0x80>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	791b      	ldrb	r3, [r3, #4]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d113      	bne.n	8000bf4 <bno055_get_operation_mode+0x70>
        {
            /* Read the value of operation mode*/
            com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8000c04 <bno055_get_operation_mode+0x80>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	691c      	ldr	r4, [r3, #16]
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <bno055_get_operation_mode+0x80>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	7a58      	ldrb	r0, [r3, #9]
 8000bd8:	f107 020d 	add.w	r2, r7, #13
 8000bdc:	2301      	movs	r3, #1
 8000bde:	213d      	movs	r1, #61	@ 0x3d
 8000be0:	47a0      	blx	r4
 8000be2:	4603      	mov	r3, r0
 8000be4:	73fb      	strb	r3, [r7, #15]
                                                      BNO055_OPERATION_MODE_REG,
                                                      &data_u8r,
                                                      BNO055_GEN_READ_WRITE_LENGTH);
            *operation_mode_u8 = BNO055_GET_BITSLICE(data_u8r, BNO055_OPERATION_MODE);
 8000be6:	7b7b      	ldrb	r3, [r7, #13]
 8000be8:	f003 030f 	and.w	r3, r3, #15
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	701a      	strb	r2, [r3, #0]
 8000bf2:	e001      	b.n	8000bf8 <bno055_get_operation_mode+0x74>
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000bf4:	23ff      	movs	r3, #255	@ 0xff
 8000bf6:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd90      	pop	{r4, r7, pc}
 8000c04:	240000a0 	.word	0x240000a0

08000c08 <bno055_set_operation_mode>:
 *  becomes zero and it is mainly derived
 *  to configure the various settings of the BNO
 *
 */
BNO055_RETURN_FUNCTION_TYPE bno055_set_operation_mode(u8 operation_mode_u8)
{
 8000c08:	b590      	push	{r4, r7, lr}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
    BNO055_RETURN_FUNCTION_TYPE com_rslt = BNO055_ERROR;
 8000c12:	23ff      	movs	r3, #255	@ 0xff
 8000c14:	73fb      	strb	r3, [r7, #15]
    u8 data_u8r = BNO055_INIT_VALUE;
 8000c16:	2300      	movs	r3, #0
 8000c18:	737b      	strb	r3, [r7, #13]
    u8 prev_opmode_u8 = BNO055_OPERATION_MODE_CONFIG;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	733b      	strb	r3, [r7, #12]
    s8 stat_s8 = BNO055_ERROR;
 8000c1e:	23ff      	movs	r3, #255	@ 0xff
 8000c20:	73bb      	strb	r3, [r7, #14]

    /* Check the struct p_bno055 is empty */
    if (p_bno055 == NULL)
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d102      	bne.n	8000c30 <bno055_set_operation_mode+0x28>
    {
        return BNO055_E_NULL_PTR;
 8000c2a:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8000c2e:	e0ac      	b.n	8000d8a <bno055_set_operation_mode+0x182>
    else
    {
        /* The write operation effective only if the operation
         * mode is in config mode, this part of code is checking the
         * current operation mode and set the config mode */
        stat_s8 = bno055_get_operation_mode(&prev_opmode_u8);
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ffa5 	bl	8000b84 <bno055_get_operation_mode>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	73bb      	strb	r3, [r7, #14]
        if (stat_s8 == BNO055_SUCCESS)
 8000c3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f040 809d 	bne.w	8000d82 <bno055_set_operation_mode+0x17a>
        {
            /* If the previous operation mode is config it is
             * directly write the operation mode */
            if (prev_opmode_u8 == BNO055_OPERATION_MODE_CONFIG)
 8000c48:	7b3b      	ldrb	r3, [r7, #12]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d137      	bne.n	8000cbe <bno055_set_operation_mode+0xb6>
            {
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000c4e:	4b51      	ldr	r3, [pc, #324]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	691c      	ldr	r4, [r3, #16]
 8000c54:	4b4f      	ldr	r3, [pc, #316]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	7a58      	ldrb	r0, [r3, #9]
 8000c5a:	f107 020d 	add.w	r2, r7, #13
 8000c5e:	2301      	movs	r3, #1
 8000c60:	213d      	movs	r1, #61	@ 0x3d
 8000c62:	47a0      	blx	r4
 8000c64:	4603      	mov	r3, r0
 8000c66:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	f040 808a 	bne.w	8000d86 <bno055_set_operation_mode+0x17e>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000c72:	7b7b      	ldrb	r3, [r7, #13]
 8000c74:	b25b      	sxtb	r3, r3
 8000c76:	f023 030f 	bic.w	r3, r3, #15
 8000c7a:	b25a      	sxtb	r2, r3
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	f003 030f 	and.w	r3, r3, #15
 8000c84:	b25b      	sxtb	r3, r3
 8000c86:	4313      	orrs	r3, r2
 8000c88:	b25b      	sxtb	r3, r3
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	737b      	strb	r3, [r7, #13]
                    com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000c8e:	4b41      	ldr	r3, [pc, #260]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	68dc      	ldr	r4, [r3, #12]
 8000c94:	4b3f      	ldr	r3, [pc, #252]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	7a58      	ldrb	r0, [r3, #9]
 8000c9a:	f107 020d 	add.w	r2, r7, #13
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	213d      	movs	r1, #61	@ 0x3d
 8000ca2:	47a0      	blx	r4
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	4413      	add	r3, r2
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	73fb      	strb	r3, [r7, #15]
                                                                BNO055_GEN_READ_WRITE_LENGTH);

                    /* Config mode to other
                     * operation mode switching
                     * required delay of 600ms*/
                    p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000cb0:	4b38      	ldr	r3, [pc, #224]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	695b      	ldr	r3, [r3, #20]
 8000cb6:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000cba:	4798      	blx	r3
 8000cbc:	e063      	b.n	8000d86 <bno055_set_operation_mode+0x17e>
            else
            {
                /* If the previous operation
                 * mode is not config it is
                 * write the config mode */
                com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000cbe:	4b35      	ldr	r3, [pc, #212]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	691c      	ldr	r4, [r3, #16]
 8000cc4:	4b33      	ldr	r3, [pc, #204]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	7a58      	ldrb	r0, [r3, #9]
 8000cca:	f107 020d 	add.w	r2, r7, #13
 8000cce:	2301      	movs	r3, #1
 8000cd0:	213d      	movs	r1, #61	@ 0x3d
 8000cd2:	47a0      	blx	r4
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	73fb      	strb	r3, [r7, #15]
                                                          BNO055_OPERATION_MODE_REG,
                                                          &data_u8r,
                                                          BNO055_GEN_READ_WRITE_LENGTH);
                if (com_rslt == BNO055_SUCCESS)
 8000cd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d116      	bne.n	8000d0e <bno055_set_operation_mode+0x106>
                {
                    data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, BNO055_OPERATION_MODE_CONFIG);
 8000ce0:	7b7b      	ldrb	r3, [r7, #13]
 8000ce2:	f023 030f 	bic.w	r3, r3, #15
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	737b      	strb	r3, [r7, #13]
                    com_rslt +=
                        bno055_write_register(BNO055_OPERATION_MODE_REG, &data_u8r, BNO055_GEN_READ_WRITE_LENGTH);
 8000cea:	f107 030d 	add.w	r3, r7, #13
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	203d      	movs	r0, #61	@ 0x3d
 8000cf4:	f7ff fd9a 	bl	800082c <bno055_write_register>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	b2da      	uxtb	r2, r3
                    com_rslt +=
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	4413      	add	r3, r2
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	73fb      	strb	r3, [r7, #15]

                    /* other mode to config mode switching
                     * required delay of 20ms*/
                    p_bno055->delay_msec(BNO055_CONFIG_MODE_SWITCHING_DELAY);
 8000d04:	4b23      	ldr	r3, [pc, #140]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	695b      	ldr	r3, [r3, #20]
 8000d0a:	2014      	movs	r0, #20
 8000d0c:	4798      	blx	r3
                }

                /* Write the operation mode */
                if (operation_mode_u8 != BNO055_OPERATION_MODE_CONFIG)
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d038      	beq.n	8000d86 <bno055_set_operation_mode+0x17e>
                {
                    com_rslt = p_bno055->BNO055_BUS_READ_FUNC(p_bno055->dev_addr,
 8000d14:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	691c      	ldr	r4, [r3, #16]
 8000d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	7a58      	ldrb	r0, [r3, #9]
 8000d20:	f107 020d 	add.w	r2, r7, #13
 8000d24:	2301      	movs	r3, #1
 8000d26:	213d      	movs	r1, #61	@ 0x3d
 8000d28:	47a0      	blx	r4
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	73fb      	strb	r3, [r7, #15]
                                                              BNO055_OPERATION_MODE_REG,
                                                              &data_u8r,
                                                              BNO055_GEN_READ_WRITE_LENGTH);
                    if (com_rslt == BNO055_SUCCESS)
 8000d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d127      	bne.n	8000d86 <bno055_set_operation_mode+0x17e>
                    {
                        data_u8r = BNO055_SET_BITSLICE(data_u8r, BNO055_OPERATION_MODE, operation_mode_u8);
 8000d36:	7b7b      	ldrb	r3, [r7, #13]
 8000d38:	b25b      	sxtb	r3, r3
 8000d3a:	f023 030f 	bic.w	r3, r3, #15
 8000d3e:	b25a      	sxtb	r2, r3
 8000d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d44:	f003 030f 	and.w	r3, r3, #15
 8000d48:	b25b      	sxtb	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	737b      	strb	r3, [r7, #13]
                        com_rslt += p_bno055->BNO055_BUS_WRITE_FUNC(p_bno055->dev_addr,
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	68dc      	ldr	r4, [r3, #12]
 8000d58:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	7a58      	ldrb	r0, [r3, #9]
 8000d5e:	f107 020d 	add.w	r2, r7, #13
 8000d62:	2301      	movs	r3, #1
 8000d64:	213d      	movs	r1, #61	@ 0x3d
 8000d66:	47a0      	blx	r4
 8000d68:	4603      	mov	r3, r0
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4413      	add	r3, r2
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	73fb      	strb	r3, [r7, #15]
                                                                    BNO055_GEN_READ_WRITE_LENGTH);

                        /* Config mode to other
                         * operation mode switching
                         * required delay of 600ms*/
                        p_bno055->delay_msec(BNO055_MODE_SWITCHING_DELAY);
 8000d74:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <bno055_set_operation_mode+0x18c>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000d7e:	4798      	blx	r3
 8000d80:	e001      	b.n	8000d86 <bno055_set_operation_mode+0x17e>
                }
            }
        }
        else
        {
            com_rslt = BNO055_ERROR;
 8000d82:	23ff      	movs	r3, #255	@ 0xff
 8000d84:	73fb      	strb	r3, [r7, #15]
        }
    }

    return com_rslt;
 8000d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd90      	pop	{r4, r7, pc}
 8000d92:	bf00      	nop
 8000d94:	240000a0 	.word	0x240000a0

08000d98 <init_kalman>:
#include "kalman.h"

void init_kalman(Kalman *k) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  printf("here among us");
 8000da0:	4836      	ldr	r0, [pc, #216]	@ (8000e7c <init_kalman+0xe4>)
 8000da2:	f00c fdfb 	bl	800d99c <iprintf>
  memset(k->q, 0, sizeof(k->q));
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2210      	movs	r2, #16
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f00c fe4a 	bl	800da46 <memset>
  k->q[0] = 1;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000db8:	601a      	str	r2, [r3, #0]
  k->q[1] = 0;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f04f 0200 	mov.w	r2, #0
 8000dc0:	605a      	str	r2, [r3, #4]
  k->q[2] = 0;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f04f 0200 	mov.w	r2, #0
 8000dc8:	609a      	str	r2, [r3, #8]
  k->q[3] = 0;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f04f 0200 	mov.w	r2, #0
 8000dd0:	60da      	str	r2, [r3, #12]

  printf("here lkllad");
 8000dd2:	482b      	ldr	r0, [pc, #172]	@ (8000e80 <init_kalman+0xe8>)
 8000dd4:	f00c fde2 	bl	800d99c <iprintf>
  memset(k->b, 0, sizeof(k->b));
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	3310      	adds	r3, #16
 8000ddc:	220c      	movs	r2, #12
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00c fe30 	bl	800da46 <memset>
  k->b[0] = .005f;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a26      	ldr	r2, [pc, #152]	@ (8000e84 <init_kalman+0xec>)
 8000dea:	611a      	str	r2, [r3, #16]
  k->b[1] = .005f;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4a25      	ldr	r2, [pc, #148]	@ (8000e84 <init_kalman+0xec>)
 8000df0:	615a      	str	r2, [r3, #20]
  k->b[2] = .005f;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a23      	ldr	r2, [pc, #140]	@ (8000e84 <init_kalman+0xec>)
 8000df6:	619a      	str	r2, [r3, #24]

  memset(k->P, 0, sizeof(k->P));
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	331c      	adds	r3, #28
 8000dfc:	2290      	movs	r2, #144	@ 0x90
 8000dfe:	2100      	movs	r1, #0
 8000e00:	4618      	mov	r0, r3
 8000e02:	f00c fe20 	bl	800da46 <memset>

  for (int i = 0; i < 3; i++) {
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e01c      	b.n	8000e46 <init_kalman+0xae>
    k->P[i][i] = .1745f * .1745f;
 8000e0c:	6879      	ldr	r1, [r7, #4]
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	4613      	mov	r3, r2
 8000e12:	00db      	lsls	r3, r3, #3
 8000e14:	1a9b      	subs	r3, r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	440b      	add	r3, r1
 8000e1a:	331c      	adds	r3, #28
 8000e1c:	4a1a      	ldr	r2, [pc, #104]	@ (8000e88 <init_kalman+0xf0>)
 8000e1e:	601a      	str	r2, [r3, #0]
    k->P[i + 3][i + 3] = .00873f * .00873f;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	1cda      	adds	r2, r3, #3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	1cd8      	adds	r0, r3, #3
 8000e28:	6879      	ldr	r1, [r7, #4]
 8000e2a:	4613      	mov	r3, r2
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	4413      	add	r3, r2
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	4403      	add	r3, r0
 8000e34:	3306      	adds	r3, #6
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	440b      	add	r3, r1
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	4a13      	ldr	r2, [pc, #76]	@ (8000e8c <init_kalman+0xf4>)
 8000e3e:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 3; i++) {
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	3301      	adds	r3, #1
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	dddf      	ble.n	8000e0c <init_kalman+0x74>
  }

  k->noise_g = 0.02f;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4a10      	ldr	r2, [pc, #64]	@ (8000e90 <init_kalman+0xf8>)
 8000e50:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  k->bias_g = 0.002f;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <init_kalman+0xfc>)
 8000e58:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  k->noise_a = 0.02f;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8000e90 <init_kalman+0xf8>)
 8000e60:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  k->noise_m = 0.05f;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4a0c      	ldr	r2, [pc, #48]	@ (8000e98 <init_kalman+0x100>)
 8000e68:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  k->dt = 0.002f;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a09      	ldr	r2, [pc, #36]	@ (8000e94 <init_kalman+0xfc>)
 8000e70:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	0800f708 	.word	0x0800f708
 8000e80:	0800f718 	.word	0x0800f718
 8000e84:	3ba3d70a 	.word	0x3ba3d70a
 8000e88:	3cf972ce 	.word	0x3cf972ce
 8000e8c:	389fd47d 	.word	0x389fd47d
 8000e90:	3ca3d70a 	.word	0x3ca3d70a
 8000e94:	3b03126f 	.word	0x3b03126f
 8000e98:	3d4ccccd 	.word	0x3d4ccccd

08000e9c <vec_dot>:
  res[0] = v1[1] * v2[2] - v1[2] * v2[1];
  res[1] = v1[2] * v2[0] - v1[0] * v2[2];
  res[2] = v1[0] * v2[1] - v1[1] * v2[0];
}

float vec_dot(float v1[3], float v2[3]) {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  return (v1[0] * v2[0] + v1[1] * v2[1] + v1[2] * v2[2]);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	ed93 7a00 	vldr	s14, [r3]
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	edd3 7a00 	vldr	s15, [r3]
 8000eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	3304      	adds	r3, #4
 8000eba:	edd3 6a00 	vldr	s13, [r3]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	edd3 7a00 	vldr	s15, [r3]
 8000ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000eca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	3308      	adds	r3, #8
 8000ed2:	edd3 6a00 	vldr	s13, [r3]
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	3308      	adds	r3, #8
 8000eda:	edd3 7a00 	vldr	s15, [r3]
 8000ede:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ee2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000ee6:	eeb0 0a67 	vmov.f32	s0, s15
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <magnitude>:

float magnitude(float v1[3]) { return sqrt(vec_dot(v1, v1)); }
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f7ff ffcc 	bl	8000e9c <vec_dot>
 8000f04:	eef0 7a40 	vmov.f32	s15, s0
 8000f08:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0c:	eeb0 0b47 	vmov.f64	d0, d7
 8000f10:	f00d fc1e 	bl	800e750 <sqrt>
 8000f14:	eeb0 7b40 	vmov.f64	d7, d0
 8000f18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <magnitudeq>:

float magnitudeq(float v1[4]) {
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
  return sqrt((v1[0] * v1[0] + v1[1] * v1[1] + v1[2] * v1[2] + v1[3] * v1[3]));
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	ed93 7a00 	vldr	s14, [r3]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	edd3 7a00 	vldr	s15, [r3]
 8000f3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	3304      	adds	r3, #4
 8000f42:	edd3 6a00 	vldr	s13, [r3]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	3304      	adds	r3, #4
 8000f4a:	edd3 7a00 	vldr	s15, [r3]
 8000f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	3308      	adds	r3, #8
 8000f5a:	edd3 6a00 	vldr	s13, [r3]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3308      	adds	r3, #8
 8000f62:	edd3 7a00 	vldr	s15, [r3]
 8000f66:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	330c      	adds	r3, #12
 8000f72:	edd3 6a00 	vldr	s13, [r3]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	330c      	adds	r3, #12
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f8a:	eeb0 0b47 	vmov.f64	d0, d7
 8000f8e:	f00d fbdf 	bl	800e750 <sqrt>
 8000f92:	eeb0 7b40 	vmov.f64	d7, d0
 8000f96:	eef7 7bc7 	vcvt.f32.f64	s15, d7
}
 8000f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <skew>:

void skew(float v1[3], float A[3][3]) {
 8000fa4:	b480      	push	{r7}
 8000fa6:	b08d      	sub	sp, #52	@ 0x34
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  float temp[3][3] = {
 8000fae:	f04f 0300 	mov.w	r3, #0
 8000fb2:	60fb      	str	r3, [r7, #12]
      {0, -v1[2], v1[1]}, {v1[2], 0, -v1[0]}, {-v1[1], v1[0], 0}};
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3308      	adds	r3, #8
 8000fb8:	edd3 7a00 	vldr	s15, [r3]
 8000fbc:	eef1 7a67 	vneg.f32	s15, s15
  float temp[3][3] = {
 8000fc0:	edc7 7a04 	vstr	s15, [r7, #16]
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	617b      	str	r3, [r7, #20]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	61bb      	str	r3, [r7, #24]
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	61fb      	str	r3, [r7, #28]
      {0, -v1[2], v1[1]}, {v1[2], 0, -v1[0]}, {-v1[1], v1[0], 0}};
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	edd3 7a00 	vldr	s15, [r3]
 8000fdc:	eef1 7a67 	vneg.f32	s15, s15
  float temp[3][3] = {
 8000fe0:	edc7 7a08 	vstr	s15, [r7, #32]
      {0, -v1[2], v1[1]}, {v1[2], 0, -v1[0]}, {-v1[1], v1[0], 0}};
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	3304      	adds	r3, #4
 8000fe8:	edd3 7a00 	vldr	s15, [r3]
 8000fec:	eef1 7a67 	vneg.f32	s15, s15
  float temp[3][3] = {
 8000ff0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      {0, -v1[2], v1[1]}, {v1[2], 0, -v1[0]}, {-v1[1], v1[0], 0}};
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
  float temp[3][3] = {
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ffa:	f04f 0300 	mov.w	r3, #0
 8000ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  A = temp;
 8001000:	f107 030c 	add.w	r3, r7, #12
 8001004:	603b      	str	r3, [r7, #0]
}
 8001006:	bf00      	nop
 8001008:	3734      	adds	r7, #52	@ 0x34
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <transpose6>:
  for (int i = 0; i < 3; i++)
    for (int j = 0; j < 3; j++)
      C[i][j] = A[j][i];
}

void transpose6(float A[6][6], float C[6][6]) {
 8001012:	b480      	push	{r7}
 8001014:	b085      	sub	sp, #20
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
 800101a:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < 6; i++)
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	e023      	b.n	800106a <transpose6+0x58>
    for (int j = 0; j < 6; j++)
 8001022:	2300      	movs	r3, #0
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	e01a      	b.n	800105e <transpose6+0x4c>
      C[i][j] = A[j][i];
 8001028:	68ba      	ldr	r2, [r7, #8]
 800102a:	4613      	mov	r3, r2
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	4413      	add	r3, r2
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	461a      	mov	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	1898      	adds	r0, r3, r2
 8001038:	68fa      	ldr	r2, [r7, #12]
 800103a:	4613      	mov	r3, r2
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	4413      	add	r3, r2
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	461a      	mov	r2, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	1899      	adds	r1, r3, r2
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4403      	add	r3, r0
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	440b      	add	r3, r1
 8001056:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < 6; j++)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	3301      	adds	r3, #1
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	2b05      	cmp	r3, #5
 8001062:	dde1      	ble.n	8001028 <transpose6+0x16>
  for (int i = 0; i < 6; i++)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3301      	adds	r3, #1
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	2b05      	cmp	r3, #5
 800106e:	ddd8      	ble.n	8001022 <transpose6+0x10>
}
 8001070:	bf00      	nop
 8001072:	bf00      	nop
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <mat_mul3>:

void mat_mul3(float A[3][3], float B[3][3], float C[3][3]) {
 800107e:	b480      	push	{r7}
 8001080:	b089      	sub	sp, #36	@ 0x24
 8001082:	af00      	add	r7, sp, #0
 8001084:	60f8      	str	r0, [r7, #12]
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < 3; i++) {
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
 800108e:	e046      	b.n	800111e <mat_mul3+0xa0>
    for (int j = 0; j < 3; j++) {
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
 8001094:	e03d      	b.n	8001112 <mat_mul3+0x94>
      float sum = 0;
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	617b      	str	r3, [r7, #20]
      for (int k = 0; k < 3; k++) {
 800109c:	2300      	movs	r3, #0
 800109e:	613b      	str	r3, [r7, #16]
 80010a0:	e024      	b.n	80010ec <mat_mul3+0x6e>
        sum += A[i][k] * B[k][j];
 80010a2:	69fa      	ldr	r2, [r7, #28]
 80010a4:	4613      	mov	r3, r2
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	4413      	add	r3, r2
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	461a      	mov	r2, r3
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	441a      	add	r2, r3
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	ed93 7a00 	vldr	s14, [r3]
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	461a      	mov	r2, r3
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	441a      	add	r2, r3
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	edd3 7a00 	vldr	s15, [r3]
 80010d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010da:	ed97 7a05 	vldr	s14, [r7, #20]
 80010de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e2:	edc7 7a05 	vstr	s15, [r7, #20]
      for (int k = 0; k < 3; k++) {
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	3301      	adds	r3, #1
 80010ea:	613b      	str	r3, [r7, #16]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	2b02      	cmp	r3, #2
 80010f0:	ddd7      	ble.n	80010a2 <mat_mul3+0x24>
      }
      C[i][j] = sum;
 80010f2:	69fa      	ldr	r2, [r7, #28]
 80010f4:	4613      	mov	r3, r2
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	4413      	add	r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	461a      	mov	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	441a      	add	r2, r3
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4413      	add	r3, r2
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < 3; j++) {
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	3301      	adds	r3, #1
 8001110:	61bb      	str	r3, [r7, #24]
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	2b02      	cmp	r3, #2
 8001116:	ddbe      	ble.n	8001096 <mat_mul3+0x18>
  for (int i = 0; i < 3; i++) {
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	3301      	adds	r3, #1
 800111c:	61fb      	str	r3, [r7, #28]
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	2b02      	cmp	r3, #2
 8001122:	ddb5      	ble.n	8001090 <mat_mul3+0x12>
    }
  }
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	3724      	adds	r7, #36	@ 0x24
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <mat_mul6>:

void mat_mul6(float A[6][6], float B[6][6], float C[6][6]) {
 8001132:	b480      	push	{r7}
 8001134:	b089      	sub	sp, #36	@ 0x24
 8001136:	af00      	add	r7, sp, #0
 8001138:	60f8      	str	r0, [r7, #12]
 800113a:	60b9      	str	r1, [r7, #8]
 800113c:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < 6; i++) {
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
 8001142:	e046      	b.n	80011d2 <mat_mul6+0xa0>
    for (int j = 0; j < 6; j++) {
 8001144:	2300      	movs	r3, #0
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	e03d      	b.n	80011c6 <mat_mul6+0x94>
      float sum = 0;
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
      for (int k = 0; k < 6; k++) {
 8001150:	2300      	movs	r3, #0
 8001152:	613b      	str	r3, [r7, #16]
 8001154:	e024      	b.n	80011a0 <mat_mul6+0x6e>
        sum += A[i][k] * B[k][j];
 8001156:	69fa      	ldr	r2, [r7, #28]
 8001158:	4613      	mov	r3, r2
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	4413      	add	r3, r2
 800115e:	00db      	lsls	r3, r3, #3
 8001160:	461a      	mov	r2, r3
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	441a      	add	r2, r3
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	ed93 7a00 	vldr	s14, [r3]
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	00db      	lsls	r3, r3, #3
 800117a:	461a      	mov	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	441a      	add	r2, r3
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	edd3 7a00 	vldr	s15, [r3]
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001196:	edc7 7a05 	vstr	s15, [r7, #20]
      for (int k = 0; k < 6; k++) {
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	3301      	adds	r3, #1
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	ddd7      	ble.n	8001156 <mat_mul6+0x24>
      }
      C[i][j] = sum;
 80011a6:	69fa      	ldr	r2, [r7, #28]
 80011a8:	4613      	mov	r3, r2
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	4413      	add	r3, r2
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	461a      	mov	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	441a      	add	r2, r3
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < 6; j++) {
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	3301      	adds	r3, #1
 80011c4:	61bb      	str	r3, [r7, #24]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b05      	cmp	r3, #5
 80011ca:	ddbe      	ble.n	800114a <mat_mul6+0x18>
  for (int i = 0; i < 6; i++) {
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	3301      	adds	r3, #1
 80011d0:	61fb      	str	r3, [r7, #28]
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	2b05      	cmp	r3, #5
 80011d6:	ddb5      	ble.n	8001144 <mat_mul6+0x12>
    }
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3724      	adds	r7, #36	@ 0x24
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <mat_add6>:

void mat_add6(float A[6][6], float B[6][6], float C[6][6]) {
 80011e6:	b480      	push	{r7}
 80011e8:	b087      	sub	sp, #28
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	60f8      	str	r0, [r7, #12]
 80011ee:	60b9      	str	r1, [r7, #8]
 80011f0:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < 6; i++) {
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	e034      	b.n	8001262 <mat_add6+0x7c>
    for (int j = 0; j < 6; j++) {
 80011f8:	2300      	movs	r3, #0
 80011fa:	613b      	str	r3, [r7, #16]
 80011fc:	e02b      	b.n	8001256 <mat_add6+0x70>
      C[i][j] = A[i][j] + B[i][j];
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	461a      	mov	r2, r3
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	441a      	add	r2, r3
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	ed93 7a00 	vldr	s14, [r3]
 8001218:	697a      	ldr	r2, [r7, #20]
 800121a:	4613      	mov	r3, r2
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	4413      	add	r3, r2
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	461a      	mov	r2, r3
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	441a      	add	r2, r3
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	4613      	mov	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4413      	add	r3, r2
 800123a:	00db      	lsls	r3, r3, #3
 800123c:	461a      	mov	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	441a      	add	r2, r3
 8001242:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < 6; j++) {
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	3301      	adds	r3, #1
 8001254:	613b      	str	r3, [r7, #16]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	2b05      	cmp	r3, #5
 800125a:	ddd0      	ble.n	80011fe <mat_add6+0x18>
  for (int i = 0; i < 6; i++) {
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	3301      	adds	r3, #1
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	2b05      	cmp	r3, #5
 8001266:	ddc7      	ble.n	80011f8 <mat_add6+0x12>
    }
  }
}
 8001268:	bf00      	nop
 800126a:	bf00      	nop
 800126c:	371c      	adds	r7, #28
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <mat_sub6>:

void mat_sub6(float A[6][6], float B[6][6], float C[6][6]) {
 8001276:	b480      	push	{r7}
 8001278:	b087      	sub	sp, #28
 800127a:	af00      	add	r7, sp, #0
 800127c:	60f8      	str	r0, [r7, #12]
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < 6; i++) {
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
 8001286:	e034      	b.n	80012f2 <mat_sub6+0x7c>
    for (int j = 0; j < 6; j++) {
 8001288:	2300      	movs	r3, #0
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	e02b      	b.n	80012e6 <mat_sub6+0x70>
      C[i][j] = A[i][j] - B[i][j];
 800128e:	697a      	ldr	r2, [r7, #20]
 8001290:	4613      	mov	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	4413      	add	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	461a      	mov	r2, r3
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	441a      	add	r2, r3
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	ed93 7a00 	vldr	s14, [r3]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	4613      	mov	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	4413      	add	r3, r2
 80012b0:	00db      	lsls	r3, r3, #3
 80012b2:	461a      	mov	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	441a      	add	r2, r3
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4613      	mov	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4413      	add	r3, r2
 80012ca:	00db      	lsls	r3, r3, #3
 80012cc:	461a      	mov	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	441a      	add	r2, r3
 80012d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4413      	add	r3, r2
 80012dc:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < 6; j++) {
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	3301      	adds	r3, #1
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	2b05      	cmp	r3, #5
 80012ea:	ddd0      	ble.n	800128e <mat_sub6+0x18>
  for (int i = 0; i < 6; i++) {
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	3301      	adds	r3, #1
 80012f0:	617b      	str	r3, [r7, #20]
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b05      	cmp	r3, #5
 80012f6:	ddc7      	ble.n	8001288 <mat_sub6+0x12>
    }
  }
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	371c      	adds	r7, #28
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <cholesky>:

void cholesky(float A[6][6], float B[6][6]) {
 8001306:	b590      	push	{r4, r7, lr}
 8001308:	b089      	sub	sp, #36	@ 0x24
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	6039      	str	r1, [r7, #0]
  for (int i = 0; i < 6; i++) {
 8001310:	2300      	movs	r3, #0
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	e0be      	b.n	8001494 <cholesky+0x18e>
    for (int j = 0; j <= i; j++) {
 8001316:	2300      	movs	r3, #0
 8001318:	61bb      	str	r3, [r7, #24]
 800131a:	e0b3      	b.n	8001484 <cholesky+0x17e>
      float sum = 0;
 800131c:	f04f 0300 	mov.w	r3, #0
 8001320:	617b      	str	r3, [r7, #20]
      if (j == i) {
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	429a      	cmp	r2, r3
 8001328:	d150      	bne.n	80013cc <cholesky+0xc6>
        for (int k = 0; k < j; k++)
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	e024      	b.n	800137a <cholesky+0x74>
          sum += B[j][k] * B[j][k];
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4613      	mov	r3, r2
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4413      	add	r3, r2
 8001338:	00db      	lsls	r3, r3, #3
 800133a:	461a      	mov	r2, r3
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	441a      	add	r2, r3
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	ed93 7a00 	vldr	s14, [r3]
 800134a:	69ba      	ldr	r2, [r7, #24]
 800134c:	4613      	mov	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	4413      	add	r3, r2
 8001352:	00db      	lsls	r3, r3, #3
 8001354:	461a      	mov	r2, r3
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	441a      	add	r2, r3
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4413      	add	r3, r2
 8001360:	edd3 7a00 	vldr	s15, [r3]
 8001364:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001368:	ed97 7a05 	vldr	s14, [r7, #20]
 800136c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001370:	edc7 7a05 	vstr	s15, [r7, #20]
        for (int k = 0; k < j; k++)
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	3301      	adds	r3, #1
 8001378:	613b      	str	r3, [r7, #16]
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	429a      	cmp	r2, r3
 8001380:	dbd6      	blt.n	8001330 <cholesky+0x2a>
        B[j][j] = sqrtf(A[j][j] - sum);
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	00db      	lsls	r3, r3, #3
 800138c:	461a      	mov	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	441a      	add	r2, r3
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	ed93 7a00 	vldr	s14, [r3]
 800139c:	edd7 7a05 	vldr	s15, [r7, #20]
 80013a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	4613      	mov	r3, r2
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	4413      	add	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	461a      	mov	r2, r3
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	189c      	adds	r4, r3, r2
 80013b4:	eeb0 0a67 	vmov.f32	s0, s15
 80013b8:	f00d fa84 	bl	800e8c4 <sqrtf>
 80013bc:	eef0 7a40 	vmov.f32	s15, s0
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	4423      	add	r3, r4
 80013c6:	edc3 7a00 	vstr	s15, [r3]
 80013ca:	e058      	b.n	800147e <cholesky+0x178>
      } else {
        for (int k = 0; k < j; k++)
 80013cc:	2300      	movs	r3, #0
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	e024      	b.n	800141c <cholesky+0x116>
          sum += (B[i][k] * B[j][k]);
 80013d2:	69fa      	ldr	r2, [r7, #28]
 80013d4:	4613      	mov	r3, r2
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	4413      	add	r3, r2
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	461a      	mov	r2, r3
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	441a      	add	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4413      	add	r3, r2
 80013e8:	ed93 7a00 	vldr	s14, [r3]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4613      	mov	r3, r2
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	4413      	add	r3, r2
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	461a      	mov	r2, r3
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	441a      	add	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	4413      	add	r3, r2
 8001402:	edd3 7a00 	vldr	s15, [r3]
 8001406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140a:	ed97 7a05 	vldr	s14, [r7, #20]
 800140e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001412:	edc7 7a05 	vstr	s15, [r7, #20]
        for (int k = 0; k < j; k++)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	3301      	adds	r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	429a      	cmp	r2, r3
 8001422:	dbd6      	blt.n	80013d2 <cholesky+0xcc>
        B[i][j] = (A[i][j] - sum) / B[j][j];
 8001424:	69fa      	ldr	r2, [r7, #28]
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	461a      	mov	r2, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	441a      	add	r2, r3
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	ed93 7a00 	vldr	s14, [r3]
 800143e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001442:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4613      	mov	r3, r2
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	4413      	add	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	461a      	mov	r2, r3
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	441a      	add	r2, r3
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	ed93 7a00 	vldr	s14, [r3]
 8001460:	69fa      	ldr	r2, [r7, #28]
 8001462:	4613      	mov	r3, r2
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	4413      	add	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	461a      	mov	r2, r3
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	441a      	add	r2, r3
 8001470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j <= i; j++) {
 800147e:	69bb      	ldr	r3, [r7, #24]
 8001480:	3301      	adds	r3, #1
 8001482:	61bb      	str	r3, [r7, #24]
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	429a      	cmp	r2, r3
 800148a:	f77f af47 	ble.w	800131c <cholesky+0x16>
  for (int i = 0; i < 6; i++) {
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	3301      	adds	r3, #1
 8001492:	61fb      	str	r3, [r7, #28]
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	2b05      	cmp	r3, #5
 8001498:	f77f af3d 	ble.w	8001316 <cholesky+0x10>
      }
    }
  }
}
 800149c:	bf00      	nop
 800149e:	bf00      	nop
 80014a0:	3724      	adds	r7, #36	@ 0x24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd90      	pop	{r4, r7, pc}

080014a6 <kalman_predict>:

void kalman_predict(Kalman *k, float g[3], float P_est[6][6]) {
 80014a6:	b580      	push	{r7, lr}
 80014a8:	ed2d 8b02 	vpush	{d8}
 80014ac:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014b6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80014ba:	6018      	str	r0, [r3, #0]
 80014bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014c0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80014c4:	6019      	str	r1, [r3, #0]
 80014c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014ce:	601a      	str	r2, [r3, #0]
  float theta = 1;
 80014d0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014d4:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
  float ug[3];
  // Remove bias from gyro readings
  ug[0] = g[0] - k->b[0];
 80014d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014dc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	ed93 7a00 	vldr	s14, [r3]
 80014e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ea:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80014f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014f8:	edc7 7a79 	vstr	s15, [r7, #484]	@ 0x1e4
  ug[1] = g[1] - k->b[1];
 80014fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001500:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	ed93 7a00 	vldr	s14, [r3]
 800150c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001510:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	edd3 7a05 	vldr	s15, [r3, #20]
 800151a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800151e:	edc7 7a7a 	vstr	s15, [r7, #488]	@ 0x1e8
  ug[2] = g[2] - k->b[2];
 8001522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001526:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	3308      	adds	r3, #8
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001536:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001540:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001544:	edc7 7a7b 	vstr	s15, [r7, #492]	@ 0x1ec

  // Normalize gyro vector
  float mag_g = magnitude(ug);
 8001548:	f507 73f2 	add.w	r3, r7, #484	@ 0x1e4
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff fcd1 	bl	8000ef4 <magnitude>
 8001552:	ed87 0a7e 	vstr	s0, [r7, #504]	@ 0x1f8
  if (mag_g == 0) {
 8001556:	edd7 7a7e 	vldr	s15, [r7, #504]	@ 0x1f8
 800155a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800155e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001562:	d10c      	bne.n	800157e <kalman_predict+0xd8>
    ug[0] = 1;
 8001564:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001568:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
    ug[1] = 1;
 800156c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001570:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
    ug[2] = 1;
 8001574:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001578:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 800157c:	e02c      	b.n	80015d8 <kalman_predict+0x132>
  } else {
    theta = mag_g * k->dt;
 800157e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001582:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 800158c:	ed97 7a7e 	vldr	s14, [r7, #504]	@ 0x1f8
 8001590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001594:	edc7 7a7f 	vstr	s15, [r7, #508]	@ 0x1fc
    float norm_mag_g = 1 / mag_g;
 8001598:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800159c:	ed97 7a7e 	vldr	s14, [r7, #504]	@ 0x1f8
 80015a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015a4:	edc7 7a7d 	vstr	s15, [r7, #500]	@ 0x1f4
    ug[0] *= norm_mag_g;
 80015a8:	ed97 7a79 	vldr	s14, [r7, #484]	@ 0x1e4
 80015ac:	edd7 7a7d 	vldr	s15, [r7, #500]	@ 0x1f4
 80015b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015b4:	edc7 7a79 	vstr	s15, [r7, #484]	@ 0x1e4
    ug[1] *= norm_mag_g;
 80015b8:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 80015bc:	edd7 7a7d 	vldr	s15, [r7, #500]	@ 0x1f4
 80015c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c4:	edc7 7a7a 	vstr	s15, [r7, #488]	@ 0x1e8
    ug[2] *= norm_mag_g;
 80015c8:	ed97 7a7b 	vldr	s14, [r7, #492]	@ 0x1ec
 80015cc:	edd7 7a7d 	vldr	s15, [r7, #500]	@ 0x1f4
 80015d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d4:	edc7 7a7b 	vstr	s15, [r7, #492]	@ 0x1ec
  }

  // Compute deltaq
  float dq[4];
  dq[0] = cos(theta / 2);
 80015d8:	ed97 7a7f 	vldr	s14, [r7, #508]	@ 0x1fc
 80015dc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015e8:	eeb0 0b47 	vmov.f64	d0, d7
 80015ec:	f00d f8d0 	bl	800e790 <cos>
 80015f0:	eeb0 7b40 	vmov.f64	d7, d0
 80015f4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015f8:	edc7 7a75 	vstr	s15, [r7, #468]	@ 0x1d4
  dq[1] = ug[0] * sin(theta / 2);
 80015fc:	edd7 7a79 	vldr	s15, [r7, #484]	@ 0x1e4
 8001600:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001604:	ed97 7a7f 	vldr	s14, [r7, #508]	@ 0x1fc
 8001608:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800160c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001610:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001614:	eeb0 0b47 	vmov.f64	d0, d7
 8001618:	f00d f906 	bl	800e828 <sin>
 800161c:	eeb0 7b40 	vmov.f64	d7, d0
 8001620:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001624:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001628:	edc7 7a76 	vstr	s15, [r7, #472]	@ 0x1d8
  dq[2] = ug[1] * sin(theta / 2);
 800162c:	edd7 7a7a 	vldr	s15, [r7, #488]	@ 0x1e8
 8001630:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001634:	ed97 7a7f 	vldr	s14, [r7, #508]	@ 0x1fc
 8001638:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800163c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001640:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001644:	eeb0 0b47 	vmov.f64	d0, d7
 8001648:	f00d f8ee 	bl	800e828 <sin>
 800164c:	eeb0 7b40 	vmov.f64	d7, d0
 8001650:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001654:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001658:	edc7 7a77 	vstr	s15, [r7, #476]	@ 0x1dc
  dq[3] = ug[2] * sin(theta / 2);
 800165c:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 8001660:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8001664:	ed97 7a7f 	vldr	s14, [r7, #508]	@ 0x1fc
 8001668:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800166c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001670:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001674:	eeb0 0b47 	vmov.f64	d0, d7
 8001678:	f00d f8d6 	bl	800e828 <sin>
 800167c:	eeb0 7b40 	vmov.f64	d7, d0
 8001680:	ee28 7b07 	vmul.f64	d7, d8, d7
 8001684:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001688:	edc7 7a78 	vstr	s15, [r7, #480]	@ 0x1e0

  // Compute and normalize qk+1
  float qk[4];
  qk[0] = (k->q[0] * dq[0]) - (dq[1] * k->q[1]) - (dq[2] * k->q[2]) -
 800168c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001690:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	ed93 7a00 	vldr	s14, [r3]
 800169a:	edd7 7a75 	vldr	s15, [r7, #468]	@ 0x1d4
 800169e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016a2:	edd7 6a76 	vldr	s13, [r7, #472]	@ 0x1d8
 80016a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016aa:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	edd3 7a01 	vldr	s15, [r3, #4]
 80016b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016bc:	edd7 6a77 	vldr	s13, [r7, #476]	@ 0x1dc
 80016c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016c4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80016ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016d2:	ee37 7a67 	vsub.f32	s14, s14, s15
          (dq[3] * k->q[3]);
 80016d6:	edd7 6a78 	vldr	s13, [r7, #480]	@ 0x1e0
 80016da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016de:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80016e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[0] = (k->q[0] * dq[0]) - (dq[1] * k->q[1]) - (dq[2] * k->q[2]) -
 80016ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016f0:	edc7 7a71 	vstr	s15, [r7, #452]	@ 0x1c4
  qk[1] = (dq[0] * k->q[1]) + (dq[1] * k->q[0]) + (dq[2] * k->q[3]) -
 80016f4:	ed97 7a75 	vldr	s14, [r7, #468]	@ 0x1d4
 80016f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016fc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	edd3 7a01 	vldr	s15, [r3, #4]
 8001706:	ee27 7a27 	vmul.f32	s14, s14, s15
 800170a:	edd7 6a76 	vldr	s13, [r7, #472]	@ 0x1d8
 800170e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001712:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	edd3 7a00 	vldr	s15, [r3]
 800171c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001720:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001724:	edd7 6a77 	vldr	s13, [r7, #476]	@ 0x1dc
 8001728:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800172c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	edd3 7a03 	vldr	s15, [r3, #12]
 8001736:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800173a:	ee37 7a27 	vadd.f32	s14, s14, s15
          (dq[3] * k->q[2]);
 800173e:	edd7 6a78 	vldr	s13, [r7, #480]	@ 0x1e0
 8001742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001746:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001750:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[1] = (dq[0] * k->q[1]) + (dq[1] * k->q[0]) + (dq[2] * k->q[3]) -
 8001754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001758:	edc7 7a72 	vstr	s15, [r7, #456]	@ 0x1c8
  qk[2] = (dq[0] * k->q[2]) - (dq[1] * k->q[3]) + (dq[2] * k->q[0]) +
 800175c:	ed97 7a75 	vldr	s14, [r7, #468]	@ 0x1d4
 8001760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001764:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	edd3 7a02 	vldr	s15, [r3, #8]
 800176e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001772:	edd7 6a76 	vldr	s13, [r7, #472]	@ 0x1d8
 8001776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800177a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	edd3 7a03 	vldr	s15, [r3, #12]
 8001784:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001788:	ee37 7a67 	vsub.f32	s14, s14, s15
 800178c:	edd7 6a77 	vldr	s13, [r7, #476]	@ 0x1dc
 8001790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001794:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	edd3 7a00 	vldr	s15, [r3]
 800179e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017a2:	ee37 7a27 	vadd.f32	s14, s14, s15
          (dq[3] * k->q[1]);
 80017a6:	edd7 6a78 	vldr	s13, [r7, #480]	@ 0x1e0
 80017aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ae:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	edd3 7a01 	vldr	s15, [r3, #4]
 80017b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[2] = (dq[0] * k->q[2]) - (dq[1] * k->q[3]) + (dq[2] * k->q[0]) +
 80017bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c0:	edc7 7a73 	vstr	s15, [r7, #460]	@ 0x1cc
  qk[3] = (dq[0] * k->q[3]) + (dq[1] * k->q[2]) - (dq[2] * k->q[1]) +
 80017c4:	ed97 7a75 	vldr	s14, [r7, #468]	@ 0x1d4
 80017c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017cc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	edd3 7a03 	vldr	s15, [r3, #12]
 80017d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017da:	edd7 6a76 	vldr	s13, [r7, #472]	@ 0x1d8
 80017de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	edd3 7a02 	vldr	s15, [r3, #8]
 80017ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f4:	edd7 6a77 	vldr	s13, [r7, #476]	@ 0x1dc
 80017f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fc:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	edd3 7a01 	vldr	s15, [r3, #4]
 8001806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800180a:	ee37 7a67 	vsub.f32	s14, s14, s15
          (dq[3] * k->q[0]);
 800180e:	edd7 6a78 	vldr	s13, [r7, #480]	@ 0x1e0
 8001812:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001816:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[3] = (dq[0] * k->q[3]) + (dq[1] * k->q[2]) - (dq[2] * k->q[1]) +
 8001824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001828:	edc7 7a74 	vstr	s15, [r7, #464]	@ 0x1d0

  float mag_q = magnitudeq(qk);
 800182c:	f507 73e2 	add.w	r3, r7, #452	@ 0x1c4
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff fb78 	bl	8000f26 <magnitudeq>
 8001836:	ed87 0a7c 	vstr	s0, [r7, #496]	@ 0x1f0
  mag_q = 1 / mag_q;
 800183a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800183e:	ed97 7a7c 	vldr	s14, [r7, #496]	@ 0x1f0
 8001842:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001846:	edc7 7a7c 	vstr	s15, [r7, #496]	@ 0x1f0
  k->q[0] = qk[0] * mag_q;
 800184a:	ed97 7a71 	vldr	s14, [r7, #452]	@ 0x1c4
 800184e:	edd7 7a7c 	vldr	s15, [r7, #496]	@ 0x1f0
 8001852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001856:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800185a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	edc3 7a00 	vstr	s15, [r3]
  k->q[1] = qk[1] * mag_q;
 8001864:	ed97 7a72 	vldr	s14, [r7, #456]	@ 0x1c8
 8001868:	edd7 7a7c 	vldr	s15, [r7, #496]	@ 0x1f0
 800186c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001874:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	edc3 7a01 	vstr	s15, [r3, #4]
  k->q[2] = qk[2] * mag_q;
 800187e:	ed97 7a73 	vldr	s14, [r7, #460]	@ 0x1cc
 8001882:	edd7 7a7c 	vldr	s15, [r7, #496]	@ 0x1f0
 8001886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188e:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	edc3 7a02 	vstr	s15, [r3, #8]
  k->q[3] = qk[3] * mag_q;
 8001898:	ed97 7a74 	vldr	s14, [r7, #464]	@ 0x1d0
 800189c:	edd7 7a7c 	vldr	s15, [r7, #496]	@ 0x1f0
 80018a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a8:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	edc3 7a03 	vstr	s15, [r3, #12]

  // Find state transition matrix
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 80018b2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80018b6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80018ba:	ed97 7a7b 	vldr	s14, [r7, #492]	@ 0x1ec
 80018be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80018cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018d0:	edc7 7a4e 	vstr	s15, [r7, #312]	@ 0x138
 80018d4:	edd7 7a7a 	vldr	s15, [r7, #488]	@ 0x1e8
 80018d8:	eeb1 7a67 	vneg.f32	s14, s15
 80018dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80018ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ee:	edc7 7a4f 	vstr	s15, [r7, #316]	@ 0x13c
 80018f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f6:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001900:	eef1 7a67 	vneg.f32	s15, s15
 8001904:	edc7 7a50 	vstr	s15, [r7, #320]	@ 0x140
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001910:	f04f 0300 	mov.w	r3, #0
 8001914:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
                     {-ug[2] * k->dt, 1, ug[0] * k->dt, 0, -k->dt, 0},
 8001918:	edd7 7a7b 	vldr	s15, [r7, #492]	@ 0x1ec
 800191c:	eeb1 7a67 	vneg.f32	s14, s15
 8001920:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001924:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 800192e:	ee67 7a27 	vmul.f32	s15, s14, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 8001932:	edc7 7a53 	vstr	s15, [r7, #332]	@ 0x14c
 8001936:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800193a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
                     {-ug[2] * k->dt, 1, ug[0] * k->dt, 0, -k->dt, 0},
 800193e:	ed97 7a79 	vldr	s14, [r7, #484]	@ 0x1e4
 8001942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001946:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001950:	ee67 7a27 	vmul.f32	s15, s14, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 8001954:	edc7 7a55 	vstr	s15, [r7, #340]	@ 0x154
 8001958:	f04f 0300 	mov.w	r3, #0
 800195c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
                     {-ug[2] * k->dt, 1, ug[0] * k->dt, 0, -k->dt, 0},
 8001960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001964:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 800196e:	eef1 7a67 	vneg.f32	s15, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 8001972:	edc7 7a57 	vstr	s15, [r7, #348]	@ 0x15c
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
                     {ug[1] * k->dt, -ug[0] * k->dt, 1, 0, 0, -k->dt},
 800197e:	ed97 7a7a 	vldr	s14, [r7, #488]	@ 0x1e8
 8001982:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001986:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001990:	ee67 7a27 	vmul.f32	s15, s14, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 8001994:	edc7 7a59 	vstr	s15, [r7, #356]	@ 0x164
                     {ug[1] * k->dt, -ug[0] * k->dt, 1, 0, 0, -k->dt},
 8001998:	edd7 7a79 	vldr	s15, [r7, #484]	@ 0x1e4
 800199c:	eeb1 7a67 	vneg.f32	s14, s15
 80019a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019a4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80019ae:	ee67 7a27 	vmul.f32	s15, s14, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 80019b2:	edc7 7a5a 	vstr	s15, [r7, #360]	@ 0x168
 80019b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80019ba:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
                     {ug[1] * k->dt, -ug[0] * k->dt, 1, 0, 0, -k->dt},
 80019ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 80019dc:	eef1 7a67 	vneg.f32	s15, s15
  float phi[6][6] = {{1, ug[2] * k->dt, -ug[1] * k->dt, -k->dt, 0, 0},
 80019e0:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80019fc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a00:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a2c:	f04f 0300 	mov.w	r3, #0
 8001a30:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a34:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a38:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001a3c:	f04f 0300 	mov.w	r3, #0
 8001a40:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001a54:	f04f 0300 	mov.w	r3, #0
 8001a58:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001a64:	f04f 0300 	mov.w	r3, #0
 8001a68:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001a6c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001a70:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
                     {0, 0, 0, 1, 0, 0},
                     {0, 0, 0, 0, 1, 0},
                     {0, 0, 0, 0, 0, 1}};

  // Find noise covariance
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a78:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	2390      	movs	r3, #144	@ 0x90
 8001a80:	461a      	mov	r2, r3
 8001a82:	2100      	movs	r1, #0
 8001a84:	f00b ffdf 	bl	800da46 <memset>
 8001a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a8c:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	ed93 7a2b 	vldr	s14, [r3, #172]	@ 0xac
 8001a96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a9a:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8001aa4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aac:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001ac2:	edc3 7a00 	vstr	s15, [r3]
                    {0, k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0},
 8001ac6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aca:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	ed93 7a2b 	vldr	s14, [r3, #172]	@ 0xac
 8001ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad8:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8001ae2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aea:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001af4:	ee67 7a27 	vmul.f32	s15, s14, s15
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001af8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001afc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001b00:	edc3 7a07 	vstr	s15, [r3, #28]
                    {0, 0, k->noise_g * k->noise_g * k->dt, 0, 0, 0},
 8001b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b08:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	ed93 7a2b 	vldr	s14, [r3, #172]	@ 0xac
 8001b12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b16:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8001b20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b28:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001b32:	ee67 7a27 	vmul.f32	s15, s14, s15
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b3a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001b3e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
                    {0, 0, 0, k->bias_g * k->bias_g * k->dt, 0, 0},
 8001b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b46:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 8001b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b54:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8001b5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b66:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001b70:	ee67 7a27 	vmul.f32	s15, s14, s15
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b78:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001b7c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
                    {0, 0, 0, 0, k->bias_g * k->bias_g * k->dt, 0},
 8001b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b84:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 8001b8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b92:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8001b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba4:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001bae:	ee67 7a27 	vmul.f32	s15, s14, s15
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bb6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001bba:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
                    {0, 0, 0, 0, 0, k->bias_g * k->bias_g * k->dt}};
 8001bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	ed93 7a2c 	vldr	s14, [r3, #176]	@ 0xb0
 8001bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd0:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	edd3 7a2c 	vldr	s15, [r3, #176]	@ 0xb0
 8001bda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be2:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	edd3 7a2f 	vldr	s15, [r3, #188]	@ 0xbc
 8001bec:	ee67 7a27 	vmul.f32	s15, s14, s15
  float Qd[6][6] = {{k->noise_g * k->noise_g * k->dt, 0, 0, 0, 0, 0},
 8001bf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bf4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001bf8:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

  // Solve for P_est
  float phi_t[6][6];
  transpose6(phi, phi_t);
 8001bfc:	f107 0214 	add.w	r2, r7, #20
 8001c00:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001c04:	4611      	mov	r1, r2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fa03 	bl	8001012 <transpose6>
  mat_mul6(phi, k->P, P_est);
 8001c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c10:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f103 011c 	add.w	r1, r3, #28
 8001c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c22:	f507 709a 	add.w	r0, r7, #308	@ 0x134
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	f7ff fa83 	bl	8001132 <mat_mul6>
  mat_mul6(P_est, phi_t, phi);
 8001c2c:	f507 729a 	add.w	r2, r7, #308	@ 0x134
 8001c30:	f107 0114 	add.w	r1, r7, #20
 8001c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	f7ff fa78 	bl	8001132 <mat_mul6>
  mat_add6(phi, Qd, P_est);
 8001c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c4a:	f107 01a4 	add.w	r1, r7, #164	@ 0xa4
 8001c4e:	f507 709a 	add.w	r0, r7, #308	@ 0x134
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	f7ff fac7 	bl	80011e6 <mat_add6>
}
 8001c58:	bf00      	nop
 8001c5a:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	ecbd 8b02 	vpop	{d8}
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <kalman_correction>:

void kalman_correction(Kalman *k, float a[3], float m[3], float P_est[6][6]) {
 8001c68:	b590      	push	{r4, r7, lr}
 8001c6a:	f6ad 0d4c 	subw	sp, sp, #2124	@ 0x84c
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	f607 0448 	addw	r4, r7, #2120	@ 0x848
 8001c74:	f6a4 043c 	subw	r4, r4, #2108	@ 0x83c
 8001c78:	6020      	str	r0, [r4, #0]
 8001c7a:	f607 0048 	addw	r0, r7, #2120	@ 0x848
 8001c7e:	f5a0 6004 	sub.w	r0, r0, #2112	@ 0x840
 8001c82:	6001      	str	r1, [r0, #0]
 8001c84:	f607 0148 	addw	r1, r7, #2120	@ 0x848
 8001c88:	f6a1 0144 	subw	r1, r1, #2116	@ 0x844
 8001c8c:	600a      	str	r2, [r1, #0]
 8001c8e:	f607 0248 	addw	r2, r7, #2120	@ 0x848
 8001c92:	f6a2 0248 	subw	r2, r2, #2120	@ 0x848
 8001c96:	6013      	str	r3, [r2, #0]
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001c98:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001c9c:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	ed93 7a00 	vldr	s14, [r3]
 8001ca6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001caa:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cb8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001cbc:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	edd3 6a01 	vldr	s13, [r3, #4]
 8001cc6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001cca:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001cd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cdc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001ce0:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	edd3 6a02 	vldr	s13, [r3, #8]
 8001cea:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001cee:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001cf8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cfc:	ee37 7a67 	vsub.f32	s14, s14, s15
                         k->q[3] * k->q[3],
 8001d00:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d04:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	edd3 6a03 	vldr	s13, [r3, #12]
 8001d0e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d12:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001d20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d24:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 8001d28:	edc3 7a00 	vstr	s15, [r3]
                     2 * (k->q[1] * k->q[2] - k->q[0] * k->q[3]),
 8001d2c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d30:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d3a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d3e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d4c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d50:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	edd3 6a00 	vldr	s13, [r3]
 8001d5a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d5e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d70:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001d74:	f207 73e4 	addw	r3, r7, #2020	@ 0x7e4
 8001d78:	edc3 7a00 	vstr	s15, [r3]
                     2 * (k->q[1] * k->q[3] + k->q[0] * k->q[2])},
 8001d7c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d80:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d8a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001d8e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d9c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001da0:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	edd3 6a00 	vldr	s13, [r3]
 8001daa:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001dae:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001db8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc0:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001dc4:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8001dc8:	edc3 7a00 	vstr	s15, [r3]
                    {2 * (k->q[1] * k->q[2] + k->q[0] * k->q[3]),
 8001dcc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001dd0:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dda:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001dde:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001de8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dec:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001df0:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	edd3 6a00 	vldr	s13, [r3]
 8001dfa:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001dfe:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e10:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001e14:	f207 73ec 	addw	r3, r7, #2028	@ 0x7ec
 8001e18:	edc3 7a00 	vstr	s15, [r3]
                     k->q[0] * k->q[0] - k->q[1] * k->q[1] + k->q[2] * k->q[2] -
 8001e1c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e20:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	ed93 7a00 	vldr	s14, [r3]
 8001e2a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e2e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	edd3 7a00 	vldr	s15, [r3]
 8001e38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e3c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e40:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	edd3 6a01 	vldr	s13, [r3, #4]
 8001e4a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e4e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e5c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e60:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e64:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001e6e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e72:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e80:	ee37 7a27 	vadd.f32	s14, s14, s15
                         k->q[3] * k->q[3],
 8001e84:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e88:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e92:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001e96:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ea0:	ee66 7aa7 	vmul.f32	s15, s13, s15
                     k->q[0] * k->q[0] - k->q[1] * k->q[1] + k->q[2] * k->q[2] -
 8001ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001ea8:	f507 63fe 	add.w	r3, r7, #2032	@ 0x7f0
 8001eac:	edc3 7a00 	vstr	s15, [r3]
                     2 * (k->q[2] * k->q[3] - k->q[0] * k->q[1])},
 8001eb0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001eb4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	ed93 7a02 	vldr	s14, [r3, #8]
 8001ebe:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001ec2:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ecc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ed0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001ed4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	edd3 6a00 	vldr	s13, [r3]
 8001ede:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001ee2:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001eec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ef4:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001ef8:	f207 73f4 	addw	r3, r7, #2036	@ 0x7f4
 8001efc:	edc3 7a00 	vstr	s15, [r3]
                    {2 * (k->q[1] * k->q[3] - k->q[0] * k->q[2]),
 8001f00:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f04:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f0e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f12:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f20:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f24:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	edd3 6a00 	vldr	s13, [r3]
 8001f2e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f32:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f44:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001f48:	f507 63ff 	add.w	r3, r7, #2040	@ 0x7f8
 8001f4c:	edc3 7a00 	vstr	s15, [r3]
                     2 * (k->q[2] * k->q[3] + k->q[0] * k->q[1]),
 8001f50:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f54:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f5e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f62:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f70:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f74:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	edd3 6a00 	vldr	s13, [r3]
 8001f7e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001f82:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f94:	ee77 7aa7 	vadd.f32	s15, s15, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 8001f98:	f207 73fc 	addw	r3, r7, #2044	@ 0x7fc
 8001f9c:	edc3 7a00 	vstr	s15, [r3]
                     k->q[0] * k->q[0] - k->q[1] * k->q[1] - k->q[2] * k->q[2] +
 8001fa0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001fa4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	ed93 7a00 	vldr	s14, [r3]
 8001fae:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001fb2:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	edd3 7a00 	vldr	s15, [r3]
 8001fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001fc4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fce:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001fd2:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fe0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fe4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001fe8:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ff2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8001ff6:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	edd3 7a02 	vldr	s15, [r3, #8]
 8002000:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002004:	ee37 7a67 	vsub.f32	s14, s14, s15
                         k->q[3] * k->q[3]}};
 8002008:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800200c:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	edd3 6a03 	vldr	s13, [r3, #12]
 8002016:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800201a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	edd3 7a03 	vldr	s15, [r3, #12]
 8002024:	ee66 7aa7 	vmul.f32	s15, s13, s15
                     k->q[0] * k->q[0] - k->q[1] * k->q[1] - k->q[2] * k->q[2] +
 8002028:	ee77 7a27 	vadd.f32	s15, s14, s15
  float Rq[3][3] = {{k->q[0] * k->q[0] + k->q[1] * k->q[1] - k->q[2] * k->q[2] -
 800202c:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 8002030:	edc3 7a00 	vstr	s15, [r3]
  float gw[3] = {0, 0, -1};
 8002034:	f04f 0300 	mov.w	r3, #0
 8002038:	f207 72d4 	addw	r2, r7, #2004	@ 0x7d4
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	f04f 0300 	mov.w	r3, #0
 8002042:	f507 62fb 	add.w	r2, r7, #2008	@ 0x7d8
 8002046:	6013      	str	r3, [r2, #0]
 8002048:	4ba5      	ldr	r3, [pc, #660]	@ (80022e0 <kalman_correction+0x678>)
 800204a:	f207 72dc 	addw	r2, r7, #2012	@ 0x7dc
 800204e:	6013      	str	r3, [r2, #0]
  float mw[3] = {1, 0, 0};
 8002050:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002054:	f507 62f9 	add.w	r2, r7, #1992	@ 0x7c8
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	f04f 0300 	mov.w	r3, #0
 800205e:	f207 72cc 	addw	r2, r7, #1996	@ 0x7cc
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	f04f 0300 	mov.w	r3, #0
 8002068:	f507 62fa 	add.w	r2, r7, #2000	@ 0x7d0
 800206c:	6013      	str	r3, [r2, #0]

  float r[6] = {a[0] - Rq[0][2] * gw[0], a[1] - Rq[1][2] * gw[1],
 800206e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002072:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	ed93 7a00 	vldr	s14, [r3]
 800207c:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8002080:	edd3 6a00 	vldr	s13, [r3]
 8002084:	f207 73d4 	addw	r3, r7, #2004	@ 0x7d4
 8002088:	edd3 7a00 	vldr	s15, [r3]
 800208c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002094:	f507 63f6 	add.w	r3, r7, #1968	@ 0x7b0
 8002098:	edc3 7a00 	vstr	s15, [r3]
 800209c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80020a0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	3304      	adds	r3, #4
 80020a8:	ed93 7a00 	vldr	s14, [r3]
 80020ac:	f207 73f4 	addw	r3, r7, #2036	@ 0x7f4
 80020b0:	edd3 6a00 	vldr	s13, [r3]
 80020b4:	f507 63fb 	add.w	r3, r7, #2008	@ 0x7d8
 80020b8:	edd3 7a00 	vldr	s15, [r3]
 80020bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020c4:	f207 73b4 	addw	r3, r7, #1972	@ 0x7b4
 80020c8:	edc3 7a00 	vstr	s15, [r3]
                a[2] - Rq[2][2] * gw[2], // Accelerometer meas - pred
 80020cc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80020d0:	f5a3 6304 	sub.w	r3, r3, #2112	@ 0x840
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3308      	adds	r3, #8
 80020d8:	ed93 7a00 	vldr	s14, [r3]
 80020dc:	f507 6300 	add.w	r3, r7, #2048	@ 0x800
 80020e0:	edd3 6a00 	vldr	s13, [r3]
 80020e4:	f207 73dc 	addw	r3, r7, #2012	@ 0x7dc
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020f0:	ee77 7a67 	vsub.f32	s15, s14, s15
  float r[6] = {a[0] - Rq[0][2] * gw[0], a[1] - Rq[1][2] * gw[1],
 80020f4:	f507 63f7 	add.w	r3, r7, #1976	@ 0x7b8
 80020f8:	edc3 7a00 	vstr	s15, [r3]
                m[0] - Rq[0][0],         m[1] - Rq[0][1],
 80020fc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002100:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	ed93 7a00 	vldr	s14, [r3]
 800210a:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	ee77 7a67 	vsub.f32	s15, s14, s15
  float r[6] = {a[0] - Rq[0][2] * gw[0], a[1] - Rq[1][2] * gw[1],
 8002116:	f207 73bc 	addw	r3, r7, #1980	@ 0x7bc
 800211a:	edc3 7a00 	vstr	s15, [r3]
                m[0] - Rq[0][0],         m[1] - Rq[0][1],
 800211e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002122:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	3304      	adds	r3, #4
 800212a:	ed93 7a00 	vldr	s14, [r3]
 800212e:	f207 73e4 	addw	r3, r7, #2020	@ 0x7e4
 8002132:	edd3 7a00 	vldr	s15, [r3]
 8002136:	ee77 7a67 	vsub.f32	s15, s14, s15
  float r[6] = {a[0] - Rq[0][2] * gw[0], a[1] - Rq[1][2] * gw[1],
 800213a:	f507 63f8 	add.w	r3, r7, #1984	@ 0x7c0
 800213e:	edc3 7a00 	vstr	s15, [r3]
                m[2] - Rq[0][2]}; // Magnetometer meas - pred
 8002142:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002146:	f6a3 0344 	subw	r3, r3, #2116	@ 0x844
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3308      	adds	r3, #8
 800214e:	ed93 7a00 	vldr	s14, [r3]
 8002152:	f507 63fd 	add.w	r3, r7, #2024	@ 0x7e8
 8002156:	edd3 7a00 	vldr	s15, [r3]
 800215a:	ee77 7a67 	vsub.f32	s15, s14, s15
  float r[6] = {a[0] - Rq[0][2] * gw[0], a[1] - Rq[1][2] * gw[1],
 800215e:	f207 73c4 	addw	r3, r7, #1988	@ 0x7c4
 8002162:	edc3 7a00 	vstr	s15, [r3]
  float s_gw[3][3] = {0};
 8002166:	f207 738c 	addw	r3, r7, #1932	@ 0x78c
 800216a:	2224      	movs	r2, #36	@ 0x24
 800216c:	2100      	movs	r1, #0
 800216e:	4618      	mov	r0, r3
 8002170:	f00b fc69 	bl	800da46 <memset>
  float s_mw[3][3] = {0};
 8002174:	f507 63ed 	add.w	r3, r7, #1896	@ 0x768
 8002178:	2224      	movs	r2, #36	@ 0x24
 800217a:	2100      	movs	r1, #0
 800217c:	4618      	mov	r0, r3
 800217e:	f00b fc62 	bl	800da46 <memset>
  skew(gw, s_gw);
 8002182:	f207 728c 	addw	r2, r7, #1932	@ 0x78c
 8002186:	f207 73d4 	addw	r3, r7, #2004	@ 0x7d4
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe ff09 	bl	8000fa4 <skew>
  skew(mw, s_mw);
 8002192:	f507 62ed 	add.w	r2, r7, #1896	@ 0x768
 8002196:	f507 63f9 	add.w	r3, r7, #1992	@ 0x7c8
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe ff01 	bl	8000fa4 <skew>

  float Rgw[3][3] = {0}, Rmw[3][3] = {0};
 80021a2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80021a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80021aa:	4618      	mov	r0, r3
 80021ac:	2324      	movs	r3, #36	@ 0x24
 80021ae:	461a      	mov	r2, r3
 80021b0:	2100      	movs	r1, #0
 80021b2:	f00b fc48 	bl	800da46 <memset>
 80021b6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80021ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80021be:	4618      	mov	r0, r3
 80021c0:	2324      	movs	r3, #36	@ 0x24
 80021c2:	461a      	mov	r2, r3
 80021c4:	2100      	movs	r1, #0
 80021c6:	f00b fc3e 	bl	800da46 <memset>
  mat_mul3(Rq, s_gw, Rgw);
 80021ca:	f207 7244 	addw	r2, r7, #1860	@ 0x744
 80021ce:	f207 718c 	addw	r1, r7, #1932	@ 0x78c
 80021d2:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe ff51 	bl	800107e <mat_mul3>
  mat_mul3(Rq, s_mw, Rmw);
 80021dc:	f507 62e4 	add.w	r2, r7, #1824	@ 0x720
 80021e0:	f507 61ed 	add.w	r1, r7, #1896	@ 0x768
 80021e4:	f507 63fc 	add.w	r3, r7, #2016	@ 0x7e0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe ff48 	bl	800107e <mat_mul3>

  float H[6][6] = {0}; // Set H to zero
 80021ee:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80021f2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80021f6:	4618      	mov	r0, r3
 80021f8:	2390      	movs	r3, #144	@ 0x90
 80021fa:	461a      	mov	r2, r3
 80021fc:	2100      	movs	r1, #0
 80021fe:	f00b fc22 	bl	800da46 <memset>
  for (int i = 0; i < 3; i++) {
 8002202:	2300      	movs	r3, #0
 8002204:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844
 8002208:	e058      	b.n	80022bc <kalman_correction+0x654>
    for (int j = 0; j < 3; j++) {
 800220a:	2300      	movs	r3, #0
 800220c:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 8002210:	e04b      	b.n	80022aa <kalman_correction+0x642>
      H[i][j] = -Rgw[i][j];
 8002212:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002216:	f5a3 7182 	sub.w	r1, r3, #260	@ 0x104
 800221a:	f8d7 2844 	ldr.w	r2, [r7, #2116]	@ 0x844
 800221e:	4613      	mov	r3, r2
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	4413      	add	r3, r2
 8002224:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8002228:	4413      	add	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	edd3 7a00 	vldr	s15, [r3]
 8002232:	eef1 7a67 	vneg.f32	s15, s15
 8002236:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800223a:	f5a3 71dc 	sub.w	r1, r3, #440	@ 0x1b8
 800223e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	@ 0x844
 8002242:	4613      	mov	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	4413      	add	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 800224e:	4413      	add	r3, r2
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	440b      	add	r3, r1
 8002254:	edc3 7a00 	vstr	s15, [r3]
      H[i + 3][j] = -Rmw[i][j];
 8002258:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800225c:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 8002260:	f8d7 2844 	ldr.w	r2, [r7, #2116]	@ 0x844
 8002264:	4613      	mov	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4413      	add	r3, r2
 800226a:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 800226e:	4413      	add	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	edd3 7a00 	vldr	s15, [r3]
 8002278:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 800227c:	1cda      	adds	r2, r3, #3
 800227e:	eef1 7a67 	vneg.f32	s15, s15
 8002282:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002286:	f5a3 71dc 	sub.w	r1, r3, #440	@ 0x1b8
 800228a:	4613      	mov	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4413      	add	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	f8d7 2840 	ldr.w	r2, [r7, #2112]	@ 0x840
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < 3; j++) {
 80022a0:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 80022a4:	3301      	adds	r3, #1
 80022a6:	f8c7 3840 	str.w	r3, [r7, #2112]	@ 0x840
 80022aa:	f8d7 3840 	ldr.w	r3, [r7, #2112]	@ 0x840
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	ddaf      	ble.n	8002212 <kalman_correction+0x5aa>
  for (int i = 0; i < 3; i++) {
 80022b2:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80022b6:	3301      	adds	r3, #1
 80022b8:	f8c7 3844 	str.w	r3, [r7, #2116]	@ 0x844
 80022bc:	f8d7 3844 	ldr.w	r3, [r7, #2116]	@ 0x844
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	dda2      	ble.n	800220a <kalman_correction+0x5a2>
    }
  }

  float noise_R[6][6] = {0};
 80022c4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80022c8:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80022cc:	4618      	mov	r0, r3
 80022ce:	2390      	movs	r3, #144	@ 0x90
 80022d0:	461a      	mov	r2, r3
 80022d2:	2100      	movs	r1, #0
 80022d4:	f00b fbb7 	bl	800da46 <memset>
  for (int i = 0; i < 3; i++) {
 80022d8:	2300      	movs	r3, #0
 80022da:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
 80022de:	e046      	b.n	800236e <kalman_correction+0x706>
 80022e0:	bf800000 	.word	0xbf800000
    noise_R[i][i] = k->noise_a * k->noise_a;
 80022e4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80022e8:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 80022f2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80022f6:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	edd3 7a2d 	vldr	s15, [r3, #180]	@ 0xb4
 8002300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002304:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002308:	f5a3 7112 	sub.w	r1, r3, #584	@ 0x248
 800230c:	f8d7 283c 	ldr.w	r2, [r7, #2108]	@ 0x83c
 8002310:	4613      	mov	r3, r2
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	1a9b      	subs	r3, r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	edc3 7a00 	vstr	s15, [r3]
    noise_R[i + 3][i + 3] = k->noise_m * k->noise_m;
 800231e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002322:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	ed93 7a2e 	vldr	s14, [r3, #184]	@ 0xb8
 800232c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002330:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	edd3 7a2e 	vldr	s15, [r3, #184]	@ 0xb8
 800233a:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 800233e:	1cda      	adds	r2, r3, #3
 8002340:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 8002344:	1cd8      	adds	r0, r3, #3
 8002346:	ee67 7a27 	vmul.f32	s15, s14, s15
 800234a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800234e:	f5a3 7112 	sub.w	r1, r3, #584	@ 0x248
 8002352:	4613      	mov	r3, r2
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	4413      	add	r3, r2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	4403      	add	r3, r0
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	440b      	add	r3, r1
 8002360:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 3; i++) {
 8002364:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 8002368:	3301      	adds	r3, #1
 800236a:	f8c7 383c 	str.w	r3, [r7, #2108]	@ 0x83c
 800236e:	f8d7 383c 	ldr.w	r3, [r7, #2108]	@ 0x83c
 8002372:	2b02      	cmp	r3, #2
 8002374:	ddb6      	ble.n	80022e4 <kalman_correction+0x67c>
  }
  float Ht[6][6] = {0};
 8002376:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800237a:	f5a3 7336 	sub.w	r3, r3, #728	@ 0x2d8
 800237e:	4618      	mov	r0, r3
 8002380:	2390      	movs	r3, #144	@ 0x90
 8002382:	461a      	mov	r2, r3
 8002384:	2100      	movs	r1, #0
 8002386:	f00b fb5e 	bl	800da46 <memset>
  transpose6(H, Ht);
 800238a:	f507 62ae 	add.w	r2, r7, #1392	@ 0x570
 800238e:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fe3c 	bl	8001012 <transpose6>

  float U[6][6] = {0};
 800239a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800239e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80023a2:	4618      	mov	r0, r3
 80023a4:	2390      	movs	r3, #144	@ 0x90
 80023a6:	461a      	mov	r2, r3
 80023a8:	2100      	movs	r1, #0
 80023aa:	f00b fb4c 	bl	800da46 <memset>
  mat_mul6(P_est, Ht, U);
 80023ae:	f507 629c 	add.w	r2, r7, #1248	@ 0x4e0
 80023b2:	f507 61ae 	add.w	r1, r7, #1392	@ 0x570
 80023b6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80023ba:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 80023be:	6818      	ldr	r0, [r3, #0]
 80023c0:	f7fe feb7 	bl	8001132 <mat_mul6>

  float S[6][6] = {0};
 80023c4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80023c8:	f5a3 737e 	sub.w	r3, r3, #1016	@ 0x3f8
 80023cc:	4618      	mov	r0, r3
 80023ce:	2390      	movs	r3, #144	@ 0x90
 80023d0:	461a      	mov	r2, r3
 80023d2:	2100      	movs	r1, #0
 80023d4:	f00b fb37 	bl	800da46 <memset>
  mat_mul6(H, U, S);
 80023d8:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80023dc:	f507 619c 	add.w	r1, r7, #1248	@ 0x4e0
 80023e0:	f507 63d2 	add.w	r3, r7, #1680	@ 0x690
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fea4 	bl	8001132 <mat_mul6>
  mat_add6(S, noise_R, S);
 80023ea:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80023ee:	f507 61c0 	add.w	r1, r7, #1536	@ 0x600
 80023f2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7fe fef5 	bl	80011e6 <mat_add6>

  float L[6][6] = {0};
 80023fc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002400:	f5a3 6391 	sub.w	r3, r3, #1160	@ 0x488
 8002404:	4618      	mov	r0, r3
 8002406:	2390      	movs	r3, #144	@ 0x90
 8002408:	461a      	mov	r2, r3
 800240a:	2100      	movs	r1, #0
 800240c:	f00b fb1b 	bl	800da46 <memset>
  float Lt[6][6] = {0};
 8002410:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002414:	f5a3 63a3 	sub.w	r3, r3, #1304	@ 0x518
 8002418:	4618      	mov	r0, r3
 800241a:	2390      	movs	r3, #144	@ 0x90
 800241c:	461a      	mov	r2, r3
 800241e:	2100      	movs	r1, #0
 8002420:	f00b fb11 	bl	800da46 <memset>
  cholesky(S, L);
 8002424:	f507 7270 	add.w	r2, r7, #960	@ 0x3c0
 8002428:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800242c:	4611      	mov	r1, r2
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe ff69 	bl	8001306 <cholesky>
  transpose6(L, Lt);
 8002434:	f507 724c 	add.w	r2, r7, #816	@ 0x330
 8002438:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe fde7 	bl	8001012 <transpose6>

  // Forward Solve L * Y = U
  float Y[6][6] = {0};
 8002444:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002448:	f5a3 63b5 	sub.w	r3, r3, #1448	@ 0x5a8
 800244c:	4618      	mov	r0, r3
 800244e:	2390      	movs	r3, #144	@ 0x90
 8002450:	461a      	mov	r2, r3
 8002452:	2100      	movs	r1, #0
 8002454:	f00b faf7 	bl	800da46 <memset>
  for (int j = 0; j < 6; ++j) {
 8002458:	2300      	movs	r3, #0
 800245a:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 800245e:	e085      	b.n	800256c <kalman_correction+0x904>
    for (int i = 0; i < 6; ++i) {
 8002460:	2300      	movs	r3, #0
 8002462:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 8002466:	e078      	b.n	800255a <kalman_correction+0x8f2>
      float s = U[i][j];
 8002468:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800246c:	f5a3 715a 	sub.w	r1, r3, #872	@ 0x368
 8002470:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 8002474:	4613      	mov	r3, r2
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	4413      	add	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 800248c:	6013      	str	r3, [r2, #0]
      for (int k = 0; k < i; ++k) {
 800248e:	2300      	movs	r3, #0
 8002490:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 8002494:	e032      	b.n	80024fc <kalman_correction+0x894>
        s -= L[i][k] * U[k][j];
 8002496:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800249a:	f5a3 6191 	sub.w	r1, r3, #1160	@ 0x488
 800249e:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 80024a2:	4613      	mov	r3, r2
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	4413      	add	r3, r2
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	f8d7 282c 	ldr.w	r2, [r7, #2092]	@ 0x82c
 80024ae:	4413      	add	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	ed93 7a00 	vldr	s14, [r3]
 80024b8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80024bc:	f5a3 715a 	sub.w	r1, r3, #872	@ 0x368
 80024c0:	f8d7 282c 	ldr.w	r2, [r7, #2092]	@ 0x82c
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	edd3 7a00 	vldr	s15, [r3]
 80024da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024de:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80024e2:	ed93 7a00 	vldr	s14, [r3]
 80024e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ea:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 80024ee:	edc3 7a00 	vstr	s15, [r3]
      for (int k = 0; k < i; ++k) {
 80024f2:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80024f6:	3301      	adds	r3, #1
 80024f8:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 80024fc:	f8d7 282c 	ldr.w	r2, [r7, #2092]	@ 0x82c
 8002500:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8002504:	429a      	cmp	r2, r3
 8002506:	dbc6      	blt.n	8002496 <kalman_correction+0x82e>
      }
      Y[i][j] = s / L[i][i];
 8002508:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800250c:	f5a3 6191 	sub.w	r1, r3, #1160	@ 0x488
 8002510:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 8002514:	4613      	mov	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	ed93 7a00 	vldr	s14, [r3]
 8002522:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8002526:	edd3 6a00 	vldr	s13, [r3]
 800252a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800252e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002532:	f5a3 61b5 	sub.w	r1, r3, #1448	@ 0x5a8
 8002536:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 800253a:	4613      	mov	r3, r2
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	4413      	add	r3, r2
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	f8d7 2838 	ldr.w	r2, [r7, #2104]	@ 0x838
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 6; ++i) {
 8002550:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8002554:	3301      	adds	r3, #1
 8002556:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800255a:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800255e:	2b05      	cmp	r3, #5
 8002560:	dd82      	ble.n	8002468 <kalman_correction+0x800>
  for (int j = 0; j < 6; ++j) {
 8002562:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002566:	3301      	adds	r3, #1
 8002568:	f8c7 3838 	str.w	r3, [r7, #2104]	@ 0x838
 800256c:	f8d7 3838 	ldr.w	r3, [r7, #2104]	@ 0x838
 8002570:	2b05      	cmp	r3, #5
 8002572:	f77f af75 	ble.w	8002460 <kalman_correction+0x7f8>
    }
  }

  // Backward Solve L^T * K = Y
  float K[6][6] = {0};
 8002576:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800257a:	f5a3 63c7 	sub.w	r3, r3, #1592	@ 0x638
 800257e:	4618      	mov	r0, r3
 8002580:	2390      	movs	r3, #144	@ 0x90
 8002582:	461a      	mov	r2, r3
 8002584:	2100      	movs	r1, #0
 8002586:	f00b fa5e 	bl	800da46 <memset>
  for (int j = 0; j < 6; ++j) {
 800258a:	2300      	movs	r3, #0
 800258c:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 8002590:	e085      	b.n	800269e <kalman_correction+0xa36>
    for (int i = 5; i >= 0; --i) {
 8002592:	2305      	movs	r3, #5
 8002594:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 8002598:	e078      	b.n	800268c <kalman_correction+0xa24>
      float s = Y[i][j];
 800259a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800259e:	f5a3 61b5 	sub.w	r1, r3, #1448	@ 0x5a8
 80025a2:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 80025a6:	4613      	mov	r3, r2
 80025a8:	005b      	lsls	r3, r3, #1
 80025aa:	4413      	add	r3, r2
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	f8d7 2828 	ldr.w	r2, [r7, #2088]	@ 0x828
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	440b      	add	r3, r1
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80025be:	6013      	str	r3, [r2, #0]
      for (int k = i + 1; k < 6; ++k) {
 80025c0:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80025c4:	3301      	adds	r3, #1
 80025c6:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 80025ca:	e032      	b.n	8002632 <kalman_correction+0x9ca>
        s -= L[k][i] * K[k][j];
 80025cc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80025d0:	f5a3 6191 	sub.w	r1, r3, #1160	@ 0x488
 80025d4:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80025d8:	4613      	mov	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	4413      	add	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 80025e4:	4413      	add	r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	ed93 7a00 	vldr	s14, [r3]
 80025ee:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80025f2:	f5a3 61c7 	sub.w	r1, r3, #1592	@ 0x638
 80025f6:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 80025fa:	4613      	mov	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	f8d7 2828 	ldr.w	r2, [r7, #2088]	@ 0x828
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	440b      	add	r3, r1
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002614:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002618:	ed93 7a00 	vldr	s14, [r3]
 800261c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002620:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002624:	edc3 7a00 	vstr	s15, [r3]
      for (int k = i + 1; k < 6; ++k) {
 8002628:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 800262c:	3301      	adds	r3, #1
 800262e:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 8002632:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 8002636:	2b05      	cmp	r3, #5
 8002638:	ddc8      	ble.n	80025cc <kalman_correction+0x964>
      }
      K[i][j] = s / L[i][i];
 800263a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800263e:	f5a3 6191 	sub.w	r1, r3, #1160	@ 0x488
 8002642:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 8002646:	4613      	mov	r3, r2
 8002648:	00db      	lsls	r3, r3, #3
 800264a:	1a9b      	subs	r3, r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	440b      	add	r3, r1
 8002650:	ed93 7a00 	vldr	s14, [r3]
 8002654:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 8002658:	edd3 6a00 	vldr	s13, [r3]
 800265c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002660:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002664:	f5a3 61c7 	sub.w	r1, r3, #1592	@ 0x638
 8002668:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 800266c:	4613      	mov	r3, r2
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	4413      	add	r3, r2
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	f8d7 2828 	ldr.w	r2, [r7, #2088]	@ 0x828
 8002678:	4413      	add	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 5; i >= 0; --i) {
 8002682:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002686:	3b01      	subs	r3, #1
 8002688:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 800268c:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 8002690:	2b00      	cmp	r3, #0
 8002692:	da82      	bge.n	800259a <kalman_correction+0x932>
  for (int j = 0; j < 6; ++j) {
 8002694:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8002698:	3301      	adds	r3, #1
 800269a:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828
 800269e:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80026a2:	2b05      	cmp	r3, #5
 80026a4:	f77f af75 	ble.w	8002592 <kalman_correction+0x92a>
    }
  }

  // dx = K * r
  float dx[6] = {0};
 80026a8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80026ac:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 80026b0:	461a      	mov	r2, r3
 80026b2:	2300      	movs	r3, #0
 80026b4:	6013      	str	r3, [r2, #0]
 80026b6:	6053      	str	r3, [r2, #4]
 80026b8:	6093      	str	r3, [r2, #8]
 80026ba:	60d3      	str	r3, [r2, #12]
 80026bc:	6113      	str	r3, [r2, #16]
 80026be:	6153      	str	r3, [r2, #20]
  for (int i = 0; i < 6; ++i) {
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 80026c6:	e048      	b.n	800275a <kalman_correction+0xaf2>
    float s = 0.0f;
 80026c8:	f04f 0300 	mov.w	r3, #0
 80026cc:	f607 0214 	addw	r2, r7, #2068	@ 0x814
 80026d0:	6013      	str	r3, [r2, #0]
    for (int j = 0; j < 6; ++j) {
 80026d2:	2300      	movs	r3, #0
 80026d4:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
 80026d8:	e02a      	b.n	8002730 <kalman_correction+0xac8>
      s += K[i][j] * r[j];
 80026da:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80026de:	f5a3 61c7 	sub.w	r1, r3, #1592	@ 0x638
 80026e2:	f8d7 2818 	ldr.w	r2, [r7, #2072]	@ 0x818
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 80026f2:	4413      	add	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	440b      	add	r3, r1
 80026f8:	ed93 7a00 	vldr	s14, [r3]
 80026fc:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	f603 0348 	addw	r3, r3, #2120	@ 0x848
 8002706:	443b      	add	r3, r7
 8002708:	3b98      	subs	r3, #152	@ 0x98
 800270a:	edd3 7a00 	vldr	s15, [r3]
 800270e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002712:	f607 0314 	addw	r3, r7, #2068	@ 0x814
 8002716:	ed93 7a00 	vldr	s14, [r3]
 800271a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800271e:	f607 0314 	addw	r3, r7, #2068	@ 0x814
 8002722:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < 6; ++j) {
 8002726:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 800272a:	3301      	adds	r3, #1
 800272c:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
 8002730:	f8d7 3810 	ldr.w	r3, [r7, #2064]	@ 0x810
 8002734:	2b05      	cmp	r3, #5
 8002736:	ddd0      	ble.n	80026da <kalman_correction+0xa72>
    }
    dx[i] = s;
 8002738:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800273c:	f5a3 62ca 	sub.w	r2, r3, #1616	@ 0x650
 8002740:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	f607 0214 	addw	r2, r7, #2068	@ 0x814
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 6; ++i) {
 8002750:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 8002754:	3301      	adds	r3, #1
 8002756:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 800275a:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 800275e:	2b05      	cmp	r3, #5
 8002760:	ddb2      	ble.n	80026c8 <kalman_correction+0xa60>
  }

  float dth[3] = {dx[0], dx[1], dx[2]};
 8002762:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002766:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002770:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800277a:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002784:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 8002788:	605a      	str	r2, [r3, #4]
 800278a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800278e:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 8002792:	689a      	ldr	r2, [r3, #8]
 8002794:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002798:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 800279c:	609a      	str	r2, [r3, #8]
  float db[3] = {dx[3], dx[4], dx[5]};
 800279e:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027a2:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027ac:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027b6:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027c0:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 80027c4:	605a      	str	r2, [r3, #4]
 80027c6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027ca:	f5a3 63ca 	sub.w	r3, r3, #1616	@ 0x650
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027d4:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 80027d8:	609a      	str	r2, [r3, #8]

  float dq[4] = {1, 0.5f * dth[0], 0.5f * dth[1], 0.5f * dth[2]};
 80027da:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027de:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80027e2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80027ec:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 80027f0:	edd3 7a00 	vldr	s15, [r3]
 80027f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80027f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027fc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002800:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002804:	edc3 7a01 	vstr	s15, [r3, #4]
 8002808:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800280c:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 8002810:	edd3 7a01 	vldr	s15, [r3, #4]
 8002814:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800281c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002820:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002824:	edc3 7a02 	vstr	s15, [r3, #8]
 8002828:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800282c:	f2a3 635c 	subw	r3, r3, #1628	@ 0x65c
 8002830:	edd3 7a02 	vldr	s15, [r3, #8]
 8002834:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800283c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002840:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002844:	edc3 7a03 	vstr	s15, [r3, #12]
  float qk[4];
  qk[0] = (k->q[0] * dq[0]) - (dq[1] * k->q[1]) - (dq[2] * k->q[2]) -
 8002848:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800284c:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	ed93 7a00 	vldr	s14, [r3]
 8002856:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800285a:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002866:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800286a:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 800286e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002872:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002876:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002880:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002884:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002888:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800288c:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002890:	edd3 6a02 	vldr	s13, [r3, #8]
 8002894:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002898:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	edd3 7a02 	vldr	s15, [r3, #8]
 80028a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a6:	ee37 7a67 	vsub.f32	s14, s14, s15
          (dq[3] * k->q[3]);
 80028aa:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028ae:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80028b2:	edd3 6a03 	vldr	s13, [r3, #12]
 80028b6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028ba:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	edd3 7a03 	vldr	s15, [r3, #12]
 80028c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[0] = (k->q[0] * dq[0]) - (dq[1] * k->q[1]) - (dq[2] * k->q[2]) -
 80028c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028cc:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028d0:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 80028d4:	edc3 7a00 	vstr	s15, [r3]
  qk[1] = (dq[0] * k->q[1]) + (dq[1] * k->q[0]) + (dq[2] * k->q[3]) -
 80028d8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028dc:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80028e0:	ed93 7a00 	vldr	s14, [r3]
 80028e4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028e8:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80028f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028f6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80028fa:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80028fe:	edd3 6a01 	vldr	s13, [r3, #4]
 8002902:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002906:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002914:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002918:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800291c:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002920:	edd3 6a02 	vldr	s13, [r3, #8]
 8002924:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002928:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002936:	ee37 7a27 	vadd.f32	s14, s14, s15
          (dq[3] * k->q[2]);
 800293a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800293e:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002942:	edd3 6a03 	vldr	s13, [r3, #12]
 8002946:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800294a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	edd3 7a02 	vldr	s15, [r3, #8]
 8002954:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[1] = (dq[0] * k->q[1]) + (dq[1] * k->q[0]) + (dq[2] * k->q[3]) -
 8002958:	ee77 7a67 	vsub.f32	s15, s14, s15
 800295c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002960:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002964:	edc3 7a01 	vstr	s15, [r3, #4]
  qk[2] = (dq[0] * k->q[2]) - (dq[1] * k->q[3]) + (dq[2] * k->q[0]) +
 8002968:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800296c:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002970:	ed93 7a00 	vldr	s14, [r3]
 8002974:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002978:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002982:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002986:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 800298a:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 800298e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002992:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002996:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	edd3 7a03 	vldr	s15, [r3, #12]
 80029a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029a8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029ac:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80029b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80029b4:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029b8:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029c6:	ee37 7a27 	vadd.f32	s14, s14, s15
          (dq[3] * k->q[1]);
 80029ca:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029ce:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 80029d2:	edd3 6a03 	vldr	s13, [r3, #12]
 80029d6:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029da:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80029e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[2] = (dq[0] * k->q[2]) - (dq[1] * k->q[3]) + (dq[2] * k->q[0]) +
 80029e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ec:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029f0:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 80029f4:	edc3 7a02 	vstr	s15, [r3, #8]
  qk[3] = (dq[0] * k->q[3]) + (dq[1] * k->q[2]) - (dq[2] * k->q[1]) +
 80029f8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 80029fc:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002a00:	ed93 7a00 	vldr	s14, [r3]
 8002a04:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a08:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002a12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a16:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a1a:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002a1e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002a22:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a26:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002a30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a38:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a3c:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002a40:	edd3 6a02 	vldr	s13, [r3, #8]
 8002a44:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a48:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a56:	ee37 7a67 	vsub.f32	s14, s14, s15
          (dq[3] * k->q[0]);
 8002a5a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a5e:	f5a3 63cf 	sub.w	r3, r3, #1656	@ 0x678
 8002a62:	edd3 6a03 	vldr	s13, [r3, #12]
 8002a66:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a6a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	edd3 7a00 	vldr	s15, [r3]
 8002a74:	ee66 7aa7 	vmul.f32	s15, s13, s15
  qk[3] = (dq[0] * k->q[3]) + (dq[1] * k->q[2]) - (dq[2] * k->q[1]) +
 8002a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a7c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002a80:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002a84:	edc3 7a03 	vstr	s15, [r3, #12]

  float mag_q = magnitudeq(qk);
 8002a88:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f7fe fa4a 	bl	8000f26 <magnitudeq>
 8002a92:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002a96:	ed83 0a00 	vstr	s0, [r3]
  mag_q = 1 / mag_q;
 8002a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a9e:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002aa2:	ed93 7a00 	vldr	s14, [r3]
 8002aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aaa:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002aae:	edc3 7a00 	vstr	s15, [r3]
  k->q[0] = qk[0] * mag_q;
 8002ab2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002ab6:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002aba:	ed93 7a00 	vldr	s14, [r3]
 8002abe:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002ac2:	edd3 7a00 	vldr	s15, [r3]
 8002ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aca:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002ace:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	edc3 7a00 	vstr	s15, [r3]
  k->q[1] = qk[1] * mag_q;
 8002ad8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002adc:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002ae0:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ae4:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002af4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	edc3 7a01 	vstr	s15, [r3, #4]
  k->q[2] = qk[2] * mag_q;
 8002afe:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b02:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002b06:	ed93 7a02 	vldr	s14, [r3, #8]
 8002b0a:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002b0e:	edd3 7a00 	vldr	s15, [r3]
 8002b12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b16:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b1a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	edc3 7a02 	vstr	s15, [r3, #8]
  k->q[3] = qk[3] * mag_q;
 8002b24:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b28:	f5a3 63d1 	sub.w	r3, r3, #1672	@ 0x688
 8002b2c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b30:	f607 0304 	addw	r3, r7, #2052	@ 0x804
 8002b34:	edd3 7a00 	vldr	s15, [r3]
 8002b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3c:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b40:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	edc3 7a03 	vstr	s15, [r3, #12]

  k->b[0] += db[0];
 8002b4a:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b4e:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b58:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b5c:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 8002b60:	edd3 7a00 	vldr	s15, [r3]
 8002b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b68:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b6c:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	edc3 7a04 	vstr	s15, [r3, #16]
  k->b[1] += db[1];
 8002b76:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b7a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	ed93 7a05 	vldr	s14, [r3, #20]
 8002b84:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b88:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 8002b8c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b94:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002b98:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	edc3 7a05 	vstr	s15, [r3, #20]
  k->b[2] += db[2];
 8002ba2:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002ba6:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	ed93 7a06 	vldr	s14, [r3, #24]
 8002bb0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002bb4:	f5a3 63cd 	sub.w	r3, r3, #1640	@ 0x668
 8002bb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc0:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002bc4:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	edc3 7a06 	vstr	s15, [r3, #24]

  float Kt[6][6], UKt[6][6], P_new[6][6];
  ;
  transpose6(K, Kt);
 8002bce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8002bd2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002bd6:	4611      	mov	r1, r2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7fe fa1a 	bl	8001012 <transpose6>
  mat_mul6(U, Kt, UKt);
 8002bde:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 8002be2:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8002be6:	f507 639c 	add.w	r3, r7, #1248	@ 0x4e0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe faa1 	bl	8001132 <mat_mul6>
  mat_sub6(P_est, UKt, P_new);
 8002bf0:	f107 0210 	add.w	r2, r7, #16
 8002bf4:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 8002bf8:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002bfc:	f6a3 0348 	subw	r3, r3, #2120	@ 0x848
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	f7fe fb38 	bl	8001276 <mat_sub6>

  for (int i = 0; i < 6; i++) {
 8002c06:	2300      	movs	r3, #0
 8002c08:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8002c0c:	e034      	b.n	8002c78 <kalman_correction+0x1010>
    for (int j = 0; j < 6; j++) {
 8002c0e:	2300      	movs	r3, #0
 8002c10:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 8002c14:	e027      	b.n	8002c66 <kalman_correction+0xffe>
      k->P[i][j] = P_new[i][j];
 8002c16:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002c1a:	f6a3 0138 	subw	r1, r3, #2104	@ 0x838
 8002c1e:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 8002c2e:	4413      	add	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	440b      	add	r3, r1
 8002c34:	6819      	ldr	r1, [r3, #0]
 8002c36:	f607 0348 	addw	r3, r7, #2120	@ 0x848
 8002c3a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 8002c3e:	6818      	ldr	r0, [r3, #0]
 8002c40:	f8d7 280c 	ldr.w	r2, [r7, #2060]	@ 0x80c
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	f8d7 2808 	ldr.w	r2, [r7, #2056]	@ 0x808
 8002c50:	4413      	add	r3, r2
 8002c52:	3306      	adds	r3, #6
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	4403      	add	r3, r0
 8002c58:	3304      	adds	r3, #4
 8002c5a:	6019      	str	r1, [r3, #0]
    for (int j = 0; j < 6; j++) {
 8002c5c:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002c60:	3301      	adds	r3, #1
 8002c62:	f8c7 3808 	str.w	r3, [r7, #2056]	@ 0x808
 8002c66:	f8d7 3808 	ldr.w	r3, [r7, #2056]	@ 0x808
 8002c6a:	2b05      	cmp	r3, #5
 8002c6c:	ddd3      	ble.n	8002c16 <kalman_correction+0xfae>
  for (int i = 0; i < 6; i++) {
 8002c6e:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002c72:	3301      	adds	r3, #1
 8002c74:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
 8002c78:	f8d7 380c 	ldr.w	r3, [r7, #2060]	@ 0x80c
 8002c7c:	2b05      	cmp	r3, #5
 8002c7e:	ddc6      	ble.n	8002c0e <kalman_correction+0xfa6>
    }
  }
}
 8002c80:	bf00      	nop
 8002c82:	bf00      	nop
 8002c84:	f607 074c 	addw	r7, r7, #2124	@ 0x84c
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd90      	pop	{r4, r7, pc}

08002c8c <tca_ch>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline void tca_ch(uint8_t channel) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Master_Transmit(&hi2c1, (0x70u << 1), &channel, 1, 100);
 8002c96:	1dfa      	adds	r2, r7, #7
 8002c98:	2364      	movs	r3, #100	@ 0x64
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	21e0      	movs	r1, #224	@ 0xe0
 8002ca0:	4803      	ldr	r0, [pc, #12]	@ (8002cb0 <tca_ch+0x24>)
 8002ca2:	f001 fe19 	bl	80048d8 <HAL_I2C_Master_Transmit>
}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	240000a4 	.word	0x240000a4

08002cb4 <bno055_i2c_read>:
static inline uint32_t tim_get_arr(TIM_HandleTypeDef *htim) {
  return __HAL_TIM_GET_AUTORELOAD(htim);
}
static inline s8 bno055_i2c_read(uint8_t dev_addr, uint8_t reg_addr,
                                 uint8_t *reg_data, uint8_t sz) {
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af04      	add	r7, sp, #16
 8002cba:	603a      	str	r2, [r7, #0]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	71bb      	strb	r3, [r7, #6]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	717b      	strb	r3, [r7, #5]
  if (HAL_I2C_Mem_Read(&hi2c1, dev_addr, reg_addr, I2C_MEMADD_SIZE_8BIT,
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	b299      	uxth	r1, r3
 8002cce:	79bb      	ldrb	r3, [r7, #6]
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	797b      	ldrb	r3, [r7, #5]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002cda:	9002      	str	r0, [sp, #8]
 8002cdc:	9301      	str	r3, [sp, #4]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	4806      	ldr	r0, [pc, #24]	@ (8002d00 <bno055_i2c_read+0x4c>)
 8002ce6:	f002 f823 	bl	8004d30 <HAL_I2C_Mem_Read>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <bno055_i2c_read+0x40>
                       reg_data, sz, 500) == HAL_OK) {
    return 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	e001      	b.n	8002cf8 <bno055_i2c_read+0x44>
  }
  return -1;
 8002cf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3708      	adds	r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	240000a4 	.word	0x240000a4

08002d04 <bno055_i2c_write>:

static inline s8 bno055_i2c_write(uint8_t dev_addr, uint8_t reg_addr,
                                  uint8_t *reg_data, uint8_t sz) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af04      	add	r7, sp, #16
 8002d0a:	603a      	str	r2, [r7, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]
 8002d12:	460b      	mov	r3, r1
 8002d14:	71bb      	strb	r3, [r7, #6]
 8002d16:	4613      	mov	r3, r2
 8002d18:	717b      	strb	r3, [r7, #5]
  if (HAL_I2C_Mem_Write(&hi2c1, dev_addr, reg_addr, I2C_MEMADD_SIZE_8BIT,
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	b299      	uxth	r1, r3
 8002d1e:	79bb      	ldrb	r3, [r7, #6]
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	797b      	ldrb	r3, [r7, #5]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002d2a:	9002      	str	r0, [sp, #8]
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	9300      	str	r3, [sp, #0]
 8002d32:	2301      	movs	r3, #1
 8002d34:	4806      	ldr	r0, [pc, #24]	@ (8002d50 <bno055_i2c_write+0x4c>)
 8002d36:	f001 fee7 	bl	8004b08 <HAL_I2C_Mem_Write>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <bno055_i2c_write+0x40>
                        reg_data, sz, 500) == HAL_OK) {
    return 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	e001      	b.n	8002d48 <bno055_i2c_write+0x44>
  }
  return -1;
 8002d44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	240000a4 	.word	0x240000a4

08002d54 <quat_to_yaw>:
static inline float quat_to_yaw(const float q[4]) {
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  float s2 = 2 * (q[0] * q[3] + q[1] * q[2]);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	ed93 7a00 	vldr	s14, [r3]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	330c      	adds	r3, #12
 8002d66:	edd3 7a00 	vldr	s15, [r3]
 8002d6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3304      	adds	r3, #4
 8002d72:	edd3 6a00 	vldr	s13, [r3]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	3308      	adds	r3, #8
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d8a:	edc7 7a03 	vstr	s15, [r7, #12]
  float c2 = 1 - 2 * (q[2] * q[2] + q[3] * q[3]);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	3308      	adds	r3, #8
 8002d92:	ed93 7a00 	vldr	s14, [r3]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3308      	adds	r3, #8
 8002d9a:	edd3 7a00 	vldr	s15, [r3]
 8002d9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	330c      	adds	r3, #12
 8002da6:	edd3 6a00 	vldr	s13, [r3]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	330c      	adds	r3, #12
 8002dae:	edd3 7a00 	vldr	s15, [r3]
 8002db2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002dbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dc6:	edc7 7a02 	vstr	s15, [r7, #8]
  return atan2f(s2, c2);
 8002dca:	edd7 0a02 	vldr	s1, [r7, #8]
 8002dce:	ed97 0a03 	vldr	s0, [r7, #12]
 8002dd2:	f00b fd75 	bl	800e8c0 <atan2f>
 8002dd6:	eef0 7a40 	vmov.f32	s15, s0
}
 8002dda:	eeb0 0a67 	vmov.f32	s0, s15
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	0000      	movs	r0, r0
	...

08002de8 <wrap_pi>:

static inline float wrap_pi(float a) {
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	ed87 0a01 	vstr	s0, [r7, #4]
  // wrap to (-pi, pi]
  while (a <= -M_PI)
 8002df2:	e00b      	b.n	8002e0c <wrap_pi+0x24>
    a += 2.0f * M_PI;
 8002df4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002df8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002dfc:	ed9f 6b1a 	vldr	d6, [pc, #104]	@ 8002e68 <wrap_pi+0x80>
 8002e00:	ee37 7b06 	vadd.f64	d7, d7, d6
 8002e04:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e08:	edc7 7a01 	vstr	s15, [r7, #4]
  while (a <= -M_PI)
 8002e0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e10:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e14:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 8002e70 <wrap_pi+0x88>
 8002e18:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e20:	d9e8      	bls.n	8002df4 <wrap_pi+0xc>
  while (a > M_PI)
 8002e22:	e00b      	b.n	8002e3c <wrap_pi+0x54>
    a -= 2.0f * M_PI;
 8002e24:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e2c:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8002e68 <wrap_pi+0x80>
 8002e30:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002e34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e38:	edc7 7a01 	vstr	s15, [r7, #4]
  while (a > M_PI)
 8002e3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e44:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 8002e78 <wrap_pi+0x90>
 8002e48:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e50:	dce8      	bgt.n	8002e24 <wrap_pi+0x3c>
  return a;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	ee07 3a90 	vmov	s15, r3
}
 8002e58:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	54442d18 	.word	0x54442d18
 8002e6c:	401921fb 	.word	0x401921fb
 8002e70:	54442d18 	.word	0x54442d18
 8002e74:	c00921fb 	.word	0xc00921fb
 8002e78:	54442d18 	.word	0x54442d18
 8002e7c:	400921fb 	.word	0x400921fb

08002e80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002e84:	f000 fc44 	bl	8003710 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e88:	f001 f8dc 	bl	8004044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e8c:	f000 f824 	bl	8002ed8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  htim1.Init.Period = 65535;
 8002e90:	4b0d      	ldr	r3, [pc, #52]	@ (8002ec8 <main+0x48>)
 8002e92:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002e96:	60da      	str	r2, [r3, #12]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e98:	f000 f9da 	bl	8003250 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002e9c:	f000 f888 	bl	8002fb0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002ea0:	f000 f8c6 	bl	8003030 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8002ea4:	f000 f988 	bl	80031b8 <MX_USART1_UART_Init>
  MX_FATFS_Init();
 8002ea8:	f007 fe00 	bl	800aaac <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002eac:	f007 ff08 	bl	800acc0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002eb0:	4a06      	ldr	r2, [pc, #24]	@ (8002ecc <main+0x4c>)
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4806      	ldr	r0, [pc, #24]	@ (8002ed0 <main+0x50>)
 8002eb6:	f007 ff4d 	bl	800ad54 <osThreadNew>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	4a05      	ldr	r2, [pc, #20]	@ (8002ed4 <main+0x54>)
 8002ebe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002ec0:	f007 ff22 	bl	800ad08 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8002ec4:	bf00      	nop
 8002ec6:	e7fd      	b.n	8002ec4 <main+0x44>
 8002ec8:	240000f8 	.word	0x240000f8
 8002ecc:	0800f748 	.word	0x0800f748
 8002ed0:	080033e1 	.word	0x080033e1
 8002ed4:	240001d8 	.word	0x240001d8

08002ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b09c      	sub	sp, #112	@ 0x70
 8002edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ee2:	224c      	movs	r2, #76	@ 0x4c
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f00a fdad 	bl	800da46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	2220      	movs	r2, #32
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f00a fda7 	bl	800da46 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002ef8:	2002      	movs	r0, #2
 8002efa:	f002 fb8d 	bl	8005618 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002efe:	2300      	movs	r3, #0
 8002f00:	603b      	str	r3, [r7, #0]
 8002f02:	4b29      	ldr	r3, [pc, #164]	@ (8002fa8 <SystemClock_Config+0xd0>)
 8002f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f06:	4a28      	ldr	r2, [pc, #160]	@ (8002fa8 <SystemClock_Config+0xd0>)
 8002f08:	f023 0301 	bic.w	r3, r3, #1
 8002f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002f0e:	4b26      	ldr	r3, [pc, #152]	@ (8002fa8 <SystemClock_Config+0xd0>)
 8002f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	603b      	str	r3, [r7, #0]
 8002f18:	4b24      	ldr	r3, [pc, #144]	@ (8002fac <SystemClock_Config+0xd4>)
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002f20:	4a22      	ldr	r2, [pc, #136]	@ (8002fac <SystemClock_Config+0xd4>)
 8002f22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f26:	6193      	str	r3, [r2, #24]
 8002f28:	4b20      	ldr	r3, [pc, #128]	@ (8002fac <SystemClock_Config+0xd4>)
 8002f2a:	699b      	ldr	r3, [r3, #24]
 8002f2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002f30:	603b      	str	r3, [r7, #0]
 8002f32:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002f34:	bf00      	nop
 8002f36:	4b1d      	ldr	r3, [pc, #116]	@ (8002fac <SystemClock_Config+0xd4>)
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f42:	d1f8      	bne.n	8002f36 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f44:	2302      	movs	r3, #2
 8002f46:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f4c:	2340      	movs	r3, #64	@ 0x40
 8002f4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002f50:	2300      	movs	r3, #0
 8002f52:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f002 fb97 	bl	800568c <HAL_RCC_OscConfig>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002f64:	f000 fc12 	bl	800378c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f68:	233f      	movs	r3, #63	@ 0x3f
 8002f6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002f74:	2300      	movs	r3, #0
 8002f76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002f7c:	2340      	movs	r3, #64	@ 0x40
 8002f7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002f80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002f86:	2300      	movs	r3, #0
 8002f88:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f002 ffd6 	bl	8005f40 <HAL_RCC_ClockConfig>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002f9a:	f000 fbf7 	bl	800378c <Error_Handler>
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	3770      	adds	r7, #112	@ 0x70
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	58000400 	.word	0x58000400
 8002fac:	58024800 	.word	0x58024800

08002fb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fb6:	4a1c      	ldr	r2, [pc, #112]	@ (8003028 <MX_I2C1_Init+0x78>)
 8002fb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8002fba:	4b1a      	ldr	r3, [pc, #104]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800302c <MX_I2C1_Init+0x7c>)
 8002fbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002fc0:	4b18      	ldr	r3, [pc, #96]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fc6:	4b17      	ldr	r3, [pc, #92]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fc8:	2201      	movs	r2, #1
 8002fca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fcc:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002fd2:	4b14      	ldr	r3, [pc, #80]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002fd8:	4b12      	ldr	r3, [pc, #72]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fde:	4b11      	ldr	r3, [pc, #68]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fea:	480e      	ldr	r0, [pc, #56]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002fec:	f001 fbd8 	bl	80047a0 <HAL_I2C_Init>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ff6:	f000 fbc9 	bl	800378c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ffa:	2100      	movs	r1, #0
 8002ffc:	4809      	ldr	r0, [pc, #36]	@ (8003024 <MX_I2C1_Init+0x74>)
 8002ffe:	f002 fa73 	bl	80054e8 <HAL_I2CEx_ConfigAnalogFilter>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003008:	f000 fbc0 	bl	800378c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800300c:	2100      	movs	r1, #0
 800300e:	4805      	ldr	r0, [pc, #20]	@ (8003024 <MX_I2C1_Init+0x74>)
 8003010:	f002 fab5 	bl	800557e <HAL_I2CEx_ConfigDigitalFilter>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800301a:	f000 fbb7 	bl	800378c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800301e:	bf00      	nop
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	240000a4 	.word	0x240000a4
 8003028:	40005400 	.word	0x40005400
 800302c:	00707cbb 	.word	0x00707cbb

08003030 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b09a      	sub	sp, #104	@ 0x68
 8003034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003036:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800303a:	2200      	movs	r2, #0
 800303c:	601a      	str	r2, [r3, #0]
 800303e:	605a      	str	r2, [r3, #4]
 8003040:	609a      	str	r2, [r3, #8]
 8003042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003044:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003048:	2200      	movs	r2, #0
 800304a:	601a      	str	r2, [r3, #0]
 800304c:	605a      	str	r2, [r3, #4]
 800304e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003050:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	611a      	str	r2, [r3, #16]
 8003060:	615a      	str	r2, [r3, #20]
 8003062:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003064:	1d3b      	adds	r3, r7, #4
 8003066:	222c      	movs	r2, #44	@ 0x2c
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f00a fceb 	bl	800da46 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003070:	4b4f      	ldr	r3, [pc, #316]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003072:	4a50      	ldr	r2, [pc, #320]	@ (80031b4 <MX_TIM1_Init+0x184>)
 8003074:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003076:	4b4e      	ldr	r3, [pc, #312]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003078:	2200      	movs	r2, #0
 800307a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800307c:	4b4c      	ldr	r3, [pc, #304]	@ (80031b0 <MX_TIM1_Init+0x180>)
 800307e:	2200      	movs	r2, #0
 8003080:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003082:	4b4b      	ldr	r3, [pc, #300]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003084:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003088:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800308a:	4b49      	ldr	r3, [pc, #292]	@ (80031b0 <MX_TIM1_Init+0x180>)
 800308c:	2200      	movs	r2, #0
 800308e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003090:	4b47      	ldr	r3, [pc, #284]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003092:	2200      	movs	r2, #0
 8003094:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003096:	4b46      	ldr	r3, [pc, #280]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003098:	2200      	movs	r2, #0
 800309a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800309c:	4844      	ldr	r0, [pc, #272]	@ (80031b0 <MX_TIM1_Init+0x180>)
 800309e:	f005 f949 	bl	8008334 <HAL_TIM_Base_Init>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80030a8:	f000 fb70 	bl	800378c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030b2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80030b6:	4619      	mov	r1, r3
 80030b8:	483d      	ldr	r0, [pc, #244]	@ (80031b0 <MX_TIM1_Init+0x180>)
 80030ba:	f005 fd97 	bl	8008bec <HAL_TIM_ConfigClockSource>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d001      	beq.n	80030c8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80030c4:	f000 fb62 	bl	800378c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80030c8:	4839      	ldr	r0, [pc, #228]	@ (80031b0 <MX_TIM1_Init+0x180>)
 80030ca:	f005 fa03 	bl	80084d4 <HAL_TIM_PWM_Init>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80030d4:	f000 fb5a 	bl	800378c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030d8:	2300      	movs	r3, #0
 80030da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80030dc:	2300      	movs	r3, #0
 80030de:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e0:	2300      	movs	r3, #0
 80030e2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80030e4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80030e8:	4619      	mov	r1, r3
 80030ea:	4831      	ldr	r0, [pc, #196]	@ (80031b0 <MX_TIM1_Init+0x180>)
 80030ec:	f006 fad8 	bl	80096a0 <HAL_TIMEx_MasterConfigSynchronization>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80030f6:	f000 fb49 	bl	800378c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030fa:	2360      	movs	r3, #96	@ 0x60
 80030fc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80030fe:	2300      	movs	r3, #0
 8003100:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003102:	2300      	movs	r3, #0
 8003104:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003106:	2300      	movs	r3, #0
 8003108:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800310a:	2300      	movs	r3, #0
 800310c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800310e:	2300      	movs	r3, #0
 8003110:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003116:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800311a:	2200      	movs	r2, #0
 800311c:	4619      	mov	r1, r3
 800311e:	4824      	ldr	r0, [pc, #144]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003120:	f005 fc50 	bl	80089c4 <HAL_TIM_PWM_ConfigChannel>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800312a:	f000 fb2f 	bl	800378c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800312e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003132:	2204      	movs	r2, #4
 8003134:	4619      	mov	r1, r3
 8003136:	481e      	ldr	r0, [pc, #120]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003138:	f005 fc44 	bl	80089c4 <HAL_TIM_PWM_ConfigChannel>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d001      	beq.n	8003146 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8003142:	f000 fb23 	bl	800378c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003146:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800314a:	2208      	movs	r2, #8
 800314c:	4619      	mov	r1, r3
 800314e:	4818      	ldr	r0, [pc, #96]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003150:	f005 fc38 	bl	80089c4 <HAL_TIM_PWM_ConfigChannel>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800315a:	f000 fb17 	bl	800378c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800315e:	2300      	movs	r3, #0
 8003160:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003162:	2300      	movs	r3, #0
 8003164:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003166:	2300      	movs	r3, #0
 8003168:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800316a:	2300      	movs	r3, #0
 800316c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800316e:	2300      	movs	r3, #0
 8003170:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003172:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003176:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003178:	2300      	movs	r3, #0
 800317a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800317c:	2300      	movs	r3, #0
 800317e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003180:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003184:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003186:	2300      	movs	r3, #0
 8003188:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800318a:	2300      	movs	r3, #0
 800318c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	4619      	mov	r1, r3
 8003192:	4807      	ldr	r0, [pc, #28]	@ (80031b0 <MX_TIM1_Init+0x180>)
 8003194:	f006 fb12 	bl	80097bc <HAL_TIMEx_ConfigBreakDeadTime>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800319e:	f000 faf5 	bl	800378c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80031a2:	4803      	ldr	r0, [pc, #12]	@ (80031b0 <MX_TIM1_Init+0x180>)
 80031a4:	f000 fc8e 	bl	8003ac4 <HAL_TIM_MspPostInit>

}
 80031a8:	bf00      	nop
 80031aa:	3768      	adds	r7, #104	@ 0x68
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	240000f8 	.word	0x240000f8
 80031b4:	40010000 	.word	0x40010000

080031b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031bc:	4b22      	ldr	r3, [pc, #136]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031be:	4a23      	ldr	r2, [pc, #140]	@ (800324c <MX_USART1_UART_Init+0x94>)
 80031c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80031c2:	4b21      	ldr	r3, [pc, #132]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031de:	220c      	movs	r2, #12
 80031e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031e2:	4b19      	ldr	r3, [pc, #100]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031e8:	4b17      	ldr	r3, [pc, #92]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031ee:	4b16      	ldr	r3, [pc, #88]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80031f4:	4b14      	ldr	r3, [pc, #80]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031f6:	2200      	movs	r2, #0
 80031f8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031fa:	4b13      	ldr	r3, [pc, #76]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003200:	4811      	ldr	r0, [pc, #68]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 8003202:	f006 fb77 	bl	80098f4 <HAL_UART_Init>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d001      	beq.n	8003210 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800320c:	f000 fabe 	bl	800378c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003210:	2100      	movs	r1, #0
 8003212:	480d      	ldr	r0, [pc, #52]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 8003214:	f007 fb7f 	bl	800a916 <HAL_UARTEx_SetTxFifoThreshold>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800321e:	f000 fab5 	bl	800378c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003222:	2100      	movs	r1, #0
 8003224:	4808      	ldr	r0, [pc, #32]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 8003226:	f007 fbb4 	bl	800a992 <HAL_UARTEx_SetRxFifoThreshold>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003230:	f000 faac 	bl	800378c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003234:	4804      	ldr	r0, [pc, #16]	@ (8003248 <MX_USART1_UART_Init+0x90>)
 8003236:	f007 fb35 	bl	800a8a4 <HAL_UARTEx_DisableFifoMode>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003240:	f000 faa4 	bl	800378c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}
 8003248:	24000144 	.word	0x24000144
 800324c:	40011000 	.word	0x40011000

08003250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08c      	sub	sp, #48	@ 0x30
 8003254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003256:	f107 031c 	add.w	r3, r7, #28
 800325a:	2200      	movs	r2, #0
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	609a      	str	r2, [r3, #8]
 8003262:	60da      	str	r2, [r3, #12]
 8003264:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003266:	4b58      	ldr	r3, [pc, #352]	@ (80033c8 <MX_GPIO_Init+0x178>)
 8003268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800326c:	4a56      	ldr	r2, [pc, #344]	@ (80033c8 <MX_GPIO_Init+0x178>)
 800326e:	f043 0320 	orr.w	r3, r3, #32
 8003272:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003276:	4b54      	ldr	r3, [pc, #336]	@ (80033c8 <MX_GPIO_Init+0x178>)
 8003278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800327c:	f003 0320 	and.w	r3, r3, #32
 8003280:	61bb      	str	r3, [r7, #24]
 8003282:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003284:	4b50      	ldr	r3, [pc, #320]	@ (80033c8 <MX_GPIO_Init+0x178>)
 8003286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800328a:	4a4f      	ldr	r2, [pc, #316]	@ (80033c8 <MX_GPIO_Init+0x178>)
 800328c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003290:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003294:	4b4c      	ldr	r3, [pc, #304]	@ (80033c8 <MX_GPIO_Init+0x178>)
 8003296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800329a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a2:	4b49      	ldr	r3, [pc, #292]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032a8:	4a47      	ldr	r2, [pc, #284]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032aa:	f043 0302 	orr.w	r3, r3, #2
 80032ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032b2:	4b45      	ldr	r3, [pc, #276]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032b8:	f003 0302 	and.w	r3, r3, #2
 80032bc:	613b      	str	r3, [r7, #16]
 80032be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032c0:	4b41      	ldr	r3, [pc, #260]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032c6:	4a40      	ldr	r2, [pc, #256]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032c8:	f043 0308 	orr.w	r3, r3, #8
 80032cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032d0:	4b3d      	ldr	r3, [pc, #244]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	60fb      	str	r3, [r7, #12]
 80032dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032de:	4b3a      	ldr	r3, [pc, #232]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032e4:	4a38      	ldr	r2, [pc, #224]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032e6:	f043 0301 	orr.w	r3, r3, #1
 80032ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032ee:	4b36      	ldr	r3, [pc, #216]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80032fc:	4b32      	ldr	r3, [pc, #200]	@ (80033c8 <MX_GPIO_Init+0x178>)
 80032fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003302:	4a31      	ldr	r2, [pc, #196]	@ (80033c8 <MX_GPIO_Init+0x178>)
 8003304:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800330c:	4b2e      	ldr	r3, [pc, #184]	@ (80033c8 <MX_GPIO_Init+0x178>)
 800330e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003316:	607b      	str	r3, [r7, #4]
 8003318:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_9, GPIO_PIN_RESET);
 800331a:	2200      	movs	r2, #0
 800331c:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8003320:	482a      	ldr	r0, [pc, #168]	@ (80033cc <MX_GPIO_Init+0x17c>)
 8003322:	f001 fa23 	bl	800476c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_2, GPIO_PIN_RESET);
 8003326:	2200      	movs	r2, #0
 8003328:	f242 0104 	movw	r1, #8196	@ 0x2004
 800332c:	4828      	ldr	r0, [pc, #160]	@ (80033d0 <MX_GPIO_Init+0x180>)
 800332e:	f001 fa1d 	bl	800476c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 8003332:	2200      	movs	r2, #0
 8003334:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003338:	4826      	ldr	r0, [pc, #152]	@ (80033d4 <MX_GPIO_Init+0x184>)
 800333a:	f001 fa17 	bl	800476c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800333e:	2200      	movs	r2, #0
 8003340:	2140      	movs	r1, #64	@ 0x40
 8003342:	4825      	ldr	r0, [pc, #148]	@ (80033d8 <MX_GPIO_Init+0x188>)
 8003344:	f001 fa12 	bl	800476c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF7 PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003348:	f44f 7320 	mov.w	r3, #640	@ 0x280
 800334c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800334e:	2301      	movs	r3, #1
 8003350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003352:	2300      	movs	r3, #0
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003356:	2300      	movs	r3, #0
 8003358:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800335a:	f107 031c 	add.w	r3, r7, #28
 800335e:	4619      	mov	r1, r3
 8003360:	481a      	ldr	r0, [pc, #104]	@ (80033cc <MX_GPIO_Init+0x17c>)
 8003362:	f001 f853 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2;
 8003366:	f242 0304 	movw	r3, #8196	@ 0x2004
 800336a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800336c:	2301      	movs	r3, #1
 800336e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003370:	2300      	movs	r3, #0
 8003372:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003374:	2300      	movs	r3, #0
 8003376:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003378:	f107 031c 	add.w	r3, r7, #28
 800337c:	4619      	mov	r1, r3
 800337e:	4814      	ldr	r0, [pc, #80]	@ (80033d0 <MX_GPIO_Init+0x180>)
 8003380:	f001 f844 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003384:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003388:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800338a:	2301      	movs	r3, #1
 800338c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338e:	2300      	movs	r3, #0
 8003390:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003392:	2300      	movs	r3, #0
 8003394:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003396:	f107 031c 	add.w	r3, r7, #28
 800339a:	4619      	mov	r1, r3
 800339c:	480d      	ldr	r0, [pc, #52]	@ (80033d4 <MX_GPIO_Init+0x184>)
 800339e:	f001 f835 	bl	800440c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033a2:	2340      	movs	r3, #64	@ 0x40
 80033a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a6:	2301      	movs	r3, #1
 80033a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ae:	2300      	movs	r3, #0
 80033b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033b2:	f107 031c 	add.w	r3, r7, #28
 80033b6:	4619      	mov	r1, r3
 80033b8:	4807      	ldr	r0, [pc, #28]	@ (80033d8 <MX_GPIO_Init+0x188>)
 80033ba:	f001 f827 	bl	800440c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80033be:	bf00      	nop
 80033c0:	3730      	adds	r7, #48	@ 0x30
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	58024400 	.word	0x58024400
 80033cc:	58021400 	.word	0x58021400
 80033d0:	58020c00 	.word	0x58020c00
 80033d4:	58021800 	.word	0x58021800
 80033d8:	58020400 	.word	0x58020400
 80033dc:	00000000 	.word	0x00000000

080033e0 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b0f4      	sub	sp, #464	@ 0x1d0
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80033ea:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 80033ee:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80033f0:	2100      	movs	r1, #0
 80033f2:	48c1      	ldr	r0, [pc, #772]	@ (80036f8 <StartDefaultTask+0x318>)
 80033f4:	f005 f8d0 	bl	8008598 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80033f8:	2104      	movs	r1, #4
 80033fa:	48bf      	ldr	r0, [pc, #764]	@ (80036f8 <StartDefaultTask+0x318>)
 80033fc:	f005 f8cc 	bl	8008598 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003400:	2108      	movs	r1, #8
 8003402:	48bd      	ldr	r0, [pc, #756]	@ (80036f8 <StartDefaultTask+0x318>)
 8003404:	f005 f8c8 	bl	8008598 <HAL_TIM_PWM_Start>
	  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 8003408:	4bbb      	ldr	r3, [pc, #748]	@ (80036f8 <StartDefaultTask+0x318>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
	  struct bno055_accel_t accel = {0};
 8003412:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	809a      	strh	r2, [r3, #4]
	  struct bno055_gyro_t gyro = {0};
 800341c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	809a      	strh	r2, [r3, #4]
	  struct bno055_mag_t mag = {0};
 8003426:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800342a:	2200      	movs	r2, #0
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	809a      	strh	r2, [r3, #4]
	  float a[3] = {0};
 8003430:	f507 73c6 	add.w	r3, r7, #396	@ 0x18c
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
 800343a:	609a      	str	r2, [r3, #8]
	  float g[3] = {0};
 800343c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003440:	2200      	movs	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	605a      	str	r2, [r3, #4]
 8003446:	609a      	str	r2, [r3, #8]
	  float m[3] = {0};
 8003448:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 800344c:	2200      	movs	r2, #0
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	609a      	str	r2, [r3, #8]
	  float P_est[6][6] = {0};
 8003454:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003458:	2290      	movs	r2, #144	@ 0x90
 800345a:	2100      	movs	r1, #0
 800345c:	4618      	mov	r0, r3
 800345e:	f00a faf2 	bl	800da46 <memset>
	  Kalman k = {0};
 8003462:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8003466:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800346a:	4618      	mov	r0, r3
 800346c:	23c0      	movs	r3, #192	@ 0xc0
 800346e:	461a      	mov	r2, r3
 8003470:	2100      	movs	r1, #0
 8003472:	f00a fae8 	bl	800da46 <memset>
	  init_kalman(&k);
 8003476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800347a:	4618      	mov	r0, r3
 800347c:	f7fd fc8c 	bl	8000d98 <init_kalman>
	  const float DUTY_MAX = 0.25f;
 8003480:	f04f 537a 	mov.w	r3, #1048576000	@ 0x3e800000
 8003484:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
	  struct bno055_t bno;
	  bno.dev_addr = BNO_ADDR;
 8003488:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 800348c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003490:	2250      	movs	r2, #80	@ 0x50
 8003492:	725a      	strb	r2, [r3, #9]
	  bno.bus_read = bno055_i2c_read;
 8003494:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8003498:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800349c:	4a97      	ldr	r2, [pc, #604]	@ (80036fc <StartDefaultTask+0x31c>)
 800349e:	611a      	str	r2, [r3, #16]
	  bno.bus_write = bno055_i2c_write;
 80034a0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80034a4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80034a8:	4a95      	ldr	r2, [pc, #596]	@ (8003700 <StartDefaultTask+0x320>)
 80034aa:	60da      	str	r2, [r3, #12]
	  bno.delay_msec = osDelay;
 80034ac:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80034b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80034b4:	4a93      	ldr	r2, [pc, #588]	@ (8003704 <StartDefaultTask+0x324>)
 80034b6:	615a      	str	r2, [r3, #20]

	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 80034b8:	2200      	movs	r2, #0
 80034ba:	2180      	movs	r1, #128	@ 0x80
 80034bc:	4892      	ldr	r0, [pc, #584]	@ (8003708 <StartDefaultTask+0x328>)
 80034be:	f001 f955 	bl	800476c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);
 80034c2:	2201      	movs	r2, #1
 80034c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80034c8:	488f      	ldr	r0, [pc, #572]	@ (8003708 <StartDefaultTask+0x328>)
 80034ca:	f001 f94f 	bl	800476c <HAL_GPIO_WritePin>

	  // Change TCA9548A(I2C Mux) to channel 0 for MPU config
	  tca_ch(MPU6050_CH);
 80034ce:	2001      	movs	r0, #1
 80034d0:	f7ff fbdc 	bl	8002c8c <tca_ch>
	  mpuBegin(&hi2c1);
 80034d4:	488d      	ldr	r0, [pc, #564]	@ (800370c <StartDefaultTask+0x32c>)
 80034d6:	f000 fa01 	bl	80038dc <mpuBegin>

	  // Change Mux to channel 1 for BNO config
	  tca_ch(BNO055_CH);
 80034da:	2002      	movs	r0, #2
 80034dc:	f7ff fbd6 	bl	8002c8c <tca_ch>
	  bno055_init(&bno);
 80034e0:	f107 030c 	add.w	r3, r7, #12
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fd f8e1 	bl	80006ac <bno055_init>
	  bno055_set_operation_mode(BNO055_OPERATION_MODE_AMG);
 80034ea:	2007      	movs	r0, #7
 80034ec:	f7fd fb8c 	bl	8000c08 <bno055_set_operation_mode>

	  for (;;) {
	    bno055_read_accel_xyz(&accel);
 80034f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7fd fa07 	bl	8000908 <bno055_read_accel_xyz>
	    bno055_read_gyro_xyz(&gyro);
 80034fa:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fd fad6 	bl	8000ab0 <bno055_read_gyro_xyz>
	    bno055_read_mag_xyz(&mag);
 8003504:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003508:	4618      	mov	r0, r3
 800350a:	f7fd fa67 	bl	80009dc <bno055_read_mag_xyz>
	    a[0] = (float)accel.x, a[1] = (float)accel.y, a[2] = (float)accel.z;
 800350e:	f9b7 31a8 	ldrsh.w	r3, [r7, #424]	@ 0x1a8
 8003512:	ee07 3a90 	vmov	s15, r3
 8003516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800351a:	edc7 7a63 	vstr	s15, [r7, #396]	@ 0x18c
 800351e:	f9b7 31aa 	ldrsh.w	r3, [r7, #426]	@ 0x1aa
 8003522:	ee07 3a90 	vmov	s15, r3
 8003526:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800352a:	edc7 7a64 	vstr	s15, [r7, #400]	@ 0x190
 800352e:	f9b7 31ac 	ldrsh.w	r3, [r7, #428]	@ 0x1ac
 8003532:	ee07 3a90 	vmov	s15, r3
 8003536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800353a:	edc7 7a65 	vstr	s15, [r7, #404]	@ 0x194
	    g[0] = gyro.x, g[1] = gyro.y, g[2] = gyro.z;
 800353e:	f9b7 31a0 	ldrsh.w	r3, [r7, #416]	@ 0x1a0
 8003542:	ee07 3a90 	vmov	s15, r3
 8003546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800354a:	edc7 7a60 	vstr	s15, [r7, #384]	@ 0x180
 800354e:	f9b7 31a2 	ldrsh.w	r3, [r7, #418]	@ 0x1a2
 8003552:	ee07 3a90 	vmov	s15, r3
 8003556:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800355a:	edc7 7a61 	vstr	s15, [r7, #388]	@ 0x184
 800355e:	f9b7 31a4 	ldrsh.w	r3, [r7, #420]	@ 0x1a4
 8003562:	ee07 3a90 	vmov	s15, r3
 8003566:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800356a:	edc7 7a62 	vstr	s15, [r7, #392]	@ 0x188
	    m[0] = mag.x, m[1] = mag.y, m[2] = mag.z;
 800356e:	f9b7 3198 	ldrsh.w	r3, [r7, #408]	@ 0x198
 8003572:	ee07 3a90 	vmov	s15, r3
 8003576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800357a:	edc7 7a5d 	vstr	s15, [r7, #372]	@ 0x174
 800357e:	f9b7 319a 	ldrsh.w	r3, [r7, #410]	@ 0x19a
 8003582:	ee07 3a90 	vmov	s15, r3
 8003586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800358a:	edc7 7a5e 	vstr	s15, [r7, #376]	@ 0x178
 800358e:	f9b7 319c 	ldrsh.w	r3, [r7, #412]	@ 0x19c
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800359a:	edc7 7a5f 	vstr	s15, [r7, #380]	@ 0x17c
	    kalman_predict(&k, g, P_est);
 800359e:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 80035a2:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80035a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fd ff7b 	bl	80014a6 <kalman_predict>
	    kalman_correction(&k, a, m, P_est);
 80035b0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80035b4:	f507 72ba 	add.w	r2, r7, #372	@ 0x174
 80035b8:	f507 71c6 	add.w	r1, r7, #396	@ 0x18c
 80035bc:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80035c0:	f7fe fb52 	bl	8001c68 <kalman_correction>

	    float psi = quat_to_yaw(k.q);
 80035c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff fbc3 	bl	8002d54 <quat_to_yaw>
 80035ce:	ed87 0a70 	vstr	s0, [r7, #448]	@ 0x1c0
	    float epsi = wrap_pi(psi - 1);
 80035d2:	edd7 7a70 	vldr	s15, [r7, #448]	@ 0x1c0
 80035d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80035da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80035de:	eeb0 0a67 	vmov.f32	s0, s15
 80035e2:	f7ff fc01 	bl	8002de8 <wrap_pi>
 80035e6:	ed87 0a6f 	vstr	s0, [r7, #444]	@ 0x1bc
	    float wz = g[2] - k.b[2]; // body yaw rate
 80035ea:	ed97 7a62 	vldr	s14, [r7, #392]	@ 0x188
 80035ee:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 80035f2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80035f6:	edd3 7a06 	vldr	s15, [r3, #24]
 80035fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035fe:	edc7 7a6e 	vstr	s15, [r7, #440]	@ 0x1b8

	    float tau = -.004 * epsi - .004 * wz;
 8003602:	edd7 7a6f 	vldr	s15, [r7, #444]	@ 0x1bc
 8003606:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800360a:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 80036e8 <StartDefaultTask+0x308>
 800360e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8003612:	edd7 7a6e 	vldr	s15, [r7, #440]	@ 0x1b8
 8003616:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800361a:	ed9f 5b35 	vldr	d5, [pc, #212]	@ 80036f0 <StartDefaultTask+0x310>
 800361e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8003622:	ee36 7b47 	vsub.f64	d7, d6, d7
 8003626:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800362a:	edc7 7a6d 	vstr	s15, [r7, #436]	@ 0x1b4
	    if (tau > 0) {
 800362e:	edd7 7a6d 	vldr	s15, [r7, #436]	@ 0x1b4
 8003632:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800363a:	dd0b      	ble.n	8003654 <StartDefaultTask+0x274>
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET);
 800363c:	2200      	movs	r2, #0
 800363e:	2180      	movs	r1, #128	@ 0x80
 8003640:	4831      	ldr	r0, [pc, #196]	@ (8003708 <StartDefaultTask+0x328>)
 8003642:	f001 f893 	bl	800476c <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_SET);
 8003646:	2201      	movs	r2, #1
 8003648:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800364c:	482e      	ldr	r0, [pc, #184]	@ (8003708 <StartDefaultTask+0x328>)
 800364e:	f001 f88d 	bl	800476c <HAL_GPIO_WritePin>
 8003652:	e011      	b.n	8003678 <StartDefaultTask+0x298>
	    } else if (tau < 0) {
 8003654:	edd7 7a6d 	vldr	s15, [r7, #436]	@ 0x1b4
 8003658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800365c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003660:	d50a      	bpl.n	8003678 <StartDefaultTask+0x298>
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_SET);
 8003662:	2201      	movs	r2, #1
 8003664:	2180      	movs	r1, #128	@ 0x80
 8003666:	4828      	ldr	r0, [pc, #160]	@ (8003708 <StartDefaultTask+0x328>)
 8003668:	f001 f880 	bl	800476c <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9, GPIO_PIN_RESET);
 800366c:	2200      	movs	r2, #0
 800366e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003672:	4825      	ldr	r0, [pc, #148]	@ (8003708 <StartDefaultTask+0x328>)
 8003674:	f001 f87a 	bl	800476c <HAL_GPIO_WritePin>
	    }

	    float duty = fabsf(tau);
 8003678:	edd7 7a6d 	vldr	s15, [r7, #436]	@ 0x1b4
 800367c:	eef0 7ae7 	vabs.f32	s15, s15
 8003680:	edc7 7a73 	vstr	s15, [r7, #460]	@ 0x1cc

	    if (duty < 0.0f)
 8003684:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 8003688:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800368c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003690:	d503      	bpl.n	800369a <StartDefaultTask+0x2ba>
	      duty = 0.0f;
 8003692:	f04f 0300 	mov.w	r3, #0
 8003696:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
	    if (duty > DUTY_MAX)
 800369a:	ed97 7a73 	vldr	s14, [r7, #460]	@ 0x1cc
 800369e:	edd7 7a71 	vldr	s15, [r7, #452]	@ 0x1c4
 80036a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036aa:	dd03      	ble.n	80036b4 <StartDefaultTask+0x2d4>
	      duty = DUTY_MAX;
 80036ac:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80036b0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc

	    uint32_t pulse = (uint32_t)((arr + 1) * duty);
 80036b4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80036b8:	3301      	adds	r3, #1
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036c2:	edd7 7a73 	vldr	s15, [r7, #460]	@ 0x1cc
 80036c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ce:	ee17 3a90 	vmov	r3, s15
 80036d2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
	    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse);
 80036d6:	4b08      	ldr	r3, [pc, #32]	@ (80036f8 <StartDefaultTask+0x318>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 80036de:	63da      	str	r2, [r3, #60]	@ 0x3c
	    osDelay(2);
 80036e0:	2002      	movs	r0, #2
 80036e2:	f007 fbc9 	bl	800ae78 <osDelay>
	  for (;;) {
 80036e6:	e703      	b.n	80034f0 <StartDefaultTask+0x110>
 80036e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80036ec:	bf70624d 	.word	0xbf70624d
 80036f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80036f4:	3f70624d 	.word	0x3f70624d
 80036f8:	240000f8 	.word	0x240000f8
 80036fc:	08002cb5 	.word	0x08002cb5
 8003700:	08002d05 	.word	0x08002d05
 8003704:	0800ae79 	.word	0x0800ae79
 8003708:	58021400 	.word	0x58021400
 800370c:	240000a4 	.word	0x240000a4

08003710 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003716:	463b      	mov	r3, r7
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003722:	f000 fdfb 	bl	800431c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003726:	2301      	movs	r3, #1
 8003728:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800372a:	2300      	movs	r3, #0
 800372c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800372e:	2300      	movs	r3, #0
 8003730:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8003732:	231f      	movs	r3, #31
 8003734:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8003736:	2387      	movs	r3, #135	@ 0x87
 8003738:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800373a:	2300      	movs	r3, #0
 800373c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800373e:	2300      	movs	r3, #0
 8003740:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003742:	2301      	movs	r3, #1
 8003744:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8003746:	2301      	movs	r3, #1
 8003748:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800374a:	2300      	movs	r3, #0
 800374c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800374e:	2300      	movs	r3, #0
 8003750:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003752:	463b      	mov	r3, r7
 8003754:	4618      	mov	r0, r3
 8003756:	f000 fe19 	bl	800438c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800375a:	2004      	movs	r0, #4
 800375c:	f000 fdf6 	bl	800434c <HAL_MPU_Enable>

}
 8003760:	bf00      	nop
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a04      	ldr	r2, [pc, #16]	@ (8003788 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d101      	bne.n	800377e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800377a:	f000 fc9f 	bl	80040bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40001400 	.word	0x40001400

0800378c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003790:	b672      	cpsid	i
}
 8003792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
    return;
 8003794:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
	...

080037a0 <setMPUFilterBandwidth>:

static const uint8_t MPU6050_ADDR = 0x68 << 1; // Use 8-bit address
I2C_HandleTypeDef *mpuPort;

void setMPUFilterBandwidth(mpu6050_bandwidth_t bw)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b088      	sub	sp, #32
 80037a4:	af04      	add	r7, sp, #16
 80037a6:	4603      	mov	r3, r0
 80037a8:	71fb      	strb	r3, [r7, #7]
	uint8_t a = bw;
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(mpuPort, MPU6050_ADDR, MPU6050_RA_CONF, 1, &a, 1,
 80037ae:	4b0a      	ldr	r3, [pc, #40]	@ (80037d8 <setMPUFilterBandwidth+0x38>)
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	23d0      	movs	r3, #208	@ 0xd0
 80037b4:	4619      	mov	r1, r3
 80037b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037ba:	9302      	str	r3, [sp, #8]
 80037bc:	2301      	movs	r3, #1
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	f107 030f 	add.w	r3, r7, #15
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	2301      	movs	r3, #1
 80037c8:	221a      	movs	r2, #26
 80037ca:	f001 f99d 	bl	8004b08 <HAL_I2C_Mem_Write>
					  HAL_MAX_DELAY);
}
 80037ce:	bf00      	nop
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	240001e4 	.word	0x240001e4

080037dc <setMPUAccelRange>:

void setMPUAccelRange(mpu6050_accel_range_t accel_range)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	af04      	add	r7, sp, #16
 80037e2:	4603      	mov	r3, r0
 80037e4:	71fb      	strb	r3, [r7, #7]
	uint8_t a = accel_range << 3;
 80037e6:	79fb      	ldrb	r3, [r7, #7]
 80037e8:	00db      	lsls	r3, r3, #3
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(mpuPort, MPU6050_ADDR, MPU6050_RA_ACCEL_CONF, 1, &a, 1,
 80037ee:	4b18      	ldr	r3, [pc, #96]	@ (8003850 <setMPUAccelRange+0x74>)
 80037f0:	6818      	ldr	r0, [r3, #0]
 80037f2:	23d0      	movs	r3, #208	@ 0xd0
 80037f4:	4619      	mov	r1, r3
 80037f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037fa:	9302      	str	r3, [sp, #8]
 80037fc:	2301      	movs	r3, #1
 80037fe:	9301      	str	r3, [sp, #4]
 8003800:	f107 030f 	add.w	r3, r7, #15
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	2301      	movs	r3, #1
 8003808:	221c      	movs	r2, #28
 800380a:	f001 f97d 	bl	8004b08 <HAL_I2C_Mem_Write>
					  HAL_MAX_DELAY);
	if (accel_range == MPU6050_RANGE_16_G)
 800380e:	79fb      	ldrb	r3, [r7, #7]
 8003810:	2b03      	cmp	r3, #3
 8003812:	d103      	bne.n	800381c <setMPUAccelRange+0x40>
		mpu_accel_scale = 2048;
 8003814:	4b0f      	ldr	r3, [pc, #60]	@ (8003854 <setMPUAccelRange+0x78>)
 8003816:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800381a:	801a      	strh	r2, [r3, #0]
	if (accel_range == MPU6050_RANGE_8_G)
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d103      	bne.n	800382a <setMPUAccelRange+0x4e>
		mpu_accel_scale = 4096;
 8003822:	4b0c      	ldr	r3, [pc, #48]	@ (8003854 <setMPUAccelRange+0x78>)
 8003824:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003828:	801a      	strh	r2, [r3, #0]
	if (accel_range == MPU6050_RANGE_4_G)
 800382a:	79fb      	ldrb	r3, [r7, #7]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d103      	bne.n	8003838 <setMPUAccelRange+0x5c>
		mpu_accel_scale = 8192;
 8003830:	4b08      	ldr	r3, [pc, #32]	@ (8003854 <setMPUAccelRange+0x78>)
 8003832:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003836:	801a      	strh	r2, [r3, #0]
	if (accel_range == MPU6050_RANGE_2_G)
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d103      	bne.n	8003846 <setMPUAccelRange+0x6a>
		mpu_accel_scale = 16384;
 800383e:	4b05      	ldr	r3, [pc, #20]	@ (8003854 <setMPUAccelRange+0x78>)
 8003840:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003844:	801a      	strh	r2, [r3, #0]
}
 8003846:	bf00      	nop
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	240001e4 	.word	0x240001e4
 8003854:	240001dc 	.word	0x240001dc

08003858 <setMPUGyroRange>:

void setMPUGyroRange(mpu6050_gyro_range_t gyro_range)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af04      	add	r7, sp, #16
 800385e:	4603      	mov	r3, r0
 8003860:	71fb      	strb	r3, [r7, #7]
	uint8_t a = gyro_range << 3;
 8003862:	79fb      	ldrb	r3, [r7, #7]
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	b2db      	uxtb	r3, r3
 8003868:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(mpuPort, MPU6050_ADDR, MPU6050_RA_GYRO_CONF, 1, &a, 1,
 800386a:	4b16      	ldr	r3, [pc, #88]	@ (80038c4 <setMPUGyroRange+0x6c>)
 800386c:	6818      	ldr	r0, [r3, #0]
 800386e:	23d0      	movs	r3, #208	@ 0xd0
 8003870:	4619      	mov	r1, r3
 8003872:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003876:	9302      	str	r3, [sp, #8]
 8003878:	2301      	movs	r3, #1
 800387a:	9301      	str	r3, [sp, #4]
 800387c:	f107 030f 	add.w	r3, r7, #15
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	2301      	movs	r3, #1
 8003884:	221b      	movs	r2, #27
 8003886:	f001 f93f 	bl	8004b08 <HAL_I2C_Mem_Write>
					  HAL_MAX_DELAY);
	if (gyro_range == MPU6050_RANGE_250_DEG)
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d102      	bne.n	8003896 <setMPUGyroRange+0x3e>
		mpu_gyro_scale = 131;
 8003890:	4b0d      	ldr	r3, [pc, #52]	@ (80038c8 <setMPUGyroRange+0x70>)
 8003892:	4a0e      	ldr	r2, [pc, #56]	@ (80038cc <setMPUGyroRange+0x74>)
 8003894:	601a      	str	r2, [r3, #0]
	if (gyro_range == MPU6050_RANGE_500_DEG)
 8003896:	79fb      	ldrb	r3, [r7, #7]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d102      	bne.n	80038a2 <setMPUGyroRange+0x4a>
		mpu_gyro_scale = 65.5;
 800389c:	4b0a      	ldr	r3, [pc, #40]	@ (80038c8 <setMPUGyroRange+0x70>)
 800389e:	4a0c      	ldr	r2, [pc, #48]	@ (80038d0 <setMPUGyroRange+0x78>)
 80038a0:	601a      	str	r2, [r3, #0]
	if (gyro_range == MPU6050_RANGE_1000_DEG)
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d102      	bne.n	80038ae <setMPUGyroRange+0x56>
		mpu_gyro_scale = 32.8;
 80038a8:	4b07      	ldr	r3, [pc, #28]	@ (80038c8 <setMPUGyroRange+0x70>)
 80038aa:	4a0a      	ldr	r2, [pc, #40]	@ (80038d4 <setMPUGyroRange+0x7c>)
 80038ac:	601a      	str	r2, [r3, #0]
	if (gyro_range == MPU6050_RANGE_2000_DEG)
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	2b03      	cmp	r3, #3
 80038b2:	d102      	bne.n	80038ba <setMPUGyroRange+0x62>
		mpu_gyro_scale = 16.4;
 80038b4:	4b04      	ldr	r3, [pc, #16]	@ (80038c8 <setMPUGyroRange+0x70>)
 80038b6:	4a08      	ldr	r2, [pc, #32]	@ (80038d8 <setMPUGyroRange+0x80>)
 80038b8:	601a      	str	r2, [r3, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3710      	adds	r7, #16
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	240001e4 	.word	0x240001e4
 80038c8:	240001e0 	.word	0x240001e0
 80038cc:	43030000 	.word	0x43030000
 80038d0:	42830000 	.word	0x42830000
 80038d4:	42033333 	.word	0x42033333
 80038d8:	41833333 	.word	0x41833333

080038dc <mpuBegin>:

uint8_t mpuBegin(I2C_HandleTypeDef *i2cdev)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b088      	sub	sp, #32
 80038e0:	af04      	add	r7, sp, #16
 80038e2:	6078      	str	r0, [r7, #4]
	mpuPort = i2cdev;
 80038e4:	4a21      	ldr	r2, [pc, #132]	@ (800396c <mpuBegin+0x90>)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6013      	str	r3, [r2, #0]
	uint8_t a = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(100);
 80038ee:	2064      	movs	r0, #100	@ 0x64
 80038f0:	f000 fc04 	bl	80040fc <HAL_Delay>
	HAL_I2C_Mem_Write(mpuPort, MPU6050_ADDR, MPU6050_RA_PWR_MGMT_1, 1, &a, 1,
 80038f4:	4b1d      	ldr	r3, [pc, #116]	@ (800396c <mpuBegin+0x90>)
 80038f6:	6818      	ldr	r0, [r3, #0]
 80038f8:	23d0      	movs	r3, #208	@ 0xd0
 80038fa:	4619      	mov	r1, r3
 80038fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003900:	9302      	str	r3, [sp, #8]
 8003902:	2301      	movs	r3, #1
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	f107 030f 	add.w	r3, r7, #15
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	2301      	movs	r3, #1
 800390e:	226b      	movs	r2, #107	@ 0x6b
 8003910:	f001 f8fa 	bl	8004b08 <HAL_I2C_Mem_Write>
					  HAL_MAX_DELAY);
	HAL_Delay(50);
 8003914:	2032      	movs	r0, #50	@ 0x32
 8003916:	f000 fbf1 	bl	80040fc <HAL_Delay>
	HAL_I2C_Mem_Read(mpuPort, MPU6050_ADDR, MPU6050_RA_WHO_AM_I, 1, &a, 1,
 800391a:	4b14      	ldr	r3, [pc, #80]	@ (800396c <mpuBegin+0x90>)
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	23d0      	movs	r3, #208	@ 0xd0
 8003920:	4619      	mov	r1, r3
 8003922:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003926:	9302      	str	r3, [sp, #8]
 8003928:	2301      	movs	r3, #1
 800392a:	9301      	str	r3, [sp, #4]
 800392c:	f107 030f 	add.w	r3, r7, #15
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	2301      	movs	r3, #1
 8003934:	2275      	movs	r2, #117	@ 0x75
 8003936:	f001 f9fb 	bl	8004d30 <HAL_I2C_Mem_Read>
					 HAL_MAX_DELAY);
	HAL_Delay(100);
 800393a:	2064      	movs	r0, #100	@ 0x64
 800393c:	f000 fbde 	bl	80040fc <HAL_Delay>

	if (a == MPU6050_DEVICE_ID || a == MPU6500_DEVICE_ID)
 8003940:	7bfb      	ldrb	r3, [r7, #15]
 8003942:	2b68      	cmp	r3, #104	@ 0x68
 8003944:	d002      	beq.n	800394c <mpuBegin+0x70>
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	2b70      	cmp	r3, #112	@ 0x70
 800394a:	d10a      	bne.n	8003962 <mpuBegin+0x86>
	{
		setMPUFilterBandwidth(MPU6050_BAND_260_HZ);
 800394c:	2000      	movs	r0, #0
 800394e:	f7ff ff27 	bl	80037a0 <setMPUFilterBandwidth>
		setMPUAccelRange(MPU6050_RANGE_2_G);
 8003952:	2000      	movs	r0, #0
 8003954:	f7ff ff42 	bl	80037dc <setMPUAccelRange>
		setMPUGyroRange(MPU6050_RANGE_500_DEG);
 8003958:	2001      	movs	r0, #1
 800395a:	f7ff ff7d 	bl	8003858 <setMPUGyroRange>
		return 1;
 800395e:	2301      	movs	r3, #1
 8003960:	e000      	b.n	8003964 <mpuBegin+0x88>
	}
	else
		return 0;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}
 800396c:	240001e4 	.word	0x240001e4

08003970 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003976:	4b0c      	ldr	r3, [pc, #48]	@ (80039a8 <HAL_MspInit+0x38>)
 8003978:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800397c:	4a0a      	ldr	r2, [pc, #40]	@ (80039a8 <HAL_MspInit+0x38>)
 800397e:	f043 0302 	orr.w	r3, r3, #2
 8003982:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <HAL_MspInit+0x38>)
 8003988:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	607b      	str	r3, [r7, #4]
 8003992:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003994:	2200      	movs	r2, #0
 8003996:	210f      	movs	r1, #15
 8003998:	f06f 0001 	mvn.w	r0, #1
 800399c:	f000 fc96 	bl	80042cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039a0:	bf00      	nop
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	58024400 	.word	0x58024400

080039ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b0ba      	sub	sp, #232	@ 0xe8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]
 80039bc:	605a      	str	r2, [r3, #4]
 80039be:	609a      	str	r2, [r3, #8]
 80039c0:	60da      	str	r2, [r3, #12]
 80039c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039c4:	f107 0310 	add.w	r3, r7, #16
 80039c8:	22c0      	movs	r2, #192	@ 0xc0
 80039ca:	2100      	movs	r1, #0
 80039cc:	4618      	mov	r0, r3
 80039ce:	f00a f83a 	bl	800da46 <memset>
  if(hi2c->Instance==I2C1)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a27      	ldr	r2, [pc, #156]	@ (8003a74 <HAL_I2C_MspInit+0xc8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d146      	bne.n	8003a6a <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039dc:	f04f 0208 	mov.w	r2, #8
 80039e0:	f04f 0300 	mov.w	r3, #0
 80039e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039ee:	f107 0310 	add.w	r3, r7, #16
 80039f2:	4618      	mov	r0, r3
 80039f4:	f002 fe72 	bl	80066dc <HAL_RCCEx_PeriphCLKConfig>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80039fe:	f7ff fec5 	bl	800378c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a02:	4b1d      	ldr	r3, [pc, #116]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a08:	4a1b      	ldr	r2, [pc, #108]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a0a:	f043 0302 	orr.w	r3, r3, #2
 8003a0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a12:	4b19      	ldr	r3, [pc, #100]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a20:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003a24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a28:	2312      	movs	r3, #18
 8003a2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a3a:	2304      	movs	r3, #4
 8003a3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a40:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003a44:	4619      	mov	r1, r3
 8003a46:	480d      	ldr	r0, [pc, #52]	@ (8003a7c <HAL_I2C_MspInit+0xd0>)
 8003a48:	f000 fce0 	bl	800440c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a4e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a52:	4a09      	ldr	r2, [pc, #36]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003a58:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003a5c:	4b06      	ldr	r3, [pc, #24]	@ (8003a78 <HAL_I2C_MspInit+0xcc>)
 8003a5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003a62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a66:	60bb      	str	r3, [r7, #8]
 8003a68:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003a6a:	bf00      	nop
 8003a6c:	37e8      	adds	r7, #232	@ 0xe8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40005400 	.word	0x40005400
 8003a78:	58024400 	.word	0x58024400
 8003a7c:	58020400 	.word	0x58020400

08003a80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a0b      	ldr	r2, [pc, #44]	@ (8003abc <HAL_TIM_Base_MspInit+0x3c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d10e      	bne.n	8003ab0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a92:	4b0b      	ldr	r3, [pc, #44]	@ (8003ac0 <HAL_TIM_Base_MspInit+0x40>)
 8003a94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003a98:	4a09      	ldr	r2, [pc, #36]	@ (8003ac0 <HAL_TIM_Base_MspInit+0x40>)
 8003a9a:	f043 0301 	orr.w	r3, r3, #1
 8003a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003aa2:	4b07      	ldr	r3, [pc, #28]	@ (8003ac0 <HAL_TIM_Base_MspInit+0x40>)
 8003aa4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003ab0:	bf00      	nop
 8003ab2:	3714      	adds	r7, #20
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	40010000 	.word	0x40010000
 8003ac0:	58024400 	.word	0x58024400

08003ac4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b088      	sub	sp, #32
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003acc:	f107 030c 	add.w	r3, r7, #12
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	609a      	str	r2, [r3, #8]
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a13      	ldr	r2, [pc, #76]	@ (8003b30 <HAL_TIM_MspPostInit+0x6c>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d11f      	bne.n	8003b26 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ae6:	4b13      	ldr	r3, [pc, #76]	@ (8003b34 <HAL_TIM_MspPostInit+0x70>)
 8003ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aec:	4a11      	ldr	r2, [pc, #68]	@ (8003b34 <HAL_TIM_MspPostInit+0x70>)
 8003aee:	f043 0301 	orr.w	r3, r3, #1
 8003af2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003af6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b34 <HAL_TIM_MspPostInit+0x70>)
 8003af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8003b04:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003b08:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b12:	2300      	movs	r3, #0
 8003b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b16:	2301      	movs	r3, #1
 8003b18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1a:	f107 030c 	add.w	r3, r7, #12
 8003b1e:	4619      	mov	r1, r3
 8003b20:	4805      	ldr	r0, [pc, #20]	@ (8003b38 <HAL_TIM_MspPostInit+0x74>)
 8003b22:	f000 fc73 	bl	800440c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003b26:	bf00      	nop
 8003b28:	3720      	adds	r7, #32
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40010000 	.word	0x40010000
 8003b34:	58024400 	.word	0x58024400
 8003b38:	58020000 	.word	0x58020000

08003b3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b0ba      	sub	sp, #232	@ 0xe8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b44:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	609a      	str	r2, [r3, #8]
 8003b50:	60da      	str	r2, [r3, #12]
 8003b52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b54:	f107 0310 	add.w	r3, r7, #16
 8003b58:	22c0      	movs	r2, #192	@ 0xc0
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f009 ff72 	bl	800da46 <memset>
  if(huart->Instance==USART1)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a27      	ldr	r2, [pc, #156]	@ (8003c04 <HAL_UART_MspInit+0xc8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d146      	bne.n	8003bfa <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b6c:	f04f 0201 	mov.w	r2, #1
 8003b70:	f04f 0300 	mov.w	r3, #0
 8003b74:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b7e:	f107 0310 	add.w	r3, r7, #16
 8003b82:	4618      	mov	r0, r3
 8003b84:	f002 fdaa 	bl	80066dc <HAL_RCCEx_PeriphCLKConfig>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003b8e:	f7ff fdfd 	bl	800378c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b92:	4b1d      	ldr	r3, [pc, #116]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003b94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b98:	4a1b      	ldr	r2, [pc, #108]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003b9a:	f043 0310 	orr.w	r3, r3, #16
 8003b9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003ba2:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003ba4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bb0:	4b15      	ldr	r3, [pc, #84]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bb6:	4a14      	ldr	r2, [pc, #80]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bc0:	4b11      	ldr	r3, [pc, #68]	@ (8003c08 <HAL_UART_MspInit+0xcc>)
 8003bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003bce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8003bd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be2:	2300      	movs	r3, #0
 8003be4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003be8:	2304      	movs	r3, #4
 8003bea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bee:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	4805      	ldr	r0, [pc, #20]	@ (8003c0c <HAL_UART_MspInit+0xd0>)
 8003bf6:	f000 fc09 	bl	800440c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003bfa:	bf00      	nop
 8003bfc:	37e8      	adds	r7, #232	@ 0xe8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40011000 	.word	0x40011000
 8003c08:	58024400 	.word	0x58024400
 8003c0c:	58020400 	.word	0x58020400

08003c10 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b090      	sub	sp, #64	@ 0x40
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM7 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b0f      	cmp	r3, #15
 8003c1c:	d827      	bhi.n	8003c6e <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003c1e:	2200      	movs	r2, #0
 8003c20:	6879      	ldr	r1, [r7, #4]
 8003c22:	2037      	movs	r0, #55	@ 0x37
 8003c24:	f000 fb52 	bl	80042cc <HAL_NVIC_SetPriority>

     /* Enable the TIM7 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c28:	2037      	movs	r0, #55	@ 0x37
 8003c2a:	f000 fb69 	bl	8004300 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8003c2e:	4a29      	ldr	r2, [pc, #164]	@ (8003cd4 <HAL_InitTick+0xc4>)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003c34:	4b28      	ldr	r3, [pc, #160]	@ (8003cd8 <HAL_InitTick+0xc8>)
 8003c36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c3a:	4a27      	ldr	r2, [pc, #156]	@ (8003cd8 <HAL_InitTick+0xc8>)
 8003c3c:	f043 0320 	orr.w	r3, r3, #32
 8003c40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003c44:	4b24      	ldr	r3, [pc, #144]	@ (8003cd8 <HAL_InitTick+0xc8>)
 8003c46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c52:	f107 0210 	add.w	r2, r7, #16
 8003c56:	f107 0314 	add.w	r3, r7, #20
 8003c5a:	4611      	mov	r1, r2
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f002 fcfb 	bl	8006658 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c64:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d106      	bne.n	8003c7a <HAL_InitTick+0x6a>
 8003c6c:	e001      	b.n	8003c72 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e02b      	b.n	8003cca <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003c72:	f002 fcc5 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 8003c76:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8003c78:	e004      	b.n	8003c84 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003c7a:	f002 fcc1 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c86:	4a15      	ldr	r2, [pc, #84]	@ (8003cdc <HAL_InitTick+0xcc>)
 8003c88:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8c:	0c9b      	lsrs	r3, r3, #18
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8003c92:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003c94:	4a13      	ldr	r2, [pc, #76]	@ (8003ce4 <HAL_InitTick+0xd4>)
 8003c96:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8003c98:	4b11      	ldr	r3, [pc, #68]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003c9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003c9e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8003ca0:	4a0f      	ldr	r2, [pc, #60]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ca4:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8003ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8003cb2:	480b      	ldr	r0, [pc, #44]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003cb4:	f004 fb3e 	bl	8008334 <HAL_TIM_Base_Init>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d104      	bne.n	8003cc8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003cbe:	4808      	ldr	r0, [pc, #32]	@ (8003ce0 <HAL_InitTick+0xd0>)
 8003cc0:	f004 fb90 	bl	80083e4 <HAL_TIM_Base_Start_IT>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	e000      	b.n	8003cca <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3740      	adds	r7, #64	@ 0x40
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	24000008 	.word	0x24000008
 8003cd8:	58024400 	.word	0x58024400
 8003cdc:	431bde83 	.word	0x431bde83
 8003ce0:	240001e8 	.word	0x240001e8
 8003ce4:	40001400 	.word	0x40001400

08003ce8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003cec:	bf00      	nop
 8003cee:	e7fd      	b.n	8003cec <NMI_Handler+0x4>

08003cf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cf4:	bf00      	nop
 8003cf6:	e7fd      	b.n	8003cf4 <HardFault_Handler+0x4>

08003cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cfc:	bf00      	nop
 8003cfe:	e7fd      	b.n	8003cfc <MemManage_Handler+0x4>

08003d00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d04:	bf00      	nop
 8003d06:	e7fd      	b.n	8003d04 <BusFault_Handler+0x4>

08003d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d0c:	bf00      	nop
 8003d0e:	e7fd      	b.n	8003d0c <UsageFault_Handler+0x4>

08003d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d14:	bf00      	nop
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
	...

08003d20 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003d24:	4802      	ldr	r0, [pc, #8]	@ (8003d30 <TIM7_IRQHandler+0x10>)
 8003d26:	f004 fd45 	bl	80087b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	240001e8 	.word	0x240001e8

08003d34 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e00a      	b.n	8003d5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003d46:	f3af 8000 	nop.w
 8003d4a:	4601      	mov	r1, r0
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	1c5a      	adds	r2, r3, #1
 8003d50:	60ba      	str	r2, [r7, #8]
 8003d52:	b2ca      	uxtb	r2, r1
 8003d54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	429a      	cmp	r2, r3
 8003d62:	dbf0      	blt.n	8003d46 <_read+0x12>
  }

  return len;
 8003d64:	687b      	ldr	r3, [r7, #4]
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3718      	adds	r7, #24
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}

08003d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d6e:	b580      	push	{r7, lr}
 8003d70:	b086      	sub	sp, #24
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	60f8      	str	r0, [r7, #12]
 8003d76:	60b9      	str	r1, [r7, #8]
 8003d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	617b      	str	r3, [r7, #20]
 8003d7e:	e009      	b.n	8003d94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	60ba      	str	r2, [r7, #8]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	3301      	adds	r3, #1
 8003d92:	617b      	str	r3, [r7, #20]
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	dbf1      	blt.n	8003d80 <_write+0x12>
  }
  return len;
 8003d9c:	687b      	ldr	r3, [r7, #4]
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <_close>:

int _close(int file)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003dce:	605a      	str	r2, [r3, #4]
  return 0;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <_isatty>:

int _isatty(int file)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003de6:	2301      	movs	r3, #1
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
	...

08003e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e18:	4a14      	ldr	r2, [pc, #80]	@ (8003e6c <_sbrk+0x5c>)
 8003e1a:	4b15      	ldr	r3, [pc, #84]	@ (8003e70 <_sbrk+0x60>)
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e24:	4b13      	ldr	r3, [pc, #76]	@ (8003e74 <_sbrk+0x64>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e2c:	4b11      	ldr	r3, [pc, #68]	@ (8003e74 <_sbrk+0x64>)
 8003e2e:	4a12      	ldr	r2, [pc, #72]	@ (8003e78 <_sbrk+0x68>)
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e32:	4b10      	ldr	r3, [pc, #64]	@ (8003e74 <_sbrk+0x64>)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4413      	add	r3, r2
 8003e3a:	693a      	ldr	r2, [r7, #16]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d207      	bcs.n	8003e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e40:	f009 feae 	bl	800dba0 <__errno>
 8003e44:	4603      	mov	r3, r0
 8003e46:	220c      	movs	r2, #12
 8003e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e4e:	e009      	b.n	8003e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e50:	4b08      	ldr	r3, [pc, #32]	@ (8003e74 <_sbrk+0x64>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e56:	4b07      	ldr	r3, [pc, #28]	@ (8003e74 <_sbrk+0x64>)
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	4a05      	ldr	r2, [pc, #20]	@ (8003e74 <_sbrk+0x64>)
 8003e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e62:	68fb      	ldr	r3, [r7, #12]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	24080000 	.word	0x24080000
 8003e70:	00000400 	.word	0x00000400
 8003e74:	24000234 	.word	0x24000234
 8003e78:	24004d88 	.word	0x24004d88

08003e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003e80:	4b43      	ldr	r3, [pc, #268]	@ (8003f90 <SystemInit+0x114>)
 8003e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e86:	4a42      	ldr	r2, [pc, #264]	@ (8003f90 <SystemInit+0x114>)
 8003e88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003e90:	4b40      	ldr	r3, [pc, #256]	@ (8003f94 <SystemInit+0x118>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 030f 	and.w	r3, r3, #15
 8003e98:	2b06      	cmp	r3, #6
 8003e9a:	d807      	bhi.n	8003eac <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8003f94 <SystemInit+0x118>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f023 030f 	bic.w	r3, r3, #15
 8003ea4:	4a3b      	ldr	r2, [pc, #236]	@ (8003f94 <SystemInit+0x118>)
 8003ea6:	f043 0307 	orr.w	r3, r3, #7
 8003eaa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003eac:	4b3a      	ldr	r3, [pc, #232]	@ (8003f98 <SystemInit+0x11c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a39      	ldr	r2, [pc, #228]	@ (8003f98 <SystemInit+0x11c>)
 8003eb2:	f043 0301 	orr.w	r3, r3, #1
 8003eb6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003eb8:	4b37      	ldr	r3, [pc, #220]	@ (8003f98 <SystemInit+0x11c>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003ebe:	4b36      	ldr	r3, [pc, #216]	@ (8003f98 <SystemInit+0x11c>)
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	4935      	ldr	r1, [pc, #212]	@ (8003f98 <SystemInit+0x11c>)
 8003ec4:	4b35      	ldr	r3, [pc, #212]	@ (8003f9c <SystemInit+0x120>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003eca:	4b32      	ldr	r3, [pc, #200]	@ (8003f94 <SystemInit+0x118>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0308 	and.w	r3, r3, #8
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8003f94 <SystemInit+0x118>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f023 030f 	bic.w	r3, r3, #15
 8003ede:	4a2d      	ldr	r2, [pc, #180]	@ (8003f94 <SystemInit+0x118>)
 8003ee0:	f043 0307 	orr.w	r3, r3, #7
 8003ee4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8003f98 <SystemInit+0x11c>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003eec:	4b2a      	ldr	r3, [pc, #168]	@ (8003f98 <SystemInit+0x11c>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003ef2:	4b29      	ldr	r3, [pc, #164]	@ (8003f98 <SystemInit+0x11c>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003ef8:	4b27      	ldr	r3, [pc, #156]	@ (8003f98 <SystemInit+0x11c>)
 8003efa:	4a29      	ldr	r2, [pc, #164]	@ (8003fa0 <SystemInit+0x124>)
 8003efc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003efe:	4b26      	ldr	r3, [pc, #152]	@ (8003f98 <SystemInit+0x11c>)
 8003f00:	4a28      	ldr	r2, [pc, #160]	@ (8003fa4 <SystemInit+0x128>)
 8003f02:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003f04:	4b24      	ldr	r3, [pc, #144]	@ (8003f98 <SystemInit+0x11c>)
 8003f06:	4a28      	ldr	r2, [pc, #160]	@ (8003fa8 <SystemInit+0x12c>)
 8003f08:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003f0a:	4b23      	ldr	r3, [pc, #140]	@ (8003f98 <SystemInit+0x11c>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003f10:	4b21      	ldr	r3, [pc, #132]	@ (8003f98 <SystemInit+0x11c>)
 8003f12:	4a25      	ldr	r2, [pc, #148]	@ (8003fa8 <SystemInit+0x12c>)
 8003f14:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8003f16:	4b20      	ldr	r3, [pc, #128]	@ (8003f98 <SystemInit+0x11c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f98 <SystemInit+0x11c>)
 8003f1e:	4a22      	ldr	r2, [pc, #136]	@ (8003fa8 <SystemInit+0x12c>)
 8003f20:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003f22:	4b1d      	ldr	r3, [pc, #116]	@ (8003f98 <SystemInit+0x11c>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f28:	4b1b      	ldr	r3, [pc, #108]	@ (8003f98 <SystemInit+0x11c>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003f98 <SystemInit+0x11c>)
 8003f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f32:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003f34:	4b18      	ldr	r3, [pc, #96]	@ (8003f98 <SystemInit+0x11c>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8003fac <SystemInit+0x130>)
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	4b1c      	ldr	r3, [pc, #112]	@ (8003fb0 <SystemInit+0x134>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f46:	d202      	bcs.n	8003f4e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003f48:	4b1a      	ldr	r3, [pc, #104]	@ (8003fb4 <SystemInit+0x138>)
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8003f4e:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <SystemInit+0x11c>)
 8003f50:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003f54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d113      	bne.n	8003f84 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f98 <SystemInit+0x11c>)
 8003f5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003f62:	4a0d      	ldr	r2, [pc, #52]	@ (8003f98 <SystemInit+0x11c>)
 8003f64:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003f6c:	4b12      	ldr	r3, [pc, #72]	@ (8003fb8 <SystemInit+0x13c>)
 8003f6e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8003f72:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8003f74:	4b08      	ldr	r3, [pc, #32]	@ (8003f98 <SystemInit+0x11c>)
 8003f76:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8003f7a:	4a07      	ldr	r2, [pc, #28]	@ (8003f98 <SystemInit+0x11c>)
 8003f7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f80:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003f84:	bf00      	nop
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	e000ed00 	.word	0xe000ed00
 8003f94:	52002000 	.word	0x52002000
 8003f98:	58024400 	.word	0x58024400
 8003f9c:	eaf6ed7f 	.word	0xeaf6ed7f
 8003fa0:	02020200 	.word	0x02020200
 8003fa4:	01ff0000 	.word	0x01ff0000
 8003fa8:	01010280 	.word	0x01010280
 8003fac:	5c001000 	.word	0x5c001000
 8003fb0:	ffff0000 	.word	0xffff0000
 8003fb4:	51008108 	.word	0x51008108
 8003fb8:	52004000 	.word	0x52004000

08003fbc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8003fc0:	4b09      	ldr	r3, [pc, #36]	@ (8003fe8 <ExitRun0Mode+0x2c>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	4a08      	ldr	r2, [pc, #32]	@ (8003fe8 <ExitRun0Mode+0x2c>)
 8003fc6:	f043 0302 	orr.w	r3, r3, #2
 8003fca:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8003fcc:	bf00      	nop
 8003fce:	4b06      	ldr	r3, [pc, #24]	@ (8003fe8 <ExitRun0Mode+0x2c>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d0f9      	beq.n	8003fce <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8003fda:	bf00      	nop
 8003fdc:	bf00      	nop
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	58024800 	.word	0x58024800

08003fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003fec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004028 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8003ff0:	f7ff ffe4 	bl	8003fbc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ff4:	f7ff ff42 	bl	8003e7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ff8:	480c      	ldr	r0, [pc, #48]	@ (800402c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003ffa:	490d      	ldr	r1, [pc, #52]	@ (8004030 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003ffc:	4a0d      	ldr	r2, [pc, #52]	@ (8004034 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003ffe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004000:	e002      	b.n	8004008 <LoopCopyDataInit>

08004002 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004002:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004004:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004006:	3304      	adds	r3, #4

08004008 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004008:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800400a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800400c:	d3f9      	bcc.n	8004002 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800400e:	4a0a      	ldr	r2, [pc, #40]	@ (8004038 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004010:	4c0a      	ldr	r4, [pc, #40]	@ (800403c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004012:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004014:	e001      	b.n	800401a <LoopFillZerobss>

08004016 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004016:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004018:	3204      	adds	r2, #4

0800401a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800401a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800401c:	d3fb      	bcc.n	8004016 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800401e:	f009 fdc5 	bl	800dbac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004022:	f7fe ff2d 	bl	8002e80 <main>
  bx  lr
 8004026:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004028:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800402c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004030:	24000084 	.word	0x24000084
  ldr r2, =_sidata
 8004034:	0800f9f8 	.word	0x0800f9f8
  ldr r2, =_sbss
 8004038:	24000084 	.word	0x24000084
  ldr r4, =_ebss
 800403c:	24004d84 	.word	0x24004d84

08004040 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004040:	e7fe      	b.n	8004040 <ADC3_IRQHandler>
	...

08004044 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800404a:	2003      	movs	r0, #3
 800404c:	f000 f933 	bl	80042b6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004050:	f002 f92c 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 8004054:	4602      	mov	r2, r0
 8004056:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <HAL_Init+0x68>)
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	0a1b      	lsrs	r3, r3, #8
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	4913      	ldr	r1, [pc, #76]	@ (80040b0 <HAL_Init+0x6c>)
 8004062:	5ccb      	ldrb	r3, [r1, r3]
 8004064:	f003 031f 	and.w	r3, r3, #31
 8004068:	fa22 f303 	lsr.w	r3, r2, r3
 800406c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800406e:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <HAL_Init+0x68>)
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	4a0e      	ldr	r2, [pc, #56]	@ (80040b0 <HAL_Init+0x6c>)
 8004078:	5cd3      	ldrb	r3, [r2, r3]
 800407a:	f003 031f 	and.w	r3, r3, #31
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	fa22 f303 	lsr.w	r3, r2, r3
 8004084:	4a0b      	ldr	r2, [pc, #44]	@ (80040b4 <HAL_Init+0x70>)
 8004086:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004088:	4a0b      	ldr	r2, [pc, #44]	@ (80040b8 <HAL_Init+0x74>)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800408e:	200f      	movs	r0, #15
 8004090:	f7ff fdbe 	bl	8003c10 <HAL_InitTick>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e002      	b.n	80040a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800409e:	f7ff fc67 	bl	8003970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040a2:	2300      	movs	r3, #0
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3708      	adds	r7, #8
 80040a8:	46bd      	mov	sp, r7
 80040aa:	bd80      	pop	{r7, pc}
 80040ac:	58024400 	.word	0x58024400
 80040b0:	0800f76c 	.word	0x0800f76c
 80040b4:	24000004 	.word	0x24000004
 80040b8:	24000000 	.word	0x24000000

080040bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040bc:	b480      	push	{r7}
 80040be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80040c0:	4b06      	ldr	r3, [pc, #24]	@ (80040dc <HAL_IncTick+0x20>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	461a      	mov	r2, r3
 80040c6:	4b06      	ldr	r3, [pc, #24]	@ (80040e0 <HAL_IncTick+0x24>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4413      	add	r3, r2
 80040cc:	4a04      	ldr	r2, [pc, #16]	@ (80040e0 <HAL_IncTick+0x24>)
 80040ce:	6013      	str	r3, [r2, #0]
}
 80040d0:	bf00      	nop
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	2400000c 	.word	0x2400000c
 80040e0:	24000238 	.word	0x24000238

080040e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  return uwTick;
 80040e8:	4b03      	ldr	r3, [pc, #12]	@ (80040f8 <HAL_GetTick+0x14>)
 80040ea:	681b      	ldr	r3, [r3, #0]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	24000238 	.word	0x24000238

080040fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004104:	f7ff ffee 	bl	80040e4 <HAL_GetTick>
 8004108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004114:	d005      	beq.n	8004122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004116:	4b0a      	ldr	r3, [pc, #40]	@ (8004140 <HAL_Delay+0x44>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	4413      	add	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004122:	bf00      	nop
 8004124:	f7ff ffde 	bl	80040e4 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	429a      	cmp	r2, r3
 8004132:	d8f7      	bhi.n	8004124 <HAL_Delay+0x28>
  {
  }
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	2400000c 	.word	0x2400000c

08004144 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004148:	4b03      	ldr	r3, [pc, #12]	@ (8004158 <HAL_GetREVID+0x14>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	0c1b      	lsrs	r3, r3, #16
}
 800414e:	4618      	mov	r0, r3
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	5c001000 	.word	0x5c001000

0800415c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f003 0307 	and.w	r3, r3, #7
 800416a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800416c:	4b0b      	ldr	r3, [pc, #44]	@ (800419c <__NVIC_SetPriorityGrouping+0x40>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004172:	68ba      	ldr	r2, [r7, #8]
 8004174:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004178:	4013      	ands	r3, r2
 800417a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004184:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004186:	4313      	orrs	r3, r2
 8004188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800418a:	4a04      	ldr	r2, [pc, #16]	@ (800419c <__NVIC_SetPriorityGrouping+0x40>)
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	60d3      	str	r3, [r2, #12]
}
 8004190:	bf00      	nop
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	e000ed00 	.word	0xe000ed00
 80041a0:	05fa0000 	.word	0x05fa0000

080041a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041a8:	4b04      	ldr	r3, [pc, #16]	@ (80041bc <__NVIC_GetPriorityGrouping+0x18>)
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	0a1b      	lsrs	r3, r3, #8
 80041ae:	f003 0307 	and.w	r3, r3, #7
}
 80041b2:	4618      	mov	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	4603      	mov	r3, r0
 80041c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	db0b      	blt.n	80041ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041d2:	88fb      	ldrh	r3, [r7, #6]
 80041d4:	f003 021f 	and.w	r2, r3, #31
 80041d8:	4907      	ldr	r1, [pc, #28]	@ (80041f8 <__NVIC_EnableIRQ+0x38>)
 80041da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041de:	095b      	lsrs	r3, r3, #5
 80041e0:	2001      	movs	r0, #1
 80041e2:	fa00 f202 	lsl.w	r2, r0, r2
 80041e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041ea:	bf00      	nop
 80041ec:	370c      	adds	r7, #12
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	e000e100 	.word	0xe000e100

080041fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	6039      	str	r1, [r7, #0]
 8004206:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800420c:	2b00      	cmp	r3, #0
 800420e:	db0a      	blt.n	8004226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	b2da      	uxtb	r2, r3
 8004214:	490c      	ldr	r1, [pc, #48]	@ (8004248 <__NVIC_SetPriority+0x4c>)
 8004216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800421a:	0112      	lsls	r2, r2, #4
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	440b      	add	r3, r1
 8004220:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004224:	e00a      	b.n	800423c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	b2da      	uxtb	r2, r3
 800422a:	4908      	ldr	r1, [pc, #32]	@ (800424c <__NVIC_SetPriority+0x50>)
 800422c:	88fb      	ldrh	r3, [r7, #6]
 800422e:	f003 030f 	and.w	r3, r3, #15
 8004232:	3b04      	subs	r3, #4
 8004234:	0112      	lsls	r2, r2, #4
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	440b      	add	r3, r1
 800423a:	761a      	strb	r2, [r3, #24]
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	e000e100 	.word	0xe000e100
 800424c:	e000ed00 	.word	0xe000ed00

08004250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004250:	b480      	push	{r7}
 8004252:	b089      	sub	sp, #36	@ 0x24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	f1c3 0307 	rsb	r3, r3, #7
 800426a:	2b04      	cmp	r3, #4
 800426c:	bf28      	it	cs
 800426e:	2304      	movcs	r3, #4
 8004270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	3304      	adds	r3, #4
 8004276:	2b06      	cmp	r3, #6
 8004278:	d902      	bls.n	8004280 <NVIC_EncodePriority+0x30>
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	3b03      	subs	r3, #3
 800427e:	e000      	b.n	8004282 <NVIC_EncodePriority+0x32>
 8004280:	2300      	movs	r3, #0
 8004282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004284:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	fa02 f303 	lsl.w	r3, r2, r3
 800428e:	43da      	mvns	r2, r3
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	401a      	ands	r2, r3
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004298:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800429c:	697b      	ldr	r3, [r7, #20]
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	43d9      	mvns	r1, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a8:	4313      	orrs	r3, r2
         );
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3724      	adds	r7, #36	@ 0x24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b082      	sub	sp, #8
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7ff ff4c 	bl	800415c <__NVIC_SetPriorityGrouping>
}
 80042c4:	bf00      	nop
 80042c6:	3708      	adds	r7, #8
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	4603      	mov	r3, r0
 80042d4:	60b9      	str	r1, [r7, #8]
 80042d6:	607a      	str	r2, [r7, #4]
 80042d8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042da:	f7ff ff63 	bl	80041a4 <__NVIC_GetPriorityGrouping>
 80042de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	6978      	ldr	r0, [r7, #20]
 80042e6:	f7ff ffb3 	bl	8004250 <NVIC_EncodePriority>
 80042ea:	4602      	mov	r2, r0
 80042ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80042f0:	4611      	mov	r1, r2
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff ff82 	bl	80041fc <__NVIC_SetPriority>
}
 80042f8:	bf00      	nop
 80042fa:	3718      	adds	r7, #24
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}

08004300 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b082      	sub	sp, #8
 8004304:	af00      	add	r7, sp, #0
 8004306:	4603      	mov	r3, r0
 8004308:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800430a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff ff56 	bl	80041c0 <__NVIC_EnableIRQ>
}
 8004314:	bf00      	nop
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004320:	f3bf 8f5f 	dmb	sy
}
 8004324:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8004326:	4b07      	ldr	r3, [pc, #28]	@ (8004344 <HAL_MPU_Disable+0x28>)
 8004328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800432a:	4a06      	ldr	r2, [pc, #24]	@ (8004344 <HAL_MPU_Disable+0x28>)
 800432c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004330:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004332:	4b05      	ldr	r3, [pc, #20]	@ (8004348 <HAL_MPU_Disable+0x2c>)
 8004334:	2200      	movs	r2, #0
 8004336:	605a      	str	r2, [r3, #4]
}
 8004338:	bf00      	nop
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	e000ed00 	.word	0xe000ed00
 8004348:	e000ed90 	.word	0xe000ed90

0800434c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004354:	4a0b      	ldr	r2, [pc, #44]	@ (8004384 <HAL_MPU_Enable+0x38>)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f043 0301 	orr.w	r3, r3, #1
 800435c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800435e:	4b0a      	ldr	r3, [pc, #40]	@ (8004388 <HAL_MPU_Enable+0x3c>)
 8004360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004362:	4a09      	ldr	r2, [pc, #36]	@ (8004388 <HAL_MPU_Enable+0x3c>)
 8004364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004368:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800436a:	f3bf 8f4f 	dsb	sy
}
 800436e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004370:	f3bf 8f6f 	isb	sy
}
 8004374:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	e000ed90 	.word	0xe000ed90
 8004388:	e000ed00 	.word	0xe000ed00

0800438c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800438c:	b480      	push	{r7}
 800438e:	b083      	sub	sp, #12
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	785a      	ldrb	r2, [r3, #1]
 8004398:	4b1b      	ldr	r3, [pc, #108]	@ (8004408 <HAL_MPU_ConfigRegion+0x7c>)
 800439a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800439c:	4b1a      	ldr	r3, [pc, #104]	@ (8004408 <HAL_MPU_ConfigRegion+0x7c>)
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	4a19      	ldr	r2, [pc, #100]	@ (8004408 <HAL_MPU_ConfigRegion+0x7c>)
 80043a2:	f023 0301 	bic.w	r3, r3, #1
 80043a6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80043a8:	4a17      	ldr	r2, [pc, #92]	@ (8004408 <HAL_MPU_ConfigRegion+0x7c>)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	7b1b      	ldrb	r3, [r3, #12]
 80043b4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	7adb      	ldrb	r3, [r3, #11]
 80043ba:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80043bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	7a9b      	ldrb	r3, [r3, #10]
 80043c2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80043c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	7b5b      	ldrb	r3, [r3, #13]
 80043ca:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80043cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	7b9b      	ldrb	r3, [r3, #14]
 80043d2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80043d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	7bdb      	ldrb	r3, [r3, #15]
 80043da:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80043dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	7a5b      	ldrb	r3, [r3, #9]
 80043e2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80043e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	7a1b      	ldrb	r3, [r3, #8]
 80043ea:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80043ec:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	7812      	ldrb	r2, [r2, #0]
 80043f2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80043f4:	4a04      	ldr	r2, [pc, #16]	@ (8004408 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80043f6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80043f8:	6113      	str	r3, [r2, #16]
}
 80043fa:	bf00      	nop
 80043fc:	370c      	adds	r7, #12
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	e000ed90 	.word	0xe000ed90

0800440c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800440c:	b480      	push	{r7}
 800440e:	b089      	sub	sp, #36	@ 0x24
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800441a:	4b89      	ldr	r3, [pc, #548]	@ (8004640 <HAL_GPIO_Init+0x234>)
 800441c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800441e:	e194      	b.n	800474a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	2101      	movs	r1, #1
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	fa01 f303 	lsl.w	r3, r1, r3
 800442c:	4013      	ands	r3, r2
 800442e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 8186 	beq.w	8004744 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d005      	beq.n	8004450 <HAL_GPIO_Init+0x44>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0303 	and.w	r3, r3, #3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d130      	bne.n	80044b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	69fb      	ldr	r3, [r7, #28]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	4313      	orrs	r3, r2
 8004478:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004486:	2201      	movs	r2, #1
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4013      	ands	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0201 	and.w	r2, r3, #1
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d017      	beq.n	80044ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	2203      	movs	r2, #3
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	43db      	mvns	r3, r3
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	4013      	ands	r3, r2
 80044d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d123      	bne.n	8004542 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	08da      	lsrs	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	3208      	adds	r2, #8
 8004502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004508:	69fb      	ldr	r3, [r7, #28]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	220f      	movs	r2, #15
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	43db      	mvns	r3, r3
 8004518:	69ba      	ldr	r2, [r7, #24]
 800451a:	4013      	ands	r3, r2
 800451c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	69ba      	ldr	r2, [r7, #24]
 8004530:	4313      	orrs	r3, r2
 8004532:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	08da      	lsrs	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3208      	adds	r2, #8
 800453c:	69b9      	ldr	r1, [r7, #24]
 800453e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	2203      	movs	r2, #3
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	69ba      	ldr	r2, [r7, #24]
 8004556:	4013      	ands	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f003 0203 	and.w	r2, r3, #3
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4313      	orrs	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 80e0 	beq.w	8004744 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004584:	4b2f      	ldr	r3, [pc, #188]	@ (8004644 <HAL_GPIO_Init+0x238>)
 8004586:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800458a:	4a2e      	ldr	r2, [pc, #184]	@ (8004644 <HAL_GPIO_Init+0x238>)
 800458c:	f043 0302 	orr.w	r3, r3, #2
 8004590:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004594:	4b2b      	ldr	r3, [pc, #172]	@ (8004644 <HAL_GPIO_Init+0x238>)
 8004596:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045a2:	4a29      	ldr	r2, [pc, #164]	@ (8004648 <HAL_GPIO_Init+0x23c>)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	089b      	lsrs	r3, r3, #2
 80045a8:	3302      	adds	r3, #2
 80045aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	220f      	movs	r2, #15
 80045ba:	fa02 f303 	lsl.w	r3, r2, r3
 80045be:	43db      	mvns	r3, r3
 80045c0:	69ba      	ldr	r2, [r7, #24]
 80045c2:	4013      	ands	r3, r2
 80045c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a20      	ldr	r2, [pc, #128]	@ (800464c <HAL_GPIO_Init+0x240>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d052      	beq.n	8004674 <HAL_GPIO_Init+0x268>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004650 <HAL_GPIO_Init+0x244>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d031      	beq.n	800463a <HAL_GPIO_Init+0x22e>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004654 <HAL_GPIO_Init+0x248>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d02b      	beq.n	8004636 <HAL_GPIO_Init+0x22a>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004658 <HAL_GPIO_Init+0x24c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d025      	beq.n	8004632 <HAL_GPIO_Init+0x226>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a1c      	ldr	r2, [pc, #112]	@ (800465c <HAL_GPIO_Init+0x250>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d01f      	beq.n	800462e <HAL_GPIO_Init+0x222>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004660 <HAL_GPIO_Init+0x254>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d019      	beq.n	800462a <HAL_GPIO_Init+0x21e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a1a      	ldr	r2, [pc, #104]	@ (8004664 <HAL_GPIO_Init+0x258>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d013      	beq.n	8004626 <HAL_GPIO_Init+0x21a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a19      	ldr	r2, [pc, #100]	@ (8004668 <HAL_GPIO_Init+0x25c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d00d      	beq.n	8004622 <HAL_GPIO_Init+0x216>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a18      	ldr	r2, [pc, #96]	@ (800466c <HAL_GPIO_Init+0x260>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d007      	beq.n	800461e <HAL_GPIO_Init+0x212>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a17      	ldr	r2, [pc, #92]	@ (8004670 <HAL_GPIO_Init+0x264>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d101      	bne.n	800461a <HAL_GPIO_Init+0x20e>
 8004616:	2309      	movs	r3, #9
 8004618:	e02d      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800461a:	230a      	movs	r3, #10
 800461c:	e02b      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800461e:	2308      	movs	r3, #8
 8004620:	e029      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 8004622:	2307      	movs	r3, #7
 8004624:	e027      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 8004626:	2306      	movs	r3, #6
 8004628:	e025      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800462a:	2305      	movs	r3, #5
 800462c:	e023      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800462e:	2304      	movs	r3, #4
 8004630:	e021      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 8004632:	2303      	movs	r3, #3
 8004634:	e01f      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 8004636:	2302      	movs	r3, #2
 8004638:	e01d      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800463a:	2301      	movs	r3, #1
 800463c:	e01b      	b.n	8004676 <HAL_GPIO_Init+0x26a>
 800463e:	bf00      	nop
 8004640:	58000080 	.word	0x58000080
 8004644:	58024400 	.word	0x58024400
 8004648:	58000400 	.word	0x58000400
 800464c:	58020000 	.word	0x58020000
 8004650:	58020400 	.word	0x58020400
 8004654:	58020800 	.word	0x58020800
 8004658:	58020c00 	.word	0x58020c00
 800465c:	58021000 	.word	0x58021000
 8004660:	58021400 	.word	0x58021400
 8004664:	58021800 	.word	0x58021800
 8004668:	58021c00 	.word	0x58021c00
 800466c:	58022000 	.word	0x58022000
 8004670:	58022400 	.word	0x58022400
 8004674:	2300      	movs	r3, #0
 8004676:	69fa      	ldr	r2, [r7, #28]
 8004678:	f002 0203 	and.w	r2, r2, #3
 800467c:	0092      	lsls	r2, r2, #2
 800467e:	4093      	lsls	r3, r2
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4313      	orrs	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004686:	4938      	ldr	r1, [pc, #224]	@ (8004768 <HAL_GPIO_Init+0x35c>)
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	089b      	lsrs	r3, r3, #2
 800468c:	3302      	adds	r3, #2
 800468e:	69ba      	ldr	r2, [r7, #24]
 8004690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004694:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	43db      	mvns	r3, r3
 80046a0:	69ba      	ldr	r2, [r7, #24]
 80046a2:	4013      	ands	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80046ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80046c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	43db      	mvns	r3, r3
 80046ce:	69ba      	ldr	r2, [r7, #24]
 80046d0:	4013      	ands	r3, r2
 80046d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046e0:	69ba      	ldr	r2, [r7, #24]
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80046e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	43db      	mvns	r3, r3
 80046fa:	69ba      	ldr	r2, [r7, #24]
 80046fc:	4013      	ands	r3, r2
 80046fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d003      	beq.n	8004714 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800470c:	69ba      	ldr	r2, [r7, #24]
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	4313      	orrs	r3, r2
 8004712:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	43db      	mvns	r3, r3
 8004724:	69ba      	ldr	r2, [r7, #24]
 8004726:	4013      	ands	r3, r2
 8004728:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4313      	orrs	r3, r2
 800473c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	3301      	adds	r3, #1
 8004748:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681a      	ldr	r2, [r3, #0]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	fa22 f303 	lsr.w	r3, r2, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	f47f ae63 	bne.w	8004420 <HAL_GPIO_Init+0x14>
  }
}
 800475a:	bf00      	nop
 800475c:	bf00      	nop
 800475e:	3724      	adds	r7, #36	@ 0x24
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	58000400 	.word	0x58000400

0800476c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	460b      	mov	r3, r1
 8004776:	807b      	strh	r3, [r7, #2]
 8004778:	4613      	mov	r3, r2
 800477a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800477c:	787b      	ldrb	r3, [r7, #1]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004782:	887a      	ldrh	r2, [r7, #2]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004788:	e003      	b.n	8004792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800478a:	887b      	ldrh	r3, [r7, #2]
 800478c:	041a      	lsls	r2, r3, #16
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	619a      	str	r2, [r3, #24]
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr
	...

080047a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e08b      	b.n	80048ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d106      	bne.n	80047cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7ff f8f0 	bl	80039ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2224      	movs	r2, #36	@ 0x24
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0201 	bic.w	r2, r2, #1
 80047e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80047f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004800:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	2b01      	cmp	r3, #1
 8004808:	d107      	bne.n	800481a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689a      	ldr	r2, [r3, #8]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004816:	609a      	str	r2, [r3, #8]
 8004818:	e006      	b.n	8004828 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004826:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d108      	bne.n	8004842 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	685a      	ldr	r2, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800483e:	605a      	str	r2, [r3, #4]
 8004840:	e007      	b.n	8004852 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004850:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	4b1d      	ldr	r3, [pc, #116]	@ (80048d4 <HAL_I2C_Init+0x134>)
 800485e:	430b      	orrs	r3, r1
 8004860:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68da      	ldr	r2, [r3, #12]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004870:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	691a      	ldr	r2, [r3, #16]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	430a      	orrs	r2, r1
 800488a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	69d9      	ldr	r1, [r3, #28]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a1a      	ldr	r2, [r3, #32]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	430a      	orrs	r2, r1
 800489a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f042 0201 	orr.w	r2, r2, #1
 80048aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	02008000 	.word	0x02008000

080048d8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b088      	sub	sp, #32
 80048dc:	af02      	add	r7, sp, #8
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	461a      	mov	r2, r3
 80048e4:	460b      	mov	r3, r1
 80048e6:	817b      	strh	r3, [r7, #10]
 80048e8:	4613      	mov	r3, r2
 80048ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	f040 80fd 	bne.w	8004af4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_I2C_Master_Transmit+0x30>
 8004904:	2302      	movs	r3, #2
 8004906:	e0f6      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004910:	f7ff fbe8 	bl	80040e4 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	9300      	str	r3, [sp, #0]
 800491a:	2319      	movs	r3, #25
 800491c:	2201      	movs	r2, #1
 800491e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004922:	68f8      	ldr	r0, [r7, #12]
 8004924:	f000 fbea 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004928:	4603      	mov	r3, r0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e0e1      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2221      	movs	r2, #33	@ 0x21
 8004936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2210      	movs	r2, #16
 800493e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	893a      	ldrh	r2, [r7, #8]
 8004952:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800495e:	b29b      	uxth	r3, r3
 8004960:	2bff      	cmp	r3, #255	@ 0xff
 8004962:	d906      	bls.n	8004972 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	22ff      	movs	r2, #255	@ 0xff
 8004968:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800496a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800496e:	617b      	str	r3, [r7, #20]
 8004970:	e007      	b.n	8004982 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800497c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004980:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004986:	2b00      	cmp	r3, #0
 8004988:	d024      	beq.n	80049d4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b2:	3b01      	subs	r3, #1
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	3301      	adds	r3, #1
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	8979      	ldrh	r1, [r7, #10]
 80049c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004b00 <HAL_I2C_Master_Transmit+0x228>)
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f000 fd59 	bl	8005484 <I2C_TransferConfig>
 80049d2:	e066      	b.n	8004aa2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	8979      	ldrh	r1, [r7, #10]
 80049dc:	4b48      	ldr	r3, [pc, #288]	@ (8004b00 <HAL_I2C_Master_Transmit+0x228>)
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 fd4e 	bl	8005484 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80049e8:	e05b      	b.n	8004aa2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	6a39      	ldr	r1, [r7, #32]
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 fbdd 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e07b      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	781a      	ldrb	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a26:	3b01      	subs	r3, #1
 8004a28:	b29a      	uxth	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d034      	beq.n	8004aa2 <HAL_I2C_Master_Transmit+0x1ca>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d130      	bne.n	8004aa2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	9300      	str	r3, [sp, #0]
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	2200      	movs	r2, #0
 8004a48:	2180      	movs	r1, #128	@ 0x80
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 fb56 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e04d      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2bff      	cmp	r3, #255	@ 0xff
 8004a62:	d90e      	bls.n	8004a82 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	22ff      	movs	r2, #255	@ 0xff
 8004a68:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	8979      	ldrh	r1, [r7, #10]
 8004a72:	2300      	movs	r3, #0
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 fd02 	bl	8005484 <I2C_TransferConfig>
 8004a80:	e00f      	b.n	8004aa2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a90:	b2da      	uxtb	r2, r3
 8004a92:	8979      	ldrh	r1, [r7, #10]
 8004a94:	2300      	movs	r3, #0
 8004a96:	9300      	str	r3, [sp, #0]
 8004a98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 fcf1 	bl	8005484 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d19e      	bne.n	80049ea <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aac:	693a      	ldr	r2, [r7, #16]
 8004aae:	6a39      	ldr	r1, [r7, #32]
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fbc3 	bl	800523c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e01a      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6859      	ldr	r1, [r3, #4]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8004b04 <HAL_I2C_Master_Transmit+0x22c>)
 8004ad4:	400b      	ands	r3, r1
 8004ad6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004af0:	2300      	movs	r3, #0
 8004af2:	e000      	b.n	8004af6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004af4:	2302      	movs	r3, #2
  }
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	80002000 	.word	0x80002000
 8004b04:	fe00e800 	.word	0xfe00e800

08004b08 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af02      	add	r7, sp, #8
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	4608      	mov	r0, r1
 8004b12:	4611      	mov	r1, r2
 8004b14:	461a      	mov	r2, r3
 8004b16:	4603      	mov	r3, r0
 8004b18:	817b      	strh	r3, [r7, #10]
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	813b      	strh	r3, [r7, #8]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	f040 80f9 	bne.w	8004d22 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_I2C_Mem_Write+0x34>
 8004b36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b42:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e0ed      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d101      	bne.n	8004b56 <HAL_I2C_Mem_Write+0x4e>
 8004b52:	2302      	movs	r3, #2
 8004b54:	e0e6      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b5e:	f7ff fac1 	bl	80040e4 <HAL_GetTick>
 8004b62:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	2319      	movs	r3, #25
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 fac3 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e0d1      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2221      	movs	r2, #33	@ 0x21
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2240      	movs	r2, #64	@ 0x40
 8004b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6a3a      	ldr	r2, [r7, #32]
 8004b9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba8:	88f8      	ldrh	r0, [r7, #6]
 8004baa:	893a      	ldrh	r2, [r7, #8]
 8004bac:	8979      	ldrh	r1, [r7, #10]
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 f9d3 	bl	8004f64 <I2C_RequestMemoryWrite>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e0a9      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	2bff      	cmp	r3, #255	@ 0xff
 8004bd8:	d90e      	bls.n	8004bf8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	22ff      	movs	r2, #255	@ 0xff
 8004bde:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	8979      	ldrh	r1, [r7, #10]
 8004be8:	2300      	movs	r3, #0
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004bf0:	68f8      	ldr	r0, [r7, #12]
 8004bf2:	f000 fc47 	bl	8005484 <I2C_TransferConfig>
 8004bf6:	e00f      	b.n	8004c18 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	8979      	ldrh	r1, [r7, #10]
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	9300      	str	r3, [sp, #0]
 8004c0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c12:	68f8      	ldr	r0, [r7, #12]
 8004c14:	f000 fc36 	bl	8005484 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 fac6 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e07b      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c30:	781a      	ldrb	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c54:	3b01      	subs	r3, #1
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d034      	beq.n	8004cd0 <HAL_I2C_Mem_Write+0x1c8>
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d130      	bne.n	8004cd0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	9300      	str	r3, [sp, #0]
 8004c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c74:	2200      	movs	r2, #0
 8004c76:	2180      	movs	r1, #128	@ 0x80
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f000 fa3f 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e04d      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	2bff      	cmp	r3, #255	@ 0xff
 8004c90:	d90e      	bls.n	8004cb0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	22ff      	movs	r2, #255	@ 0xff
 8004c96:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c9c:	b2da      	uxtb	r2, r3
 8004c9e:	8979      	ldrh	r1, [r7, #10]
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 fbeb 	bl	8005484 <I2C_TransferConfig>
 8004cae:	e00f      	b.n	8004cd0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cbe:	b2da      	uxtb	r2, r3
 8004cc0:	8979      	ldrh	r1, [r7, #10]
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fbda 	bl	8005484 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d19e      	bne.n	8004c18 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 faac 	bl	800523c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e01a      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6859      	ldr	r1, [r3, #4]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	4b0a      	ldr	r3, [pc, #40]	@ (8004d2c <HAL_I2C_Mem_Write+0x224>)
 8004d02:	400b      	ands	r3, r1
 8004d04:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2220      	movs	r2, #32
 8004d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	e000      	b.n	8004d24 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004d22:	2302      	movs	r3, #2
  }
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	fe00e800 	.word	0xfe00e800

08004d30 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	4608      	mov	r0, r1
 8004d3a:	4611      	mov	r1, r2
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	4603      	mov	r3, r0
 8004d40:	817b      	strh	r3, [r7, #10]
 8004d42:	460b      	mov	r3, r1
 8004d44:	813b      	strh	r3, [r7, #8]
 8004d46:	4613      	mov	r3, r2
 8004d48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	f040 80fd 	bne.w	8004f52 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d58:	6a3b      	ldr	r3, [r7, #32]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d002      	beq.n	8004d64 <HAL_I2C_Mem_Read+0x34>
 8004d5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d105      	bne.n	8004d70 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d6a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e0f1      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d101      	bne.n	8004d7e <HAL_I2C_Mem_Read+0x4e>
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	e0ea      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d86:	f7ff f9ad 	bl	80040e4 <HAL_GetTick>
 8004d8a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	2319      	movs	r3, #25
 8004d92:	2201      	movs	r2, #1
 8004d94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 f9af 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d001      	beq.n	8004da8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e0d5      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2222      	movs	r2, #34	@ 0x22
 8004dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2240      	movs	r2, #64	@ 0x40
 8004db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a3a      	ldr	r2, [r7, #32]
 8004dc2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dd0:	88f8      	ldrh	r0, [r7, #6]
 8004dd2:	893a      	ldrh	r2, [r7, #8]
 8004dd4:	8979      	ldrh	r1, [r7, #10]
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	9301      	str	r3, [sp, #4]
 8004dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	4603      	mov	r3, r0
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f913 	bl	800500c <I2C_RequestMemoryRead>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d005      	beq.n	8004df8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e0ad      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2bff      	cmp	r3, #255	@ 0xff
 8004e00:	d90e      	bls.n	8004e20 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	22ff      	movs	r2, #255	@ 0xff
 8004e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	8979      	ldrh	r1, [r7, #10]
 8004e10:	4b52      	ldr	r3, [pc, #328]	@ (8004f5c <HAL_I2C_Mem_Read+0x22c>)
 8004e12:	9300      	str	r3, [sp, #0]
 8004e14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f000 fb33 	bl	8005484 <I2C_TransferConfig>
 8004e1e:	e00f      	b.n	8004e40 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	8979      	ldrh	r1, [r7, #10]
 8004e32:	4b4a      	ldr	r3, [pc, #296]	@ (8004f5c <HAL_I2C_Mem_Read+0x22c>)
 8004e34:	9300      	str	r3, [sp, #0]
 8004e36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 fb22 	bl	8005484 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e46:	2200      	movs	r2, #0
 8004e48:	2104      	movs	r1, #4
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 f956 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e07c      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e64:	b2d2      	uxtb	r2, r2
 8004e66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d034      	beq.n	8004f00 <HAL_I2C_Mem_Read+0x1d0>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d130      	bne.n	8004f00 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	2180      	movs	r1, #128	@ 0x80
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f927 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e04d      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	2bff      	cmp	r3, #255	@ 0xff
 8004ec0:	d90e      	bls.n	8004ee0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	22ff      	movs	r2, #255	@ 0xff
 8004ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	8979      	ldrh	r1, [r7, #10]
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	9300      	str	r3, [sp, #0]
 8004ed4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f000 fad3 	bl	8005484 <I2C_TransferConfig>
 8004ede:	e00f      	b.n	8004f00 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	8979      	ldrh	r1, [r7, #10]
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	9300      	str	r3, [sp, #0]
 8004ef6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 fac2 	bl	8005484 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d19a      	bne.n	8004e40 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 f994 	bl	800523c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e01a      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2220      	movs	r2, #32
 8004f24:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6859      	ldr	r1, [r3, #4]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	4b0b      	ldr	r3, [pc, #44]	@ (8004f60 <HAL_I2C_Mem_Read+0x230>)
 8004f32:	400b      	ands	r3, r1
 8004f34:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	e000      	b.n	8004f54 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004f52:	2302      	movs	r3, #2
  }
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	80002400 	.word	0x80002400
 8004f60:	fe00e800 	.word	0xfe00e800

08004f64 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	4608      	mov	r0, r1
 8004f6e:	4611      	mov	r1, r2
 8004f70:	461a      	mov	r2, r3
 8004f72:	4603      	mov	r3, r0
 8004f74:	817b      	strh	r3, [r7, #10]
 8004f76:	460b      	mov	r3, r1
 8004f78:	813b      	strh	r3, [r7, #8]
 8004f7a:	4613      	mov	r3, r2
 8004f7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004f7e:	88fb      	ldrh	r3, [r7, #6]
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	8979      	ldrh	r1, [r7, #10]
 8004f84:	4b20      	ldr	r3, [pc, #128]	@ (8005008 <I2C_RequestMemoryWrite+0xa4>)
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 fa79 	bl	8005484 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f92:	69fa      	ldr	r2, [r7, #28]
 8004f94:	69b9      	ldr	r1, [r7, #24]
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f000 f909 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e02c      	b.n	8005000 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fa6:	88fb      	ldrh	r3, [r7, #6]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d105      	bne.n	8004fb8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fac:	893b      	ldrh	r3, [r7, #8]
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fb6:	e015      	b.n	8004fe4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004fb8:	893b      	ldrh	r3, [r7, #8]
 8004fba:	0a1b      	lsrs	r3, r3, #8
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fc6:	69fa      	ldr	r2, [r7, #28]
 8004fc8:	69b9      	ldr	r1, [r7, #24]
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 f8ef 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e012      	b.n	8005000 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fda:	893b      	ldrh	r3, [r7, #8]
 8004fdc:	b2da      	uxtb	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004fe4:	69fb      	ldr	r3, [r7, #28]
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	2200      	movs	r2, #0
 8004fec:	2180      	movs	r1, #128	@ 0x80
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	f000 f884 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	e000      	b.n	8005000 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	80002000 	.word	0x80002000

0800500c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af02      	add	r7, sp, #8
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	4608      	mov	r0, r1
 8005016:	4611      	mov	r1, r2
 8005018:	461a      	mov	r2, r3
 800501a:	4603      	mov	r3, r0
 800501c:	817b      	strh	r3, [r7, #10]
 800501e:	460b      	mov	r3, r1
 8005020:	813b      	strh	r3, [r7, #8]
 8005022:	4613      	mov	r3, r2
 8005024:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005026:	88fb      	ldrh	r3, [r7, #6]
 8005028:	b2da      	uxtb	r2, r3
 800502a:	8979      	ldrh	r1, [r7, #10]
 800502c:	4b20      	ldr	r3, [pc, #128]	@ (80050b0 <I2C_RequestMemoryRead+0xa4>)
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	2300      	movs	r3, #0
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 fa26 	bl	8005484 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005038:	69fa      	ldr	r2, [r7, #28]
 800503a:	69b9      	ldr	r1, [r7, #24]
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 f8b6 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e02c      	b.n	80050a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800504c:	88fb      	ldrh	r3, [r7, #6]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d105      	bne.n	800505e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005052:	893b      	ldrh	r3, [r7, #8]
 8005054:	b2da      	uxtb	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	629a      	str	r2, [r3, #40]	@ 0x28
 800505c:	e015      	b.n	800508a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800505e:	893b      	ldrh	r3, [r7, #8]
 8005060:	0a1b      	lsrs	r3, r3, #8
 8005062:	b29b      	uxth	r3, r3
 8005064:	b2da      	uxtb	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800506c:	69fa      	ldr	r2, [r7, #28]
 800506e:	69b9      	ldr	r1, [r7, #24]
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 f89c 	bl	80051ae <I2C_WaitOnTXISFlagUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	e012      	b.n	80050a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005080:	893b      	ldrh	r3, [r7, #8]
 8005082:	b2da      	uxtb	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	2200      	movs	r2, #0
 8005092:	2140      	movs	r1, #64	@ 0x40
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f831 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d001      	beq.n	80050a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e000      	b.n	80050a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	80002000 	.word	0x80002000

080050b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d103      	bne.n	80050d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2200      	movs	r2, #0
 80050d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d007      	beq.n	80050f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0201 	orr.w	r2, r2, #1
 80050ee:	619a      	str	r2, [r3, #24]
  }
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800510c:	e03b      	b.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	6839      	ldr	r1, [r7, #0]
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 f8d6 	bl	80052c4 <I2C_IsErrorOccurred>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e041      	b.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005128:	d02d      	beq.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800512a:	f7fe ffdb 	bl	80040e4 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	683a      	ldr	r2, [r7, #0]
 8005136:	429a      	cmp	r2, r3
 8005138:	d302      	bcc.n	8005140 <I2C_WaitOnFlagUntilTimeout+0x44>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d122      	bne.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	4013      	ands	r3, r2
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	429a      	cmp	r2, r3
 800514e:	bf0c      	ite	eq
 8005150:	2301      	moveq	r3, #1
 8005152:	2300      	movne	r3, #0
 8005154:	b2db      	uxtb	r3, r3
 8005156:	461a      	mov	r2, r3
 8005158:	79fb      	ldrb	r3, [r7, #7]
 800515a:	429a      	cmp	r2, r3
 800515c:	d113      	bne.n	8005186 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005162:	f043 0220 	orr.w	r2, r3, #32
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e00f      	b.n	80051a6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	699a      	ldr	r2, [r3, #24]
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	4013      	ands	r3, r2
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	429a      	cmp	r2, r3
 8005194:	bf0c      	ite	eq
 8005196:	2301      	moveq	r3, #1
 8005198:	2300      	movne	r3, #0
 800519a:	b2db      	uxtb	r3, r3
 800519c:	461a      	mov	r2, r3
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d0b4      	beq.n	800510e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b084      	sub	sp, #16
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	60f8      	str	r0, [r7, #12]
 80051b6:	60b9      	str	r1, [r7, #8]
 80051b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051ba:	e033      	b.n	8005224 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	68b9      	ldr	r1, [r7, #8]
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 f87f 	bl	80052c4 <I2C_IsErrorOccurred>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e031      	b.n	8005234 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051d6:	d025      	beq.n	8005224 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051d8:	f7fe ff84 	bl	80040e4 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	68ba      	ldr	r2, [r7, #8]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d302      	bcc.n	80051ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d11a      	bne.n	8005224 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b02      	cmp	r3, #2
 80051fa:	d013      	beq.n	8005224 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005200:	f043 0220 	orr.w	r2, r3, #32
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2220      	movs	r2, #32
 800520c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	2200      	movs	r2, #0
 8005214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e007      	b.n	8005234 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	f003 0302 	and.w	r3, r3, #2
 800522e:	2b02      	cmp	r3, #2
 8005230:	d1c4      	bne.n	80051bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005248:	e02f      	b.n	80052aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	68b9      	ldr	r1, [r7, #8]
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 f838 	bl	80052c4 <I2C_IsErrorOccurred>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e02d      	b.n	80052ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525e:	f7fe ff41 	bl	80040e4 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	429a      	cmp	r2, r3
 800526c:	d302      	bcc.n	8005274 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d11a      	bne.n	80052aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	f003 0320 	and.w	r3, r3, #32
 800527e:	2b20      	cmp	r3, #32
 8005280:	d013      	beq.n	80052aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005286:	f043 0220 	orr.w	r2, r3, #32
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e007      	b.n	80052ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	f003 0320 	and.w	r3, r3, #32
 80052b4:	2b20      	cmp	r3, #32
 80052b6:	d1c8      	bne.n	800524a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
	...

080052c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b08a      	sub	sp, #40	@ 0x28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052d0:	2300      	movs	r3, #0
 80052d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052de:	2300      	movs	r3, #0
 80052e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d068      	beq.n	80053c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2210      	movs	r2, #16
 80052f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80052f8:	e049      	b.n	800538e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005300:	d045      	beq.n	800538e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005302:	f7fe feef 	bl	80040e4 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	429a      	cmp	r2, r3
 8005310:	d302      	bcc.n	8005318 <I2C_IsErrorOccurred+0x54>
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d13a      	bne.n	800538e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005322:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800532a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005336:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800533a:	d121      	bne.n	8005380 <I2C_IsErrorOccurred+0xbc>
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005342:	d01d      	beq.n	8005380 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005344:	7cfb      	ldrb	r3, [r7, #19]
 8005346:	2b20      	cmp	r3, #32
 8005348:	d01a      	beq.n	8005380 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005358:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800535a:	f7fe fec3 	bl	80040e4 <HAL_GetTick>
 800535e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005360:	e00e      	b.n	8005380 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005362:	f7fe febf 	bl	80040e4 <HAL_GetTick>
 8005366:	4602      	mov	r2, r0
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	1ad3      	subs	r3, r2, r3
 800536c:	2b19      	cmp	r3, #25
 800536e:	d907      	bls.n	8005380 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005370:	6a3b      	ldr	r3, [r7, #32]
 8005372:	f043 0320 	orr.w	r3, r3, #32
 8005376:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800537e:	e006      	b.n	800538e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	f003 0320 	and.w	r3, r3, #32
 800538a:	2b20      	cmp	r3, #32
 800538c:	d1e9      	bne.n	8005362 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	f003 0320 	and.w	r3, r3, #32
 8005398:	2b20      	cmp	r3, #32
 800539a:	d003      	beq.n	80053a4 <I2C_IsErrorOccurred+0xe0>
 800539c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0aa      	beq.n	80052fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d103      	bne.n	80053b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2220      	movs	r2, #32
 80053b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80053b4:	6a3b      	ldr	r3, [r7, #32]
 80053b6:	f043 0304 	orr.w	r3, r3, #4
 80053ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00b      	beq.n	80053ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053d4:	6a3b      	ldr	r3, [r7, #32]
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80053e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00b      	beq.n	800540e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80053f6:	6a3b      	ldr	r3, [r7, #32]
 80053f8:	f043 0308 	orr.w	r3, r3, #8
 80053fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005406:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00b      	beq.n	8005430 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	f043 0302 	orr.w	r3, r3, #2
 800541e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005428:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005430:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01c      	beq.n	8005472 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f7ff fe3b 	bl	80050b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6859      	ldr	r1, [r3, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	4b0d      	ldr	r3, [pc, #52]	@ (8005480 <I2C_IsErrorOccurred+0x1bc>)
 800544a:	400b      	ands	r3, r1
 800544c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	431a      	orrs	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2220      	movs	r2, #32
 800545e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005472:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005476:	4618      	mov	r0, r3
 8005478:	3728      	adds	r7, #40	@ 0x28
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	fe00e800 	.word	0xfe00e800

08005484 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	607b      	str	r3, [r7, #4]
 800548e:	460b      	mov	r3, r1
 8005490:	817b      	strh	r3, [r7, #10]
 8005492:	4613      	mov	r3, r2
 8005494:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005496:	897b      	ldrh	r3, [r7, #10]
 8005498:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800549c:	7a7b      	ldrb	r3, [r7, #9]
 800549e:	041b      	lsls	r3, r3, #16
 80054a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054a4:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054aa:	6a3b      	ldr	r3, [r7, #32]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80054b2:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685a      	ldr	r2, [r3, #4]
 80054ba:	6a3b      	ldr	r3, [r7, #32]
 80054bc:	0d5b      	lsrs	r3, r3, #21
 80054be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80054c2:	4b08      	ldr	r3, [pc, #32]	@ (80054e4 <I2C_TransferConfig+0x60>)
 80054c4:	430b      	orrs	r3, r1
 80054c6:	43db      	mvns	r3, r3
 80054c8:	ea02 0103 	and.w	r1, r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	03ff63ff 	.word	0x03ff63ff

080054e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b20      	cmp	r3, #32
 80054fc:	d138      	bne.n	8005570 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005508:	2302      	movs	r3, #2
 800550a:	e032      	b.n	8005572 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2224      	movs	r2, #36	@ 0x24
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 0201 	bic.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800553a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6819      	ldr	r1, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	683a      	ldr	r2, [r7, #0]
 8005548:	430a      	orrs	r2, r1
 800554a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f042 0201 	orr.w	r2, r2, #1
 800555a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2220      	movs	r2, #32
 8005560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800556c:	2300      	movs	r3, #0
 800556e:	e000      	b.n	8005572 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005570:	2302      	movs	r3, #2
  }
}
 8005572:	4618      	mov	r0, r3
 8005574:	370c      	adds	r7, #12
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800557e:	b480      	push	{r7}
 8005580:	b085      	sub	sp, #20
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
 8005586:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b20      	cmp	r3, #32
 8005592:	d139      	bne.n	8005608 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800559a:	2b01      	cmp	r3, #1
 800559c:	d101      	bne.n	80055a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800559e:	2302      	movs	r3, #2
 80055a0:	e033      	b.n	800560a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2201      	movs	r2, #1
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2224      	movs	r2, #36	@ 0x24
 80055ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0201 	bic.w	r2, r2, #1
 80055c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	021b      	lsls	r3, r3, #8
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4313      	orrs	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f042 0201 	orr.w	r2, r2, #1
 80055f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2220      	movs	r2, #32
 80055f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005604:	2300      	movs	r3, #0
 8005606:	e000      	b.n	800560a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005608:	2302      	movs	r3, #2
  }
}
 800560a:	4618      	mov	r0, r3
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
	...

08005618 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005620:	4b19      	ldr	r3, [pc, #100]	@ (8005688 <HAL_PWREx_ConfigSupply+0x70>)
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f003 0304 	and.w	r3, r3, #4
 8005628:	2b04      	cmp	r3, #4
 800562a:	d00a      	beq.n	8005642 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800562c:	4b16      	ldr	r3, [pc, #88]	@ (8005688 <HAL_PWREx_ConfigSupply+0x70>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	429a      	cmp	r2, r3
 8005638:	d001      	beq.n	800563e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e01f      	b.n	800567e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	e01d      	b.n	800567e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005642:	4b11      	ldr	r3, [pc, #68]	@ (8005688 <HAL_PWREx_ConfigSupply+0x70>)
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	f023 0207 	bic.w	r2, r3, #7
 800564a:	490f      	ldr	r1, [pc, #60]	@ (8005688 <HAL_PWREx_ConfigSupply+0x70>)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4313      	orrs	r3, r2
 8005650:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005652:	f7fe fd47 	bl	80040e4 <HAL_GetTick>
 8005656:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005658:	e009      	b.n	800566e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800565a:	f7fe fd43 	bl	80040e4 <HAL_GetTick>
 800565e:	4602      	mov	r2, r0
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005668:	d901      	bls.n	800566e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800566a:	2301      	movs	r3, #1
 800566c:	e007      	b.n	800567e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800566e:	4b06      	ldr	r3, [pc, #24]	@ (8005688 <HAL_PWREx_ConfigSupply+0x70>)
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005676:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800567a:	d1ee      	bne.n	800565a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	58024800 	.word	0x58024800

0800568c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b08c      	sub	sp, #48	@ 0x30
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d102      	bne.n	80056a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	f000 bc48 	b.w	8005f30 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	f000 8088 	beq.w	80057be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056ae:	4b99      	ldr	r3, [pc, #612]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80056b8:	4b96      	ldr	r3, [pc, #600]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80056be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c0:	2b10      	cmp	r3, #16
 80056c2:	d007      	beq.n	80056d4 <HAL_RCC_OscConfig+0x48>
 80056c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c6:	2b18      	cmp	r3, #24
 80056c8:	d111      	bne.n	80056ee <HAL_RCC_OscConfig+0x62>
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d10c      	bne.n	80056ee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d4:	4b8f      	ldr	r3, [pc, #572]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d06d      	beq.n	80057bc <HAL_RCC_OscConfig+0x130>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d169      	bne.n	80057bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	f000 bc21 	b.w	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f6:	d106      	bne.n	8005706 <HAL_RCC_OscConfig+0x7a>
 80056f8:	4b86      	ldr	r3, [pc, #536]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a85      	ldr	r2, [pc, #532]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	e02e      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10c      	bne.n	8005728 <HAL_RCC_OscConfig+0x9c>
 800570e:	4b81      	ldr	r3, [pc, #516]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a80      	ldr	r2, [pc, #512]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005714:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005718:	6013      	str	r3, [r2, #0]
 800571a:	4b7e      	ldr	r3, [pc, #504]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a7d      	ldr	r2, [pc, #500]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005720:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	e01d      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0xc0>
 8005732:	4b78      	ldr	r3, [pc, #480]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a77      	ldr	r2, [pc, #476]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b75      	ldr	r3, [pc, #468]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a74      	ldr	r2, [pc, #464]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0xd8>
 800574c:	4b71      	ldr	r3, [pc, #452]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a70      	ldr	r2, [pc, #448]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b6e      	ldr	r3, [pc, #440]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a6d      	ldr	r2, [pc, #436]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800575e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800576c:	f7fe fcba 	bl	80040e4 <HAL_GetTick>
 8005770:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005774:	f7fe fcb6 	bl	80040e4 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b64      	cmp	r3, #100	@ 0x64
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e3d4      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005786:	4b63      	ldr	r3, [pc, #396]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0xe8>
 8005792:	e014      	b.n	80057be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005794:	f7fe fca6 	bl	80040e4 <HAL_GetTick>
 8005798:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800579c:	f7fe fca2 	bl	80040e4 <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	@ 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e3c0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80057ae:	4b59      	ldr	r3, [pc, #356]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0x110>
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 80ca 	beq.w	8005960 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057cc:	4b51      	ldr	r3, [pc, #324]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057ce:	691b      	ldr	r3, [r3, #16]
 80057d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057d6:	4b4f      	ldr	r3, [pc, #316]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057da:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <HAL_RCC_OscConfig+0x166>
 80057e2:	6a3b      	ldr	r3, [r7, #32]
 80057e4:	2b18      	cmp	r3, #24
 80057e6:	d156      	bne.n	8005896 <HAL_RCC_OscConfig+0x20a>
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d151      	bne.n	8005896 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057f2:	4b48      	ldr	r3, [pc, #288]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0304 	and.w	r3, r3, #4
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d005      	beq.n	800580a <HAL_RCC_OscConfig+0x17e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e392      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800580a:	4b42      	ldr	r3, [pc, #264]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f023 0219 	bic.w	r2, r3, #25
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	493f      	ldr	r1, [pc, #252]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005818:	4313      	orrs	r3, r2
 800581a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581c:	f7fe fc62 	bl	80040e4 <HAL_GetTick>
 8005820:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005822:	e008      	b.n	8005836 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005824:	f7fe fc5e 	bl	80040e4 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	2b02      	cmp	r3, #2
 8005830:	d901      	bls.n	8005836 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e37c      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005836:	4b37      	ldr	r3, [pc, #220]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0304 	and.w	r3, r3, #4
 800583e:	2b00      	cmp	r3, #0
 8005840:	d0f0      	beq.n	8005824 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005842:	f7fe fc7f 	bl	8004144 <HAL_GetREVID>
 8005846:	4603      	mov	r3, r0
 8005848:	f241 0203 	movw	r2, #4099	@ 0x1003
 800584c:	4293      	cmp	r3, r2
 800584e:	d817      	bhi.n	8005880 <HAL_RCC_OscConfig+0x1f4>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b40      	cmp	r3, #64	@ 0x40
 8005856:	d108      	bne.n	800586a <HAL_RCC_OscConfig+0x1de>
 8005858:	4b2e      	ldr	r3, [pc, #184]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005860:	4a2c      	ldr	r2, [pc, #176]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005866:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005868:	e07a      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800586a:	4b2a      	ldr	r3, [pc, #168]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	031b      	lsls	r3, r3, #12
 8005878:	4926      	ldr	r1, [pc, #152]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800587a:	4313      	orrs	r3, r2
 800587c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800587e:	e06f      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005880:	4b24      	ldr	r3, [pc, #144]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	061b      	lsls	r3, r3, #24
 800588e:	4921      	ldr	r1, [pc, #132]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005890:	4313      	orrs	r3, r2
 8005892:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005894:	e064      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d047      	beq.n	800592e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800589e:	4b1d      	ldr	r3, [pc, #116]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f023 0219 	bic.w	r2, r3, #25
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	491a      	ldr	r1, [pc, #104]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b0:	f7fe fc18 	bl	80040e4 <HAL_GetTick>
 80058b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058b6:	e008      	b.n	80058ca <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058b8:	f7fe fc14 	bl	80040e4 <HAL_GetTick>
 80058bc:	4602      	mov	r2, r0
 80058be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	2b02      	cmp	r3, #2
 80058c4:	d901      	bls.n	80058ca <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e332      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80058ca:	4b12      	ldr	r3, [pc, #72]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0304 	and.w	r3, r3, #4
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0f0      	beq.n	80058b8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058d6:	f7fe fc35 	bl	8004144 <HAL_GetREVID>
 80058da:	4603      	mov	r3, r0
 80058dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d819      	bhi.n	8005918 <HAL_RCC_OscConfig+0x28c>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	2b40      	cmp	r3, #64	@ 0x40
 80058ea:	d108      	bne.n	80058fe <HAL_RCC_OscConfig+0x272>
 80058ec:	4b09      	ldr	r3, [pc, #36]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80058f4:	4a07      	ldr	r2, [pc, #28]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 80058f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058fa:	6053      	str	r3, [r2, #4]
 80058fc:	e030      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
 80058fe:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	031b      	lsls	r3, r3, #12
 800590c:	4901      	ldr	r1, [pc, #4]	@ (8005914 <HAL_RCC_OscConfig+0x288>)
 800590e:	4313      	orrs	r3, r2
 8005910:	604b      	str	r3, [r1, #4]
 8005912:	e025      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
 8005914:	58024400 	.word	0x58024400
 8005918:	4b9a      	ldr	r3, [pc, #616]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	061b      	lsls	r3, r3, #24
 8005926:	4997      	ldr	r1, [pc, #604]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005928:	4313      	orrs	r3, r2
 800592a:	604b      	str	r3, [r1, #4]
 800592c:	e018      	b.n	8005960 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800592e:	4b95      	ldr	r3, [pc, #596]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a94      	ldr	r2, [pc, #592]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005934:	f023 0301 	bic.w	r3, r3, #1
 8005938:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800593a:	f7fe fbd3 	bl	80040e4 <HAL_GetTick>
 800593e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005940:	e008      	b.n	8005954 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005942:	f7fe fbcf 	bl	80040e4 <HAL_GetTick>
 8005946:	4602      	mov	r2, r0
 8005948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594a:	1ad3      	subs	r3, r2, r3
 800594c:	2b02      	cmp	r3, #2
 800594e:	d901      	bls.n	8005954 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e2ed      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005954:	4b8b      	ldr	r3, [pc, #556]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1f0      	bne.n	8005942 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0310 	and.w	r3, r3, #16
 8005968:	2b00      	cmp	r3, #0
 800596a:	f000 80a9 	beq.w	8005ac0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800596e:	4b85      	ldr	r3, [pc, #532]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005976:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005978:	4b82      	ldr	r3, [pc, #520]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	2b08      	cmp	r3, #8
 8005982:	d007      	beq.n	8005994 <HAL_RCC_OscConfig+0x308>
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	2b18      	cmp	r3, #24
 8005988:	d13a      	bne.n	8005a00 <HAL_RCC_OscConfig+0x374>
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	2b01      	cmp	r3, #1
 8005992:	d135      	bne.n	8005a00 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005994:	4b7b      	ldr	r3, [pc, #492]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599c:	2b00      	cmp	r3, #0
 800599e:	d005      	beq.n	80059ac <HAL_RCC_OscConfig+0x320>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	69db      	ldr	r3, [r3, #28]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e2c1      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059ac:	f7fe fbca 	bl	8004144 <HAL_GetREVID>
 80059b0:	4603      	mov	r3, r0
 80059b2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d817      	bhi.n	80059ea <HAL_RCC_OscConfig+0x35e>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	2b20      	cmp	r3, #32
 80059c0:	d108      	bne.n	80059d4 <HAL_RCC_OscConfig+0x348>
 80059c2:	4b70      	ldr	r3, [pc, #448]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80059ca:	4a6e      	ldr	r2, [pc, #440]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80059d0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059d2:	e075      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059d4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a1b      	ldr	r3, [r3, #32]
 80059e0:	069b      	lsls	r3, r3, #26
 80059e2:	4968      	ldr	r1, [pc, #416]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059e4:	4313      	orrs	r3, r2
 80059e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059e8:	e06a      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80059ea:	4b66      	ldr	r3, [pc, #408]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	061b      	lsls	r3, r3, #24
 80059f8:	4962      	ldr	r1, [pc, #392]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80059fe:	e05f      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	69db      	ldr	r3, [r3, #28]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d042      	beq.n	8005a8e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005a08:	4b5e      	ldr	r3, [pc, #376]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a5d      	ldr	r2, [pc, #372]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a14:	f7fe fb66 	bl	80040e4 <HAL_GetTick>
 8005a18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005a1c:	f7fe fb62 	bl	80040e4 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e280      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a2e:	4b55      	ldr	r3, [pc, #340]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d0f0      	beq.n	8005a1c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005a3a:	f7fe fb83 	bl	8004144 <HAL_GetREVID>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d817      	bhi.n	8005a78 <HAL_RCC_OscConfig+0x3ec>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	2b20      	cmp	r3, #32
 8005a4e:	d108      	bne.n	8005a62 <HAL_RCC_OscConfig+0x3d6>
 8005a50:	4b4c      	ldr	r3, [pc, #304]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005a58:	4a4a      	ldr	r2, [pc, #296]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a5e:	6053      	str	r3, [r2, #4]
 8005a60:	e02e      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
 8005a62:	4b48      	ldr	r3, [pc, #288]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	069b      	lsls	r3, r3, #26
 8005a70:	4944      	ldr	r1, [pc, #272]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	604b      	str	r3, [r1, #4]
 8005a76:	e023      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
 8005a78:	4b42      	ldr	r3, [pc, #264]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a1b      	ldr	r3, [r3, #32]
 8005a84:	061b      	lsls	r3, r3, #24
 8005a86:	493f      	ldr	r1, [pc, #252]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	60cb      	str	r3, [r1, #12]
 8005a8c:	e018      	b.n	8005ac0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a3c      	ldr	r2, [pc, #240]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005a94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a9a:	f7fe fb23 	bl	80040e4 <HAL_GetTick>
 8005a9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005aa0:	e008      	b.n	8005ab4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005aa2:	f7fe fb1f 	bl	80040e4 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	2b02      	cmp	r3, #2
 8005aae:	d901      	bls.n	8005ab4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ab0:	2303      	movs	r3, #3
 8005ab2:	e23d      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005ab4:	4b33      	ldr	r3, [pc, #204]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1f0      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d036      	beq.n	8005b3a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d019      	beq.n	8005b08 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ad8:	4a2a      	ldr	r2, [pc, #168]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae0:	f7fe fb00 	bl	80040e4 <HAL_GetTick>
 8005ae4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005ae6:	e008      	b.n	8005afa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ae8:	f7fe fafc 	bl	80040e4 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d901      	bls.n	8005afa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e21a      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005afa:	4b22      	ldr	r3, [pc, #136]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d0f0      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x45c>
 8005b06:	e018      	b.n	8005b3a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b08:	4b1e      	ldr	r3, [pc, #120]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b0e:	f023 0301 	bic.w	r3, r3, #1
 8005b12:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b14:	f7fe fae6 	bl	80040e4 <HAL_GetTick>
 8005b18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b1a:	e008      	b.n	8005b2e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b1c:	f7fe fae2 	bl	80040e4 <HAL_GetTick>
 8005b20:	4602      	mov	r2, r0
 8005b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b24:	1ad3      	subs	r3, r2, r3
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d901      	bls.n	8005b2e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005b2a:	2303      	movs	r3, #3
 8005b2c:	e200      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005b2e:	4b15      	ldr	r3, [pc, #84]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1f0      	bne.n	8005b1c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0320 	and.w	r3, r3, #32
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d039      	beq.n	8005bba <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d01c      	beq.n	8005b88 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a0c      	ldr	r2, [pc, #48]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005b58:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b5a:	f7fe fac3 	bl	80040e4 <HAL_GetTick>
 8005b5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b62:	f7fe fabf 	bl	80040e4 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e1dd      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005b74:	4b03      	ldr	r3, [pc, #12]	@ (8005b84 <HAL_RCC_OscConfig+0x4f8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x4d6>
 8005b80:	e01b      	b.n	8005bba <HAL_RCC_OscConfig+0x52e>
 8005b82:	bf00      	nop
 8005b84:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b88:	4b9b      	ldr	r3, [pc, #620]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a9a      	ldr	r2, [pc, #616]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b92:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005b94:	f7fe faa6 	bl	80040e4 <HAL_GetTick>
 8005b98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b9c:	f7fe faa2 	bl	80040e4 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e1c0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005bae:	4b92      	ldr	r3, [pc, #584]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1f0      	bne.n	8005b9c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 8081 	beq.w	8005cca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005bc8:	4b8c      	ldr	r3, [pc, #560]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a8b      	ldr	r2, [pc, #556]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005bd4:	f7fe fa86 	bl	80040e4 <HAL_GetTick>
 8005bd8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bdc:	f7fe fa82 	bl	80040e4 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b64      	cmp	r3, #100	@ 0x64
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e1a0      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bee:	4b83      	ldr	r3, [pc, #524]	@ (8005dfc <HAL_RCC_OscConfig+0x770>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f0      	beq.n	8005bdc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d106      	bne.n	8005c10 <HAL_RCC_OscConfig+0x584>
 8005c02:	4b7d      	ldr	r3, [pc, #500]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c06:	4a7c      	ldr	r2, [pc, #496]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c08:	f043 0301 	orr.w	r3, r3, #1
 8005c0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c0e:	e02d      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10c      	bne.n	8005c32 <HAL_RCC_OscConfig+0x5a6>
 8005c18:	4b77      	ldr	r3, [pc, #476]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1c:	4a76      	ldr	r2, [pc, #472]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c1e:	f023 0301 	bic.w	r3, r3, #1
 8005c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c24:	4b74      	ldr	r3, [pc, #464]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c28:	4a73      	ldr	r2, [pc, #460]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c2a:	f023 0304 	bic.w	r3, r3, #4
 8005c2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c30:	e01c      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	2b05      	cmp	r3, #5
 8005c38:	d10c      	bne.n	8005c54 <HAL_RCC_OscConfig+0x5c8>
 8005c3a:	4b6f      	ldr	r3, [pc, #444]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c40:	f043 0304 	orr.w	r3, r3, #4
 8005c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c46:	4b6c      	ldr	r3, [pc, #432]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c4a:	4a6b      	ldr	r2, [pc, #428]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c4c:	f043 0301 	orr.w	r3, r3, #1
 8005c50:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c52:	e00b      	b.n	8005c6c <HAL_RCC_OscConfig+0x5e0>
 8005c54:	4b68      	ldr	r3, [pc, #416]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c58:	4a67      	ldr	r2, [pc, #412]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c5a:	f023 0301 	bic.w	r3, r3, #1
 8005c5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c60:	4b65      	ldr	r3, [pc, #404]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c64:	4a64      	ldr	r2, [pc, #400]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c66:	f023 0304 	bic.w	r3, r3, #4
 8005c6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d015      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c74:	f7fe fa36 	bl	80040e4 <HAL_GetTick>
 8005c78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c7a:	e00a      	b.n	8005c92 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c7c:	f7fe fa32 	bl	80040e4 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d901      	bls.n	8005c92 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e14e      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005c92:	4b59      	ldr	r3, [pc, #356]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c96:	f003 0302 	and.w	r3, r3, #2
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d0ee      	beq.n	8005c7c <HAL_RCC_OscConfig+0x5f0>
 8005c9e:	e014      	b.n	8005cca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca0:	f7fe fa20 	bl	80040e4 <HAL_GetTick>
 8005ca4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ca6:	e00a      	b.n	8005cbe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ca8:	f7fe fa1c 	bl	80040e4 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e138      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005cbe:	4b4e      	ldr	r3, [pc, #312]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1ee      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	f000 812d 	beq.w	8005f2e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005cd4:	4b48      	ldr	r3, [pc, #288]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cdc:	2b18      	cmp	r3, #24
 8005cde:	f000 80bd 	beq.w	8005e5c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	f040 809e 	bne.w	8005e28 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cec:	4b42      	ldr	r3, [pc, #264]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a41      	ldr	r2, [pc, #260]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005cf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf8:	f7fe f9f4 	bl	80040e4 <HAL_GetTick>
 8005cfc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005cfe:	e008      	b.n	8005d12 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d00:	f7fe f9f0 	bl	80040e4 <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e10e      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005d12:	4b39      	ldr	r3, [pc, #228]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1f0      	bne.n	8005d00 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d1e:	4b36      	ldr	r3, [pc, #216]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d20:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005d22:	4b37      	ldr	r3, [pc, #220]	@ (8005e00 <HAL_RCC_OscConfig+0x774>)
 8005d24:	4013      	ands	r3, r2
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d2e:	0112      	lsls	r2, r2, #4
 8005d30:	430a      	orrs	r2, r1
 8005d32:	4931      	ldr	r1, [pc, #196]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d34:	4313      	orrs	r3, r2
 8005d36:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d46:	3b01      	subs	r3, #1
 8005d48:	025b      	lsls	r3, r3, #9
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d52:	3b01      	subs	r3, #1
 8005d54:	041b      	lsls	r3, r3, #16
 8005d56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d60:	3b01      	subs	r3, #1
 8005d62:	061b      	lsls	r3, r3, #24
 8005d64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d68:	4923      	ldr	r1, [pc, #140]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005d6e:	4b22      	ldr	r3, [pc, #136]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d72:	4a21      	ldr	r2, [pc, #132]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d7e:	4b21      	ldr	r3, [pc, #132]	@ (8005e04 <HAL_RCC_OscConfig+0x778>)
 8005d80:	4013      	ands	r3, r2
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005d86:	00d2      	lsls	r2, r2, #3
 8005d88:	491b      	ldr	r1, [pc, #108]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005d8e:	4b1a      	ldr	r3, [pc, #104]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d92:	f023 020c 	bic.w	r2, r3, #12
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	4917      	ldr	r1, [pc, #92]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005da0:	4b15      	ldr	r3, [pc, #84]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005da4:	f023 0202 	bic.w	r2, r3, #2
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dac:	4912      	ldr	r1, [pc, #72]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005db2:	4b11      	ldr	r3, [pc, #68]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db6:	4a10      	ldr	r2, [pc, #64]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005dca:	4b0b      	ldr	r3, [pc, #44]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dce:	4a0a      	ldr	r2, [pc, #40]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005dd6:	4b08      	ldr	r3, [pc, #32]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dda:	4a07      	ldr	r2, [pc, #28]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005ddc:	f043 0301 	orr.w	r3, r3, #1
 8005de0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005de2:	4b05      	ldr	r3, [pc, #20]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a04      	ldr	r2, [pc, #16]	@ (8005df8 <HAL_RCC_OscConfig+0x76c>)
 8005de8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005dec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dee:	f7fe f979 	bl	80040e4 <HAL_GetTick>
 8005df2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005df4:	e011      	b.n	8005e1a <HAL_RCC_OscConfig+0x78e>
 8005df6:	bf00      	nop
 8005df8:	58024400 	.word	0x58024400
 8005dfc:	58024800 	.word	0x58024800
 8005e00:	fffffc0c 	.word	0xfffffc0c
 8005e04:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e08:	f7fe f96c 	bl	80040e4 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e08a      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005e1a:	4b47      	ldr	r3, [pc, #284]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0x77c>
 8005e26:	e082      	b.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e28:	4b43      	ldr	r3, [pc, #268]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a42      	ldr	r2, [pc, #264]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e34:	f7fe f956 	bl	80040e4 <HAL_GetTick>
 8005e38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3c:	f7fe f952 	bl	80040e4 <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e070      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005e4e:	4b3a      	ldr	r3, [pc, #232]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1f0      	bne.n	8005e3c <HAL_RCC_OscConfig+0x7b0>
 8005e5a:	e068      	b.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005e5c:	4b36      	ldr	r3, [pc, #216]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005e62:	4b35      	ldr	r3, [pc, #212]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e66:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d031      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f003 0203 	and.w	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d12a      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	091b      	lsrs	r3, r3, #4
 8005e82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d122      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e98:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d11a      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	0a5b      	lsrs	r3, r3, #9
 8005ea2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005eaa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d111      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	0c1b      	lsrs	r3, r3, #16
 8005eb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ebc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d108      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	0e1b      	lsrs	r3, r3, #24
 8005ec6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ece:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e02b      	b.n	8005f30 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005ed8:	4b17      	ldr	r3, [pc, #92]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005edc:	08db      	lsrs	r3, r3, #3
 8005ede:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ee2:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ee8:	693a      	ldr	r2, [r7, #16]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d01f      	beq.n	8005f2e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005eee:	4b12      	ldr	r3, [pc, #72]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef2:	4a11      	ldr	r2, [pc, #68]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005ef4:	f023 0301 	bic.w	r3, r3, #1
 8005ef8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005efa:	f7fe f8f3 	bl	80040e4 <HAL_GetTick>
 8005efe:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005f00:	bf00      	nop
 8005f02:	f7fe f8ef 	bl	80040e4 <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d0f9      	beq.n	8005f02 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f12:	4b0a      	ldr	r3, [pc, #40]	@ (8005f3c <HAL_RCC_OscConfig+0x8b0>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005f1a:	00d2      	lsls	r2, r2, #3
 8005f1c:	4906      	ldr	r1, [pc, #24]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8005f22:	4b05      	ldr	r3, [pc, #20]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f26:	4a04      	ldr	r2, [pc, #16]	@ (8005f38 <HAL_RCC_OscConfig+0x8ac>)
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3730      	adds	r7, #48	@ 0x30
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}
 8005f38:	58024400 	.word	0x58024400
 8005f3c:	ffff0007 	.word	0xffff0007

08005f40 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e19c      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f54:	4b8a      	ldr	r3, [pc, #552]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 030f 	and.w	r3, r3, #15
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d910      	bls.n	8005f84 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f62:	4b87      	ldr	r3, [pc, #540]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f023 020f 	bic.w	r2, r3, #15
 8005f6a:	4985      	ldr	r1, [pc, #532]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f72:	4b83      	ldr	r3, [pc, #524]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d001      	beq.n	8005f84 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f80:	2301      	movs	r3, #1
 8005f82:	e184      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d010      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691a      	ldr	r2, [r3, #16]
 8005f94:	4b7b      	ldr	r3, [pc, #492]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d908      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005fa0:	4b78      	ldr	r3, [pc, #480]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	691b      	ldr	r3, [r3, #16]
 8005fac:	4975      	ldr	r1, [pc, #468]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f003 0308 	and.w	r3, r3, #8
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d010      	beq.n	8005fe0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	695a      	ldr	r2, [r3, #20]
 8005fc2:	4b70      	ldr	r3, [pc, #448]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d908      	bls.n	8005fe0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005fce:	4b6d      	ldr	r3, [pc, #436]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fd0:	69db      	ldr	r3, [r3, #28]
 8005fd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	496a      	ldr	r1, [pc, #424]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 0310 	and.w	r3, r3, #16
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d010      	beq.n	800600e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	699a      	ldr	r2, [r3, #24]
 8005ff0:	4b64      	ldr	r3, [pc, #400]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d908      	bls.n	800600e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005ffc:	4b61      	ldr	r3, [pc, #388]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	495e      	ldr	r1, [pc, #376]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800600a:	4313      	orrs	r3, r2
 800600c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d010      	beq.n	800603c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	69da      	ldr	r2, [r3, #28]
 800601e:	4b59      	ldr	r3, [pc, #356]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006026:	429a      	cmp	r2, r3
 8006028:	d908      	bls.n	800603c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800602a:	4b56      	ldr	r3, [pc, #344]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	4953      	ldr	r1, [pc, #332]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006038:	4313      	orrs	r3, r2
 800603a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d010      	beq.n	800606a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68da      	ldr	r2, [r3, #12]
 800604c:	4b4d      	ldr	r3, [pc, #308]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	f003 030f 	and.w	r3, r3, #15
 8006054:	429a      	cmp	r2, r3
 8006056:	d908      	bls.n	800606a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006058:	4b4a      	ldr	r3, [pc, #296]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	f023 020f 	bic.w	r2, r3, #15
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	4947      	ldr	r1, [pc, #284]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006066:	4313      	orrs	r3, r2
 8006068:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 0301 	and.w	r3, r3, #1
 8006072:	2b00      	cmp	r3, #0
 8006074:	d055      	beq.n	8006122 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006076:	4b43      	ldr	r3, [pc, #268]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	4940      	ldr	r1, [pc, #256]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006084:	4313      	orrs	r3, r2
 8006086:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	2b02      	cmp	r3, #2
 800608e:	d107      	bne.n	80060a0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006090:	4b3c      	ldr	r3, [pc, #240]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d121      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0f6      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	2b03      	cmp	r3, #3
 80060a6:	d107      	bne.n	80060b8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060a8:	4b36      	ldr	r3, [pc, #216]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d115      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	e0ea      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d107      	bne.n	80060d0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060c0:	4b30      	ldr	r3, [pc, #192]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d109      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e0de      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80060d0:	4b2c      	ldr	r3, [pc, #176]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e0d6      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060e0:	4b28      	ldr	r3, [pc, #160]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	f023 0207 	bic.w	r2, r3, #7
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	4925      	ldr	r1, [pc, #148]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060f2:	f7fd fff7 	bl	80040e4 <HAL_GetTick>
 80060f6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060f8:	e00a      	b.n	8006110 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060fa:	f7fd fff3 	bl	80040e4 <HAL_GetTick>
 80060fe:	4602      	mov	r2, r0
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006108:	4293      	cmp	r3, r2
 800610a:	d901      	bls.n	8006110 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e0be      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006110:	4b1c      	ldr	r3, [pc, #112]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	429a      	cmp	r2, r3
 8006120:	d1eb      	bne.n	80060fa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d010      	beq.n	8006150 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	4b14      	ldr	r3, [pc, #80]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006134:	699b      	ldr	r3, [r3, #24]
 8006136:	f003 030f 	and.w	r3, r3, #15
 800613a:	429a      	cmp	r2, r3
 800613c:	d208      	bcs.n	8006150 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800613e:	4b11      	ldr	r3, [pc, #68]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	f023 020f 	bic.w	r2, r3, #15
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	490e      	ldr	r1, [pc, #56]	@ (8006184 <HAL_RCC_ClockConfig+0x244>)
 800614c:	4313      	orrs	r3, r2
 800614e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006150:	4b0b      	ldr	r3, [pc, #44]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 030f 	and.w	r3, r3, #15
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	429a      	cmp	r2, r3
 800615c:	d214      	bcs.n	8006188 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800615e:	4b08      	ldr	r3, [pc, #32]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f023 020f 	bic.w	r2, r3, #15
 8006166:	4906      	ldr	r1, [pc, #24]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616e:	4b04      	ldr	r3, [pc, #16]	@ (8006180 <HAL_RCC_ClockConfig+0x240>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 030f 	and.w	r3, r3, #15
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	429a      	cmp	r2, r3
 800617a:	d005      	beq.n	8006188 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	e086      	b.n	800628e <HAL_RCC_ClockConfig+0x34e>
 8006180:	52002000 	.word	0x52002000
 8006184:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f003 0304 	and.w	r3, r3, #4
 8006190:	2b00      	cmp	r3, #0
 8006192:	d010      	beq.n	80061b6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691a      	ldr	r2, [r3, #16]
 8006198:	4b3f      	ldr	r3, [pc, #252]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800619a:	699b      	ldr	r3, [r3, #24]
 800619c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d208      	bcs.n	80061b6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80061a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	4939      	ldr	r1, [pc, #228]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061b2:	4313      	orrs	r3, r2
 80061b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d010      	beq.n	80061e4 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	695a      	ldr	r2, [r3, #20]
 80061c6:	4b34      	ldr	r3, [pc, #208]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d208      	bcs.n	80061e4 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80061d2:	4b31      	ldr	r3, [pc, #196]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	492e      	ldr	r1, [pc, #184]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0310 	and.w	r3, r3, #16
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d010      	beq.n	8006212 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	699a      	ldr	r2, [r3, #24]
 80061f4:	4b28      	ldr	r3, [pc, #160]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d208      	bcs.n	8006212 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006200:	4b25      	ldr	r3, [pc, #148]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	699b      	ldr	r3, [r3, #24]
 800620c:	4922      	ldr	r1, [pc, #136]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800620e:	4313      	orrs	r3, r2
 8006210:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b00      	cmp	r3, #0
 800621c:	d010      	beq.n	8006240 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	69da      	ldr	r2, [r3, #28]
 8006222:	4b1d      	ldr	r3, [pc, #116]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800622a:	429a      	cmp	r2, r3
 800622c:	d208      	bcs.n	8006240 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800622e:	4b1a      	ldr	r3, [pc, #104]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	4917      	ldr	r1, [pc, #92]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 800623c:	4313      	orrs	r3, r2
 800623e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006240:	f000 f834 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 8006244:	4602      	mov	r2, r0
 8006246:	4b14      	ldr	r3, [pc, #80]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	0a1b      	lsrs	r3, r3, #8
 800624c:	f003 030f 	and.w	r3, r3, #15
 8006250:	4912      	ldr	r1, [pc, #72]	@ (800629c <HAL_RCC_ClockConfig+0x35c>)
 8006252:	5ccb      	ldrb	r3, [r1, r3]
 8006254:	f003 031f 	and.w	r3, r3, #31
 8006258:	fa22 f303 	lsr.w	r3, r2, r3
 800625c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800625e:	4b0e      	ldr	r3, [pc, #56]	@ (8006298 <HAL_RCC_ClockConfig+0x358>)
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	f003 030f 	and.w	r3, r3, #15
 8006266:	4a0d      	ldr	r2, [pc, #52]	@ (800629c <HAL_RCC_ClockConfig+0x35c>)
 8006268:	5cd3      	ldrb	r3, [r2, r3]
 800626a:	f003 031f 	and.w	r3, r3, #31
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	fa22 f303 	lsr.w	r3, r2, r3
 8006274:	4a0a      	ldr	r2, [pc, #40]	@ (80062a0 <HAL_RCC_ClockConfig+0x360>)
 8006276:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006278:	4a0a      	ldr	r2, [pc, #40]	@ (80062a4 <HAL_RCC_ClockConfig+0x364>)
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800627e:	4b0a      	ldr	r3, [pc, #40]	@ (80062a8 <HAL_RCC_ClockConfig+0x368>)
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4618      	mov	r0, r3
 8006284:	f7fd fcc4 	bl	8003c10 <HAL_InitTick>
 8006288:	4603      	mov	r3, r0
 800628a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800628c:	7bfb      	ldrb	r3, [r7, #15]
}
 800628e:	4618      	mov	r0, r3
 8006290:	3718      	adds	r7, #24
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	58024400 	.word	0x58024400
 800629c:	0800f76c 	.word	0x0800f76c
 80062a0:	24000004 	.word	0x24000004
 80062a4:	24000000 	.word	0x24000000
 80062a8:	24000008 	.word	0x24000008

080062ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b089      	sub	sp, #36	@ 0x24
 80062b0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80062b2:	4bb3      	ldr	r3, [pc, #716]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062ba:	2b18      	cmp	r3, #24
 80062bc:	f200 8155 	bhi.w	800656a <HAL_RCC_GetSysClockFreq+0x2be>
 80062c0:	a201      	add	r2, pc, #4	@ (adr r2, 80062c8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80062c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c6:	bf00      	nop
 80062c8:	0800632d 	.word	0x0800632d
 80062cc:	0800656b 	.word	0x0800656b
 80062d0:	0800656b 	.word	0x0800656b
 80062d4:	0800656b 	.word	0x0800656b
 80062d8:	0800656b 	.word	0x0800656b
 80062dc:	0800656b 	.word	0x0800656b
 80062e0:	0800656b 	.word	0x0800656b
 80062e4:	0800656b 	.word	0x0800656b
 80062e8:	08006353 	.word	0x08006353
 80062ec:	0800656b 	.word	0x0800656b
 80062f0:	0800656b 	.word	0x0800656b
 80062f4:	0800656b 	.word	0x0800656b
 80062f8:	0800656b 	.word	0x0800656b
 80062fc:	0800656b 	.word	0x0800656b
 8006300:	0800656b 	.word	0x0800656b
 8006304:	0800656b 	.word	0x0800656b
 8006308:	08006359 	.word	0x08006359
 800630c:	0800656b 	.word	0x0800656b
 8006310:	0800656b 	.word	0x0800656b
 8006314:	0800656b 	.word	0x0800656b
 8006318:	0800656b 	.word	0x0800656b
 800631c:	0800656b 	.word	0x0800656b
 8006320:	0800656b 	.word	0x0800656b
 8006324:	0800656b 	.word	0x0800656b
 8006328:	0800635f 	.word	0x0800635f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800632c:	4b94      	ldr	r3, [pc, #592]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d009      	beq.n	800634c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006338:	4b91      	ldr	r3, [pc, #580]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	08db      	lsrs	r3, r3, #3
 800633e:	f003 0303 	and.w	r3, r3, #3
 8006342:	4a90      	ldr	r2, [pc, #576]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006344:	fa22 f303 	lsr.w	r3, r2, r3
 8006348:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800634a:	e111      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800634c:	4b8d      	ldr	r3, [pc, #564]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800634e:	61bb      	str	r3, [r7, #24]
      break;
 8006350:	e10e      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006352:	4b8d      	ldr	r3, [pc, #564]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006354:	61bb      	str	r3, [r7, #24]
      break;
 8006356:	e10b      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006358:	4b8c      	ldr	r3, [pc, #560]	@ (800658c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800635a:	61bb      	str	r3, [r7, #24]
      break;
 800635c:	e108      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800635e:	4b88      	ldr	r3, [pc, #544]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006362:	f003 0303 	and.w	r3, r3, #3
 8006366:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006368:	4b85      	ldr	r3, [pc, #532]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800636a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800636c:	091b      	lsrs	r3, r3, #4
 800636e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006372:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006374:	4b82      	ldr	r3, [pc, #520]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006378:	f003 0301 	and.w	r3, r3, #1
 800637c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800637e:	4b80      	ldr	r3, [pc, #512]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006382:	08db      	lsrs	r3, r3, #3
 8006384:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006388:	68fa      	ldr	r2, [r7, #12]
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	ee07 3a90 	vmov	s15, r3
 8006392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006396:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 80e1 	beq.w	8006564 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	f000 8083 	beq.w	80064b0 <HAL_RCC_GetSysClockFreq+0x204>
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	f200 80a1 	bhi.w	80064f4 <HAL_RCC_GetSysClockFreq+0x248>
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d003      	beq.n	80063c0 <HAL_RCC_GetSysClockFreq+0x114>
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d056      	beq.n	800646c <HAL_RCC_GetSysClockFreq+0x1c0>
 80063be:	e099      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063c0:	4b6f      	ldr	r3, [pc, #444]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0320 	and.w	r3, r3, #32
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d02d      	beq.n	8006428 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063cc:	4b6c      	ldr	r3, [pc, #432]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	08db      	lsrs	r3, r3, #3
 80063d2:	f003 0303 	and.w	r3, r3, #3
 80063d6:	4a6b      	ldr	r2, [pc, #428]	@ (8006584 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
 80063dc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	ee07 3a90 	vmov	s15, r3
 80063e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	ee07 3a90 	vmov	s15, r3
 80063ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063f6:	4b62      	ldr	r3, [pc, #392]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80063f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063fe:	ee07 3a90 	vmov	s15, r3
 8006402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006406:	ed97 6a02 	vldr	s12, [r7, #8]
 800640a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 800640e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800641a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800641e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006422:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006426:	e087      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006432:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006594 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800643a:	4b51      	ldr	r3, [pc, #324]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800644a:	ed97 6a02 	vldr	s12, [r7, #8]
 800644e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800645a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800645e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006462:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006466:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800646a:	e065      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006476:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006598 <HAL_RCC_GetSysClockFreq+0x2ec>
 800647a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800647e:	4b40      	ldr	r3, [pc, #256]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800648e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006492:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006496:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800649a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800649e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064ae:	e043      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	ee07 3a90 	vmov	s15, r3
 80064b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ba:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800659c <HAL_RCC_GetSysClockFreq+0x2f0>
 80064be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80064d6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 80064da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80064f2:	e021      	b.n	8006538 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064fe:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006598 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006506:	4b1e      	ldr	r3, [pc, #120]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800650a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006516:	ed97 6a02 	vldr	s12, [r7, #8]
 800651a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006590 <HAL_RCC_GetSysClockFreq+0x2e4>
 800651e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006526:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800652a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800652e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006532:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006536:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006538:	4b11      	ldr	r3, [pc, #68]	@ (8006580 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800653a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800653c:	0a5b      	lsrs	r3, r3, #9
 800653e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006542:	3301      	adds	r3, #1
 8006544:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	ee07 3a90 	vmov	s15, r3
 800654c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006550:	edd7 6a07 	vldr	s13, [r7, #28]
 8006554:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655c:	ee17 3a90 	vmov	r3, s15
 8006560:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006562:	e005      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006564:	2300      	movs	r3, #0
 8006566:	61bb      	str	r3, [r7, #24]
      break;
 8006568:	e002      	b.n	8006570 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800656a:	4b07      	ldr	r3, [pc, #28]	@ (8006588 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800656c:	61bb      	str	r3, [r7, #24]
      break;
 800656e:	bf00      	nop
  }

  return sysclockfreq;
 8006570:	69bb      	ldr	r3, [r7, #24]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3724      	adds	r7, #36	@ 0x24
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	58024400 	.word	0x58024400
 8006584:	03d09000 	.word	0x03d09000
 8006588:	003d0900 	.word	0x003d0900
 800658c:	017d7840 	.word	0x017d7840
 8006590:	46000000 	.word	0x46000000
 8006594:	4c742400 	.word	0x4c742400
 8006598:	4a742400 	.word	0x4a742400
 800659c:	4bbebc20 	.word	0x4bbebc20

080065a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80065a6:	f7ff fe81 	bl	80062ac <HAL_RCC_GetSysClockFreq>
 80065aa:	4602      	mov	r2, r0
 80065ac:	4b10      	ldr	r3, [pc, #64]	@ (80065f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	0a1b      	lsrs	r3, r3, #8
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	490f      	ldr	r1, [pc, #60]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80065b8:	5ccb      	ldrb	r3, [r1, r3]
 80065ba:	f003 031f 	and.w	r3, r3, #31
 80065be:	fa22 f303 	lsr.w	r3, r2, r3
 80065c2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80065c4:	4b0a      	ldr	r3, [pc, #40]	@ (80065f0 <HAL_RCC_GetHCLKFreq+0x50>)
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	4a09      	ldr	r2, [pc, #36]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x54>)
 80065ce:	5cd3      	ldrb	r3, [r2, r3]
 80065d0:	f003 031f 	and.w	r3, r3, #31
 80065d4:	687a      	ldr	r2, [r7, #4]
 80065d6:	fa22 f303 	lsr.w	r3, r2, r3
 80065da:	4a07      	ldr	r2, [pc, #28]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80065dc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80065de:	4a07      	ldr	r2, [pc, #28]	@ (80065fc <HAL_RCC_GetHCLKFreq+0x5c>)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80065e4:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <HAL_RCC_GetHCLKFreq+0x58>)
 80065e6:	681b      	ldr	r3, [r3, #0]
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	58024400 	.word	0x58024400
 80065f4:	0800f76c 	.word	0x0800f76c
 80065f8:	24000004 	.word	0x24000004
 80065fc:	24000000 	.word	0x24000000

08006600 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006604:	f7ff ffcc 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 8006608:	4602      	mov	r2, r0
 800660a:	4b06      	ldr	r3, [pc, #24]	@ (8006624 <HAL_RCC_GetPCLK1Freq+0x24>)
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	091b      	lsrs	r3, r3, #4
 8006610:	f003 0307 	and.w	r3, r3, #7
 8006614:	4904      	ldr	r1, [pc, #16]	@ (8006628 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006616:	5ccb      	ldrb	r3, [r1, r3]
 8006618:	f003 031f 	and.w	r3, r3, #31
 800661c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006620:	4618      	mov	r0, r3
 8006622:	bd80      	pop	{r7, pc}
 8006624:	58024400 	.word	0x58024400
 8006628:	0800f76c 	.word	0x0800f76c

0800662c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006630:	f7ff ffb6 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 8006634:	4602      	mov	r2, r0
 8006636:	4b06      	ldr	r3, [pc, #24]	@ (8006650 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	0a1b      	lsrs	r3, r3, #8
 800663c:	f003 0307 	and.w	r3, r3, #7
 8006640:	4904      	ldr	r1, [pc, #16]	@ (8006654 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006642:	5ccb      	ldrb	r3, [r1, r3]
 8006644:	f003 031f 	and.w	r3, r3, #31
 8006648:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800664c:	4618      	mov	r0, r3
 800664e:	bd80      	pop	{r7, pc}
 8006650:	58024400 	.word	0x58024400
 8006654:	0800f76c 	.word	0x0800f76c

08006658 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006658:	b480      	push	{r7}
 800665a:	b083      	sub	sp, #12
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	223f      	movs	r2, #63	@ 0x3f
 8006666:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006668:	4b1a      	ldr	r3, [pc, #104]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	f003 0207 	and.w	r2, r3, #7
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006674:	4b17      	ldr	r3, [pc, #92]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006680:	4b14      	ldr	r3, [pc, #80]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	f003 020f 	and.w	r2, r3, #15
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800668c:	4b11      	ldr	r3, [pc, #68]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006698:	4b0e      	ldr	r3, [pc, #56]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 800669a:	69db      	ldr	r3, [r3, #28]
 800669c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80066a4:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 80066b0:	4b08      	ldr	r3, [pc, #32]	@ (80066d4 <HAL_RCC_GetClockConfig+0x7c>)
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80066bc:	4b06      	ldr	r3, [pc, #24]	@ (80066d8 <HAL_RCC_GetClockConfig+0x80>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 020f 	and.w	r2, r3, #15
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	601a      	str	r2, [r3, #0]
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	58024400 	.word	0x58024400
 80066d8:	52002000 	.word	0x52002000

080066dc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066e0:	b0ca      	sub	sp, #296	@ 0x128
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80066e8:	2300      	movs	r3, #0
 80066ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80066ee:	2300      	movs	r3, #0
 80066f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80066f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006700:	2500      	movs	r5, #0
 8006702:	ea54 0305 	orrs.w	r3, r4, r5
 8006706:	d049      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800670c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800670e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006712:	d02f      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006714:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006718:	d828      	bhi.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800671a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800671e:	d01a      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006720:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006724:	d822      	bhi.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800672a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800672e:	d007      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006730:	e01c      	b.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006732:	4bb8      	ldr	r3, [pc, #736]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006736:	4ab7      	ldr	r2, [pc, #732]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006738:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800673c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800673e:	e01a      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006740:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006744:	3308      	adds	r3, #8
 8006746:	2102      	movs	r1, #2
 8006748:	4618      	mov	r0, r3
 800674a:	f001 fc8f 	bl	800806c <RCCEx_PLL2_Config>
 800674e:	4603      	mov	r3, r0
 8006750:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006754:	e00f      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800675a:	3328      	adds	r3, #40	@ 0x28
 800675c:	2102      	movs	r1, #2
 800675e:	4618      	mov	r0, r3
 8006760:	f001 fd36 	bl	80081d0 <RCCEx_PLL3_Config>
 8006764:	4603      	mov	r3, r0
 8006766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800676a:	e004      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006772:	e000      	b.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800677a:	2b00      	cmp	r3, #0
 800677c:	d10a      	bne.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800677e:	4ba5      	ldr	r3, [pc, #660]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006782:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006786:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800678a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800678c:	4aa1      	ldr	r2, [pc, #644]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800678e:	430b      	orrs	r3, r1
 8006790:	6513      	str	r3, [r2, #80]	@ 0x50
 8006792:	e003      	b.n	800679c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006794:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006798:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800679c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80067a8:	f04f 0900 	mov.w	r9, #0
 80067ac:	ea58 0309 	orrs.w	r3, r8, r9
 80067b0:	d047      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80067b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067b8:	2b04      	cmp	r3, #4
 80067ba:	d82a      	bhi.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80067bc:	a201      	add	r2, pc, #4	@ (adr r2, 80067c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80067be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c2:	bf00      	nop
 80067c4:	080067d9 	.word	0x080067d9
 80067c8:	080067e7 	.word	0x080067e7
 80067cc:	080067fd 	.word	0x080067fd
 80067d0:	0800681b 	.word	0x0800681b
 80067d4:	0800681b 	.word	0x0800681b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067d8:	4b8e      	ldr	r3, [pc, #568]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067dc:	4a8d      	ldr	r2, [pc, #564]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80067de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067e4:	e01a      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067ea:	3308      	adds	r3, #8
 80067ec:	2100      	movs	r1, #0
 80067ee:	4618      	mov	r0, r3
 80067f0:	f001 fc3c 	bl	800806c <RCCEx_PLL2_Config>
 80067f4:	4603      	mov	r3, r0
 80067f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80067fa:	e00f      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80067fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006800:	3328      	adds	r3, #40	@ 0x28
 8006802:	2100      	movs	r1, #0
 8006804:	4618      	mov	r0, r3
 8006806:	f001 fce3 	bl	80081d0 <RCCEx_PLL3_Config>
 800680a:	4603      	mov	r3, r0
 800680c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006810:	e004      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006818:	e000      	b.n	800681c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800681a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800681c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006820:	2b00      	cmp	r3, #0
 8006822:	d10a      	bne.n	800683a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006824:	4b7b      	ldr	r3, [pc, #492]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006828:	f023 0107 	bic.w	r1, r3, #7
 800682c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006832:	4a78      	ldr	r2, [pc, #480]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006834:	430b      	orrs	r3, r1
 8006836:	6513      	str	r3, [r2, #80]	@ 0x50
 8006838:	e003      	b.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800683a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800683e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800684e:	f04f 0b00 	mov.w	fp, #0
 8006852:	ea5a 030b 	orrs.w	r3, sl, fp
 8006856:	d04c      	beq.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800685e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006862:	d030      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006868:	d829      	bhi.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800686a:	2bc0      	cmp	r3, #192	@ 0xc0
 800686c:	d02d      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800686e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006870:	d825      	bhi.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006872:	2b80      	cmp	r3, #128	@ 0x80
 8006874:	d018      	beq.n	80068a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006876:	2b80      	cmp	r3, #128	@ 0x80
 8006878:	d821      	bhi.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800687a:	2b00      	cmp	r3, #0
 800687c:	d002      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800687e:	2b40      	cmp	r3, #64	@ 0x40
 8006880:	d007      	beq.n	8006892 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006882:	e01c      	b.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006884:	4b63      	ldr	r3, [pc, #396]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006888:	4a62      	ldr	r2, [pc, #392]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800688a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800688e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006890:	e01c      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006896:	3308      	adds	r3, #8
 8006898:	2100      	movs	r1, #0
 800689a:	4618      	mov	r0, r3
 800689c:	f001 fbe6 	bl	800806c <RCCEx_PLL2_Config>
 80068a0:	4603      	mov	r3, r0
 80068a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068a6:	e011      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80068a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068ac:	3328      	adds	r3, #40	@ 0x28
 80068ae:	2100      	movs	r1, #0
 80068b0:	4618      	mov	r0, r3
 80068b2:	f001 fc8d 	bl	80081d0 <RCCEx_PLL3_Config>
 80068b6:	4603      	mov	r3, r0
 80068b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80068bc:	e006      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068c4:	e002      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80068ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10a      	bne.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80068d4:	4b4f      	ldr	r3, [pc, #316]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80068dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068e2:	4a4c      	ldr	r2, [pc, #304]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80068e4:	430b      	orrs	r3, r1
 80068e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80068e8:	e003      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80068f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80068fe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006902:	2300      	movs	r3, #0
 8006904:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006908:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800690c:	460b      	mov	r3, r1
 800690e:	4313      	orrs	r3, r2
 8006910:	d053      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006916:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800691a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800691e:	d035      	beq.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006920:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006924:	d82e      	bhi.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006926:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800692a:	d031      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800692c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006930:	d828      	bhi.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006932:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006936:	d01a      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006938:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800693c:	d822      	bhi.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800693e:	2b00      	cmp	r3, #0
 8006940:	d003      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006942:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006946:	d007      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006948:	e01c      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800694a:	4b32      	ldr	r3, [pc, #200]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800694c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800694e:	4a31      	ldr	r2, [pc, #196]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006954:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006956:	e01c      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695c:	3308      	adds	r3, #8
 800695e:	2100      	movs	r1, #0
 8006960:	4618      	mov	r0, r3
 8006962:	f001 fb83 	bl	800806c <RCCEx_PLL2_Config>
 8006966:	4603      	mov	r3, r0
 8006968:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800696c:	e011      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800696e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006972:	3328      	adds	r3, #40	@ 0x28
 8006974:	2100      	movs	r1, #0
 8006976:	4618      	mov	r0, r3
 8006978:	f001 fc2a 	bl	80081d0 <RCCEx_PLL3_Config>
 800697c:	4603      	mov	r3, r0
 800697e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006982:	e006      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800698a:	e002      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800698c:	bf00      	nop
 800698e:	e000      	b.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006990:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10b      	bne.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800699a:	4b1e      	ldr	r3, [pc, #120]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800699c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800699e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80069a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80069aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80069ac:	430b      	orrs	r3, r1
 80069ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80069b0:	e003      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80069ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80069c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80069ca:	2300      	movs	r3, #0
 80069cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80069d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80069d4:	460b      	mov	r3, r1
 80069d6:	4313      	orrs	r3, r2
 80069d8:	d056      	beq.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80069da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069e6:	d038      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80069e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80069ec:	d831      	bhi.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069f2:	d034      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80069f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80069f8:	d82b      	bhi.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80069fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80069fe:	d01d      	beq.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006a00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a04:	d825      	bhi.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d006      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006a0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a0e:	d00a      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006a10:	e01f      	b.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006a12:	bf00      	nop
 8006a14:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a18:	4ba2      	ldr	r3, [pc, #648]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1c:	4aa1      	ldr	r2, [pc, #644]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a24:	e01c      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a2a:	3308      	adds	r3, #8
 8006a2c:	2100      	movs	r1, #0
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f001 fb1c 	bl	800806c <RCCEx_PLL2_Config>
 8006a34:	4603      	mov	r3, r0
 8006a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006a3a:	e011      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a40:	3328      	adds	r3, #40	@ 0x28
 8006a42:	2100      	movs	r1, #0
 8006a44:	4618      	mov	r0, r3
 8006a46:	f001 fbc3 	bl	80081d0 <RCCEx_PLL3_Config>
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a50:	e006      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a58:	e002      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006a5a:	bf00      	nop
 8006a5c:	e000      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10b      	bne.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006a68:	4b8e      	ldr	r3, [pc, #568]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a6c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a74:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a78:	4a8a      	ldr	r2, [pc, #552]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006a7a:	430b      	orrs	r3, r1
 8006a7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a7e:	e003      	b.n	8006a88 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006a88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006a94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006a98:	2300      	movs	r3, #0
 8006a9a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006a9e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	d03a      	beq.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006aae:	2b30      	cmp	r3, #48	@ 0x30
 8006ab0:	d01f      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006ab2:	2b30      	cmp	r3, #48	@ 0x30
 8006ab4:	d819      	bhi.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d00c      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006aba:	2b20      	cmp	r3, #32
 8006abc:	d815      	bhi.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d019      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006ac2:	2b10      	cmp	r3, #16
 8006ac4:	d111      	bne.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ac6:	4b77      	ldr	r3, [pc, #476]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aca:	4a76      	ldr	r2, [pc, #472]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ad0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ad2:	e011      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad8:	3308      	adds	r3, #8
 8006ada:	2102      	movs	r1, #2
 8006adc:	4618      	mov	r0, r3
 8006ade:	f001 fac5 	bl	800806c <RCCEx_PLL2_Config>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006ae8:	e006      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006af0:	e002      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006af2:	bf00      	nop
 8006af4:	e000      	b.n	8006af8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006af6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006af8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d10a      	bne.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006b00:	4b68      	ldr	r3, [pc, #416]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b04:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b0e:	4a65      	ldr	r2, [pc, #404]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b10:	430b      	orrs	r3, r1
 8006b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b14:	e003      	b.n	8006b1e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b26:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006b2a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b2e:	2300      	movs	r3, #0
 8006b30:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006b34:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006b38:	460b      	mov	r3, r1
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	d051      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b48:	d035      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8006b4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b4e:	d82e      	bhi.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b54:	d031      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006b56:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b5a:	d828      	bhi.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b60:	d01a      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006b62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b66:	d822      	bhi.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d003      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8006b6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b70:	d007      	beq.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006b72:	e01c      	b.n	8006bae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b74:	4b4b      	ldr	r3, [pc, #300]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b78:	4a4a      	ldr	r2, [pc, #296]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b80:	e01c      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b86:	3308      	adds	r3, #8
 8006b88:	2100      	movs	r1, #0
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f001 fa6e 	bl	800806c <RCCEx_PLL2_Config>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006b96:	e011      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9c:	3328      	adds	r3, #40	@ 0x28
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f001 fb15 	bl	80081d0 <RCCEx_PLL3_Config>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006bac:	e006      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006bb4:	e002      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006bb6:	bf00      	nop
 8006bb8:	e000      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006bba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d10a      	bne.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006bc4:	4b37      	ldr	r3, [pc, #220]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bd2:	4a34      	ldr	r2, [pc, #208]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006bd4:	430b      	orrs	r3, r1
 8006bd6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006bd8:	e003      	b.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006bee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006bf8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	d056      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c0c:	d033      	beq.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006c0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c12:	d82c      	bhi.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c18:	d02f      	beq.n	8006c7a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006c1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c1e:	d826      	bhi.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c20:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c24:	d02b      	beq.n	8006c7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006c26:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c2a:	d820      	bhi.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c30:	d012      	beq.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006c32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c36:	d81a      	bhi.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d022      	beq.n	8006c82 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c40:	d115      	bne.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c46:	3308      	adds	r3, #8
 8006c48:	2101      	movs	r1, #1
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f001 fa0e 	bl	800806c <RCCEx_PLL2_Config>
 8006c50:	4603      	mov	r3, r0
 8006c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c56:	e015      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5c:	3328      	adds	r3, #40	@ 0x28
 8006c5e:	2101      	movs	r1, #1
 8006c60:	4618      	mov	r0, r3
 8006c62:	f001 fab5 	bl	80081d0 <RCCEx_PLL3_Config>
 8006c66:	4603      	mov	r3, r0
 8006c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006c6c:	e00a      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c74:	e006      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c76:	bf00      	nop
 8006c78:	e004      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c7a:	bf00      	nop
 8006c7c:	e002      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c7e:	bf00      	nop
 8006c80:	e000      	b.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006c82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10d      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006c8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c90:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006c94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c9a:	4a02      	ldr	r2, [pc, #8]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ca0:	e006      	b.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006ca2:	bf00      	nop
 8006ca4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ca8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006cc6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006cca:	460b      	mov	r3, r1
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	d055      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cd4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006cd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cdc:	d033      	beq.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006cde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ce2:	d82c      	bhi.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ce8:	d02f      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cee:	d826      	bhi.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cf0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cf4:	d02b      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006cf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006cfa:	d820      	bhi.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d00:	d012      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d06:	d81a      	bhi.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d022      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006d0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d10:	d115      	bne.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d16:	3308      	adds	r3, #8
 8006d18:	2101      	movs	r1, #1
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f001 f9a6 	bl	800806c <RCCEx_PLL2_Config>
 8006d20:	4603      	mov	r3, r0
 8006d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d26:	e015      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2c:	3328      	adds	r3, #40	@ 0x28
 8006d2e:	2101      	movs	r1, #1
 8006d30:	4618      	mov	r0, r3
 8006d32:	f001 fa4d 	bl	80081d0 <RCCEx_PLL3_Config>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006d3c:	e00a      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d44:	e006      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d46:	bf00      	nop
 8006d48:	e004      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d4a:	bf00      	nop
 8006d4c:	e002      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d4e:	bf00      	nop
 8006d50:	e000      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006d52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10b      	bne.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006d5c:	4ba3      	ldr	r3, [pc, #652]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d60:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d68:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d6c:	4a9f      	ldr	r2, [pc, #636]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006d6e:	430b      	orrs	r3, r1
 8006d70:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d72:	e003      	b.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d84:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006d88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006d92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d96:	460b      	mov	r3, r1
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	d037      	beq.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006da2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006da6:	d00e      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006da8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dac:	d816      	bhi.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d018      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8006db2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006db6:	d111      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006db8:	4b8c      	ldr	r3, [pc, #560]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dbc:	4a8b      	ldr	r2, [pc, #556]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006dc4:	e00f      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dca:	3308      	adds	r3, #8
 8006dcc:	2101      	movs	r1, #1
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f001 f94c 	bl	800806c <RCCEx_PLL2_Config>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006dda:	e004      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006de2:	e000      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8006de4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d10a      	bne.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006dee:	4b7f      	ldr	r3, [pc, #508]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006df0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006df2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dfc:	4a7b      	ldr	r2, [pc, #492]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006dfe:	430b      	orrs	r3, r1
 8006e00:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e02:	e003      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e14:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006e18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006e22:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006e26:	460b      	mov	r3, r1
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	d039      	beq.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006e2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	d81c      	bhi.n	8006e70 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006e36:	a201      	add	r2, pc, #4	@ (adr r2, 8006e3c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3c:	08006e79 	.word	0x08006e79
 8006e40:	08006e4d 	.word	0x08006e4d
 8006e44:	08006e5b 	.word	0x08006e5b
 8006e48:	08006e79 	.word	0x08006e79
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e4c:	4b67      	ldr	r3, [pc, #412]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e50:	4a66      	ldr	r2, [pc, #408]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006e58:	e00f      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e5e:	3308      	adds	r3, #8
 8006e60:	2102      	movs	r1, #2
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 f902 	bl	800806c <RCCEx_PLL2_Config>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006e6e:	e004      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e76:	e000      	b.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006e78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10a      	bne.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006e82:	4b5a      	ldr	r3, [pc, #360]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e86:	f023 0103 	bic.w	r1, r3, #3
 8006e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e90:	4a56      	ldr	r2, [pc, #344]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006e92:	430b      	orrs	r3, r1
 8006e94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006e96:	e003      	b.n	8006ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ea8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006eac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006eb6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	f000 809f 	beq.w	8007000 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ec2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ec8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ecc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ece:	f7fd f909 	bl	80040e4 <HAL_GetTick>
 8006ed2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ed6:	e00b      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ed8:	f7fd f904 	bl	80040e4 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	2b64      	cmp	r3, #100	@ 0x64
 8006ee6:	d903      	bls.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006eee:	e005      	b.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ef0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0ed      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006efc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d179      	bne.n	8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006f04:	4b39      	ldr	r3, [pc, #228]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f06:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f10:	4053      	eors	r3, r2
 8006f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d015      	beq.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f1a:	4b34      	ldr	r3, [pc, #208]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f22:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f26:	4b31      	ldr	r3, [pc, #196]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f2a:	4a30      	ldr	r2, [pc, #192]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f30:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f32:	4b2e      	ldr	r3, [pc, #184]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f36:	4a2d      	ldr	r2, [pc, #180]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f3c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006f3e:	4a2b      	ldr	r2, [pc, #172]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f40:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006f44:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f4a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f52:	d118      	bne.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f54:	f7fd f8c6 	bl	80040e4 <HAL_GetTick>
 8006f58:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f5c:	e00d      	b.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f5e:	f7fd f8c1 	bl	80040e4 <HAL_GetTick>
 8006f62:	4602      	mov	r2, r0
 8006f64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006f68:	1ad2      	subs	r2, r2, r3
 8006f6a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d903      	bls.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006f72:	2303      	movs	r3, #3
 8006f74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006f78:	e005      	b.n	8006f86 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006f7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0eb      	beq.n	8006f5e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006f86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d129      	bne.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f9e:	d10e      	bne.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006fa0:	4b12      	ldr	r3, [pc, #72]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fb0:	091a      	lsrs	r2, r3, #4
 8006fb2:	4b10      	ldr	r3, [pc, #64]	@ (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fb8:	430b      	orrs	r3, r1
 8006fba:	6113      	str	r3, [r2, #16]
 8006fbc:	e005      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006fc8:	6113      	str	r3, [r2, #16]
 8006fca:	4b08      	ldr	r3, [pc, #32]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fcc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fda:	4a04      	ldr	r2, [pc, #16]	@ (8006fec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fe0:	e00e      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006fea:	e009      	b.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006fec:	58024400 	.word	0x58024400
 8006ff0:	58024800 	.word	0x58024800
 8006ff4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ff8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ffc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007008:	f002 0301 	and.w	r3, r2, #1
 800700c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007010:	2300      	movs	r3, #0
 8007012:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007016:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800701a:	460b      	mov	r3, r1
 800701c:	4313      	orrs	r3, r2
 800701e:	f000 8089 	beq.w	8007134 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007026:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007028:	2b28      	cmp	r3, #40	@ 0x28
 800702a:	d86b      	bhi.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800702c:	a201      	add	r2, pc, #4	@ (adr r2, 8007034 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800702e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007032:	bf00      	nop
 8007034:	0800710d 	.word	0x0800710d
 8007038:	08007105 	.word	0x08007105
 800703c:	08007105 	.word	0x08007105
 8007040:	08007105 	.word	0x08007105
 8007044:	08007105 	.word	0x08007105
 8007048:	08007105 	.word	0x08007105
 800704c:	08007105 	.word	0x08007105
 8007050:	08007105 	.word	0x08007105
 8007054:	080070d9 	.word	0x080070d9
 8007058:	08007105 	.word	0x08007105
 800705c:	08007105 	.word	0x08007105
 8007060:	08007105 	.word	0x08007105
 8007064:	08007105 	.word	0x08007105
 8007068:	08007105 	.word	0x08007105
 800706c:	08007105 	.word	0x08007105
 8007070:	08007105 	.word	0x08007105
 8007074:	080070ef 	.word	0x080070ef
 8007078:	08007105 	.word	0x08007105
 800707c:	08007105 	.word	0x08007105
 8007080:	08007105 	.word	0x08007105
 8007084:	08007105 	.word	0x08007105
 8007088:	08007105 	.word	0x08007105
 800708c:	08007105 	.word	0x08007105
 8007090:	08007105 	.word	0x08007105
 8007094:	0800710d 	.word	0x0800710d
 8007098:	08007105 	.word	0x08007105
 800709c:	08007105 	.word	0x08007105
 80070a0:	08007105 	.word	0x08007105
 80070a4:	08007105 	.word	0x08007105
 80070a8:	08007105 	.word	0x08007105
 80070ac:	08007105 	.word	0x08007105
 80070b0:	08007105 	.word	0x08007105
 80070b4:	0800710d 	.word	0x0800710d
 80070b8:	08007105 	.word	0x08007105
 80070bc:	08007105 	.word	0x08007105
 80070c0:	08007105 	.word	0x08007105
 80070c4:	08007105 	.word	0x08007105
 80070c8:	08007105 	.word	0x08007105
 80070cc:	08007105 	.word	0x08007105
 80070d0:	08007105 	.word	0x08007105
 80070d4:	0800710d 	.word	0x0800710d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80070d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070dc:	3308      	adds	r3, #8
 80070de:	2101      	movs	r1, #1
 80070e0:	4618      	mov	r0, r3
 80070e2:	f000 ffc3 	bl	800806c <RCCEx_PLL2_Config>
 80070e6:	4603      	mov	r3, r0
 80070e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80070ec:	e00f      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80070ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f2:	3328      	adds	r3, #40	@ 0x28
 80070f4:	2101      	movs	r1, #1
 80070f6:	4618      	mov	r0, r3
 80070f8:	f001 f86a 	bl	80081d0 <RCCEx_PLL3_Config>
 80070fc:	4603      	mov	r3, r0
 80070fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007102:	e004      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800710a:	e000      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800710c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800710e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10a      	bne.n	800712c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007116:	4bbf      	ldr	r3, [pc, #764]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007118:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800711a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800711e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007122:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007124:	4abb      	ldr	r2, [pc, #748]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007126:	430b      	orrs	r3, r1
 8007128:	6553      	str	r3, [r2, #84]	@ 0x54
 800712a:	e003      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800712c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	f002 0302 	and.w	r3, r2, #2
 8007140:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007144:	2300      	movs	r3, #0
 8007146:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800714a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800714e:	460b      	mov	r3, r1
 8007150:	4313      	orrs	r3, r2
 8007152:	d041      	beq.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800715a:	2b05      	cmp	r3, #5
 800715c:	d824      	bhi.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800715e:	a201      	add	r2, pc, #4	@ (adr r2, 8007164 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007164:	080071b1 	.word	0x080071b1
 8007168:	0800717d 	.word	0x0800717d
 800716c:	08007193 	.word	0x08007193
 8007170:	080071b1 	.word	0x080071b1
 8007174:	080071b1 	.word	0x080071b1
 8007178:	080071b1 	.word	0x080071b1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800717c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007180:	3308      	adds	r3, #8
 8007182:	2101      	movs	r1, #1
 8007184:	4618      	mov	r0, r3
 8007186:	f000 ff71 	bl	800806c <RCCEx_PLL2_Config>
 800718a:	4603      	mov	r3, r0
 800718c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007190:	e00f      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007196:	3328      	adds	r3, #40	@ 0x28
 8007198:	2101      	movs	r1, #1
 800719a:	4618      	mov	r0, r3
 800719c:	f001 f818 	bl	80081d0 <RCCEx_PLL3_Config>
 80071a0:	4603      	mov	r3, r0
 80071a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80071a6:	e004      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071ae:	e000      	b.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80071b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10a      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80071ba:	4b96      	ldr	r3, [pc, #600]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80071bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071be:	f023 0107 	bic.w	r1, r3, #7
 80071c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c8:	4a92      	ldr	r2, [pc, #584]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80071ca:	430b      	orrs	r3, r1
 80071cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80071ce:	e003      	b.n	80071d8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071e0:	f002 0304 	and.w	r3, r2, #4
 80071e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071e8:	2300      	movs	r3, #0
 80071ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071ee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80071f2:	460b      	mov	r3, r1
 80071f4:	4313      	orrs	r3, r2
 80071f6:	d044      	beq.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80071f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007200:	2b05      	cmp	r3, #5
 8007202:	d825      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007204:	a201      	add	r2, pc, #4	@ (adr r2, 800720c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800720a:	bf00      	nop
 800720c:	08007259 	.word	0x08007259
 8007210:	08007225 	.word	0x08007225
 8007214:	0800723b 	.word	0x0800723b
 8007218:	08007259 	.word	0x08007259
 800721c:	08007259 	.word	0x08007259
 8007220:	08007259 	.word	0x08007259
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007228:	3308      	adds	r3, #8
 800722a:	2101      	movs	r1, #1
 800722c:	4618      	mov	r0, r3
 800722e:	f000 ff1d 	bl	800806c <RCCEx_PLL2_Config>
 8007232:	4603      	mov	r3, r0
 8007234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007238:	e00f      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800723a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723e:	3328      	adds	r3, #40	@ 0x28
 8007240:	2101      	movs	r1, #1
 8007242:	4618      	mov	r0, r3
 8007244:	f000 ffc4 	bl	80081d0 <RCCEx_PLL3_Config>
 8007248:	4603      	mov	r3, r0
 800724a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800724e:	e004      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007256:	e000      	b.n	800725a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007258:	bf00      	nop
    }

    if (ret == HAL_OK)
 800725a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10b      	bne.n	800727a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007262:	4b6c      	ldr	r3, [pc, #432]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007266:	f023 0107 	bic.w	r1, r3, #7
 800726a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800726e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007272:	4a68      	ldr	r2, [pc, #416]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007274:	430b      	orrs	r3, r1
 8007276:	6593      	str	r3, [r2, #88]	@ 0x58
 8007278:	e003      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800727a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800727e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728a:	f002 0320 	and.w	r3, r2, #32
 800728e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007292:	2300      	movs	r3, #0
 8007294:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007298:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800729c:	460b      	mov	r3, r1
 800729e:	4313      	orrs	r3, r2
 80072a0:	d055      	beq.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80072a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072ae:	d033      	beq.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80072b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80072b4:	d82c      	bhi.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072ba:	d02f      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80072bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072c0:	d826      	bhi.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80072c6:	d02b      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80072c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80072cc:	d820      	bhi.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072d2:	d012      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80072d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072d8:	d81a      	bhi.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d022      	beq.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80072de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072e2:	d115      	bne.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e8:	3308      	adds	r3, #8
 80072ea:	2100      	movs	r1, #0
 80072ec:	4618      	mov	r0, r3
 80072ee:	f000 febd 	bl	800806c <RCCEx_PLL2_Config>
 80072f2:	4603      	mov	r3, r0
 80072f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80072f8:	e015      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072fe:	3328      	adds	r3, #40	@ 0x28
 8007300:	2102      	movs	r1, #2
 8007302:	4618      	mov	r0, r3
 8007304:	f000 ff64 	bl	80081d0 <RCCEx_PLL3_Config>
 8007308:	4603      	mov	r3, r0
 800730a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800730e:	e00a      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007316:	e006      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007318:	bf00      	nop
 800731a:	e004      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800731c:	bf00      	nop
 800731e:	e002      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007320:	bf00      	nop
 8007322:	e000      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007324:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10b      	bne.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800732e:	4b39      	ldr	r3, [pc, #228]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007332:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800733a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733e:	4a35      	ldr	r2, [pc, #212]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007340:	430b      	orrs	r3, r1
 8007342:	6553      	str	r3, [r2, #84]	@ 0x54
 8007344:	e003      	b.n	800734e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007346:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800734a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800734e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007356:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800735a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800735e:	2300      	movs	r3, #0
 8007360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007364:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007368:	460b      	mov	r3, r1
 800736a:	4313      	orrs	r3, r2
 800736c:	d058      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800736e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007372:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007376:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800737a:	d033      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800737c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007380:	d82c      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007386:	d02f      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007388:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800738c:	d826      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800738e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007392:	d02b      	beq.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007394:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007398:	d820      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800739a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800739e:	d012      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80073a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073a4:	d81a      	bhi.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d022      	beq.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80073aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073ae:	d115      	bne.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073b4:	3308      	adds	r3, #8
 80073b6:	2100      	movs	r1, #0
 80073b8:	4618      	mov	r0, r3
 80073ba:	f000 fe57 	bl	800806c <RCCEx_PLL2_Config>
 80073be:	4603      	mov	r3, r0
 80073c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80073c4:	e015      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80073c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ca:	3328      	adds	r3, #40	@ 0x28
 80073cc:	2102      	movs	r1, #2
 80073ce:	4618      	mov	r0, r3
 80073d0:	f000 fefe 	bl	80081d0 <RCCEx_PLL3_Config>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80073da:	e00a      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073e2:	e006      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073e4:	bf00      	nop
 80073e6:	e004      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073e8:	bf00      	nop
 80073ea:	e002      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073ec:	bf00      	nop
 80073ee:	e000      	b.n	80073f2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80073f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10e      	bne.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80073fa:	4b06      	ldr	r3, [pc, #24]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80073fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073fe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800740a:	4a02      	ldr	r2, [pc, #8]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800740c:	430b      	orrs	r3, r1
 800740e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007410:	e006      	b.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007412:	bf00      	nop
 8007414:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007418:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800741c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007428:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800742c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007430:	2300      	movs	r3, #0
 8007432:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007436:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800743a:	460b      	mov	r3, r1
 800743c:	4313      	orrs	r3, r2
 800743e:	d055      	beq.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007444:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007448:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800744c:	d033      	beq.n	80074b6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800744e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007452:	d82c      	bhi.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007458:	d02f      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800745a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800745e:	d826      	bhi.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007460:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007464:	d02b      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007466:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800746a:	d820      	bhi.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800746c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007470:	d012      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007476:	d81a      	bhi.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007478:	2b00      	cmp	r3, #0
 800747a:	d022      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800747c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007480:	d115      	bne.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007486:	3308      	adds	r3, #8
 8007488:	2100      	movs	r1, #0
 800748a:	4618      	mov	r0, r3
 800748c:	f000 fdee 	bl	800806c <RCCEx_PLL2_Config>
 8007490:	4603      	mov	r3, r0
 8007492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007496:	e015      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800749c:	3328      	adds	r3, #40	@ 0x28
 800749e:	2102      	movs	r1, #2
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 fe95 	bl	80081d0 <RCCEx_PLL3_Config>
 80074a6:	4603      	mov	r3, r0
 80074a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80074ac:	e00a      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80074b4:	e006      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80074b6:	bf00      	nop
 80074b8:	e004      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80074ba:	bf00      	nop
 80074bc:	e002      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80074be:	bf00      	nop
 80074c0:	e000      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80074c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10b      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80074cc:	4ba1      	ldr	r3, [pc, #644]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074d0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80074d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80074dc:	4a9d      	ldr	r2, [pc, #628]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80074de:	430b      	orrs	r3, r1
 80074e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80074e2:	e003      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80074ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f4:	f002 0308 	and.w	r3, r2, #8
 80074f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074fc:	2300      	movs	r3, #0
 80074fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007502:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007506:	460b      	mov	r3, r1
 8007508:	4313      	orrs	r3, r2
 800750a:	d01e      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800750c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007510:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007514:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007518:	d10c      	bne.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800751a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800751e:	3328      	adds	r3, #40	@ 0x28
 8007520:	2102      	movs	r1, #2
 8007522:	4618      	mov	r0, r3
 8007524:	f000 fe54 	bl	80081d0 <RCCEx_PLL3_Config>
 8007528:	4603      	mov	r3, r0
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007534:	4b87      	ldr	r3, [pc, #540]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007538:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800753c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007544:	4a83      	ldr	r2, [pc, #524]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007546:	430b      	orrs	r3, r1
 8007548:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800754a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800754e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007552:	f002 0310 	and.w	r3, r2, #16
 8007556:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800755a:	2300      	movs	r3, #0
 800755c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007560:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007564:	460b      	mov	r3, r1
 8007566:	4313      	orrs	r3, r2
 8007568:	d01e      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800756a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800756e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007576:	d10c      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800757c:	3328      	adds	r3, #40	@ 0x28
 800757e:	2102      	movs	r1, #2
 8007580:	4618      	mov	r0, r3
 8007582:	f000 fe25 	bl	80081d0 <RCCEx_PLL3_Config>
 8007586:	4603      	mov	r3, r0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d002      	beq.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007592:	4b70      	ldr	r3, [pc, #448]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007596:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800759a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800759e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075a2:	4a6c      	ldr	r2, [pc, #432]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80075a4:	430b      	orrs	r3, r1
 80075a6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80075a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80075b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075b8:	2300      	movs	r3, #0
 80075ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80075be:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80075c2:	460b      	mov	r3, r1
 80075c4:	4313      	orrs	r3, r2
 80075c6:	d03e      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80075c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80075d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075d4:	d022      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80075d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075da:	d81b      	bhi.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80075e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075e4:	d00b      	beq.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80075e6:	e015      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ec:	3308      	adds	r3, #8
 80075ee:	2100      	movs	r1, #0
 80075f0:	4618      	mov	r0, r3
 80075f2:	f000 fd3b 	bl	800806c <RCCEx_PLL2_Config>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80075fc:	e00f      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007602:	3328      	adds	r3, #40	@ 0x28
 8007604:	2102      	movs	r1, #2
 8007606:	4618      	mov	r0, r3
 8007608:	f000 fde2 	bl	80081d0 <RCCEx_PLL3_Config>
 800760c:	4603      	mov	r3, r0
 800760e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007612:	e004      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800761a:	e000      	b.n	800761e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800761c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800761e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10b      	bne.n	800763e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007626:	4b4b      	ldr	r3, [pc, #300]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800762a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800762e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007632:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007636:	4a47      	ldr	r2, [pc, #284]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007638:	430b      	orrs	r3, r1
 800763a:	6593      	str	r3, [r2, #88]	@ 0x58
 800763c:	e003      	b.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800763e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007642:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007652:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007654:	2300      	movs	r3, #0
 8007656:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007658:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800765c:	460b      	mov	r3, r1
 800765e:	4313      	orrs	r3, r2
 8007660:	d03b      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800766a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800766e:	d01f      	beq.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007670:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007674:	d818      	bhi.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007676:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800767a:	d003      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800767c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007680:	d007      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007682:	e011      	b.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007684:	4b33      	ldr	r3, [pc, #204]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007688:	4a32      	ldr	r2, [pc, #200]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800768a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800768e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007690:	e00f      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007692:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007696:	3328      	adds	r3, #40	@ 0x28
 8007698:	2101      	movs	r1, #1
 800769a:	4618      	mov	r0, r3
 800769c:	f000 fd98 	bl	80081d0 <RCCEx_PLL3_Config>
 80076a0:	4603      	mov	r3, r0
 80076a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80076a6:	e004      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076ae:	e000      	b.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80076b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10b      	bne.n	80076d2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80076ba:	4b26      	ldr	r3, [pc, #152]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076be:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80076c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80076ca:	4a22      	ldr	r2, [pc, #136]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80076cc:	430b      	orrs	r3, r1
 80076ce:	6553      	str	r3, [r2, #84]	@ 0x54
 80076d0:	e003      	b.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80076da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80076e6:	673b      	str	r3, [r7, #112]	@ 0x70
 80076e8:	2300      	movs	r3, #0
 80076ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80076ec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80076f0:	460b      	mov	r3, r1
 80076f2:	4313      	orrs	r3, r2
 80076f4:	d034      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80076f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d003      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007700:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007704:	d007      	beq.n	8007716 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007706:	e011      	b.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007708:	4b12      	ldr	r3, [pc, #72]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800770a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770c:	4a11      	ldr	r2, [pc, #68]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800770e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007714:	e00e      	b.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771a:	3308      	adds	r3, #8
 800771c:	2102      	movs	r1, #2
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fca4 	bl	800806c <RCCEx_PLL2_Config>
 8007724:	4603      	mov	r3, r0
 8007726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800772a:	e003      	b.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007738:	2b00      	cmp	r3, #0
 800773a:	d10d      	bne.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800773c:	4b05      	ldr	r3, [pc, #20]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800773e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007740:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800774a:	4a02      	ldr	r2, [pc, #8]	@ (8007754 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800774c:	430b      	orrs	r3, r1
 800774e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007750:	e006      	b.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007752:	bf00      	nop
 8007754:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007758:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800775c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007760:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007768:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800776c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800776e:	2300      	movs	r3, #0
 8007770:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007772:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007776:	460b      	mov	r3, r1
 8007778:	4313      	orrs	r3, r2
 800777a:	d00c      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800777c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007780:	3328      	adds	r3, #40	@ 0x28
 8007782:	2102      	movs	r1, #2
 8007784:	4618      	mov	r0, r3
 8007786:	f000 fd23 	bl	80081d0 <RCCEx_PLL3_Config>
 800778a:	4603      	mov	r3, r0
 800778c:	2b00      	cmp	r3, #0
 800778e:	d002      	beq.n	8007796 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800779a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80077a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80077a4:	2300      	movs	r3, #0
 80077a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80077a8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80077ac:	460b      	mov	r3, r1
 80077ae:	4313      	orrs	r3, r2
 80077b0:	d038      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80077b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077be:	d018      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80077c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80077c4:	d811      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80077c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077ca:	d014      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80077cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80077d0:	d80b      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d011      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80077d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077da:	d106      	bne.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077dc:	4bc3      	ldr	r3, [pc, #780]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e0:	4ac2      	ldr	r2, [pc, #776]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80077e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80077e8:	e008      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077f0:	e004      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077f2:	bf00      	nop
 80077f4:	e002      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077f6:	bf00      	nop
 80077f8:	e000      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80077fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10b      	bne.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007804:	4bb9      	ldr	r3, [pc, #740]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007808:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800780c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007814:	4ab5      	ldr	r2, [pc, #724]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007816:	430b      	orrs	r3, r1
 8007818:	6553      	str	r3, [r2, #84]	@ 0x54
 800781a:	e003      	b.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007830:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007832:	2300      	movs	r3, #0
 8007834:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007836:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800783a:	460b      	mov	r3, r1
 800783c:	4313      	orrs	r3, r2
 800783e:	d009      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007840:	4baa      	ldr	r3, [pc, #680]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007844:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800784c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800784e:	4aa7      	ldr	r2, [pc, #668]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007850:	430b      	orrs	r3, r1
 8007852:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007854:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007860:	653b      	str	r3, [r7, #80]	@ 0x50
 8007862:	2300      	movs	r3, #0
 8007864:	657b      	str	r3, [r7, #84]	@ 0x54
 8007866:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800786a:	460b      	mov	r3, r1
 800786c:	4313      	orrs	r3, r2
 800786e:	d00a      	beq.n	8007886 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007870:	4b9e      	ldr	r3, [pc, #632]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007872:	691b      	ldr	r3, [r3, #16]
 8007874:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800787c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007880:	4a9a      	ldr	r2, [pc, #616]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007882:	430b      	orrs	r3, r1
 8007884:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007892:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007894:	2300      	movs	r3, #0
 8007896:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007898:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800789c:	460b      	mov	r3, r1
 800789e:	4313      	orrs	r3, r2
 80078a0:	d009      	beq.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078a2:	4b92      	ldr	r3, [pc, #584]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80078aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80078b0:	4a8e      	ldr	r2, [pc, #568]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078b2:	430b      	orrs	r3, r1
 80078b4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80078b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80078c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80078c4:	2300      	movs	r3, #0
 80078c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80078c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80078cc:	460b      	mov	r3, r1
 80078ce:	4313      	orrs	r3, r2
 80078d0:	d00e      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80078d2:	4b86      	ldr	r3, [pc, #536]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	4a85      	ldr	r2, [pc, #532]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80078dc:	6113      	str	r3, [r2, #16]
 80078de:	4b83      	ldr	r3, [pc, #524]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078e0:	6919      	ldr	r1, [r3, #16]
 80078e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80078ea:	4a80      	ldr	r2, [pc, #512]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80078ec:	430b      	orrs	r3, r1
 80078ee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80078f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80078fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80078fe:	2300      	movs	r3, #0
 8007900:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007902:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007906:	460b      	mov	r3, r1
 8007908:	4313      	orrs	r3, r2
 800790a:	d009      	beq.n	8007920 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800790c:	4b77      	ldr	r3, [pc, #476]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800790e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007910:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800791a:	4a74      	ldr	r2, [pc, #464]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800791c:	430b      	orrs	r3, r1
 800791e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007928:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800792c:	633b      	str	r3, [r7, #48]	@ 0x30
 800792e:	2300      	movs	r3, #0
 8007930:	637b      	str	r3, [r7, #52]	@ 0x34
 8007932:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007936:	460b      	mov	r3, r1
 8007938:	4313      	orrs	r3, r2
 800793a:	d00a      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800793c:	4b6b      	ldr	r3, [pc, #428]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800793e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007940:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007948:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800794c:	4a67      	ldr	r2, [pc, #412]	@ (8007aec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800794e:	430b      	orrs	r3, r1
 8007950:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800795a:	2100      	movs	r1, #0
 800795c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800795e:	f003 0301 	and.w	r3, r3, #1
 8007962:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007964:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007968:	460b      	mov	r3, r1
 800796a:	4313      	orrs	r3, r2
 800796c:	d011      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800796e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007972:	3308      	adds	r3, #8
 8007974:	2100      	movs	r1, #0
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fb78 	bl	800806c <RCCEx_PLL2_Config>
 800797c:	4603      	mov	r3, r0
 800797e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007982:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800798a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800798e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799a:	2100      	movs	r1, #0
 800799c:	6239      	str	r1, [r7, #32]
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80079a8:	460b      	mov	r3, r1
 80079aa:	4313      	orrs	r3, r2
 80079ac:	d011      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80079ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079b2:	3308      	adds	r3, #8
 80079b4:	2101      	movs	r1, #1
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fb58 	bl	800806c <RCCEx_PLL2_Config>
 80079bc:	4603      	mov	r3, r0
 80079be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80079c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d003      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80079d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079da:	2100      	movs	r1, #0
 80079dc:	61b9      	str	r1, [r7, #24]
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80079e8:	460b      	mov	r3, r1
 80079ea:	4313      	orrs	r3, r2
 80079ec:	d011      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f2:	3308      	adds	r3, #8
 80079f4:	2102      	movs	r1, #2
 80079f6:	4618      	mov	r0, r3
 80079f8:	f000 fb38 	bl	800806c <RCCEx_PLL2_Config>
 80079fc:	4603      	mov	r3, r0
 80079fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	6139      	str	r1, [r7, #16]
 8007a1e:	f003 0308 	and.w	r3, r3, #8
 8007a22:	617b      	str	r3, [r7, #20]
 8007a24:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	d011      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a32:	3328      	adds	r3, #40	@ 0x28
 8007a34:	2100      	movs	r1, #0
 8007a36:	4618      	mov	r0, r3
 8007a38:	f000 fbca 	bl	80081d0 <RCCEx_PLL3_Config>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007a42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	60b9      	str	r1, [r7, #8]
 8007a5e:	f003 0310 	and.w	r3, r3, #16
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	d011      	beq.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a72:	3328      	adds	r3, #40	@ 0x28
 8007a74:	2101      	movs	r1, #1
 8007a76:	4618      	mov	r0, r3
 8007a78:	f000 fbaa 	bl	80081d0 <RCCEx_PLL3_Config>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d003      	beq.n	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9a:	2100      	movs	r1, #0
 8007a9c:	6039      	str	r1, [r7, #0]
 8007a9e:	f003 0320 	and.w	r3, r3, #32
 8007aa2:	607b      	str	r3, [r7, #4]
 8007aa4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007aa8:	460b      	mov	r3, r1
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	d011      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007aae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ab2:	3328      	adds	r3, #40	@ 0x28
 8007ab4:	2102      	movs	r1, #2
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	f000 fb8a 	bl	80081d0 <RCCEx_PLL3_Config>
 8007abc:	4603      	mov	r3, r0
 8007abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007aca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ace:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007ad2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007ada:	2300      	movs	r3, #0
 8007adc:	e000      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007aec:	58024400 	.word	0x58024400

08007af0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007af4:	f7fe fd54 	bl	80065a0 <HAL_RCC_GetHCLKFreq>
 8007af8:	4602      	mov	r2, r0
 8007afa:	4b06      	ldr	r3, [pc, #24]	@ (8007b14 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	091b      	lsrs	r3, r3, #4
 8007b00:	f003 0307 	and.w	r3, r3, #7
 8007b04:	4904      	ldr	r1, [pc, #16]	@ (8007b18 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007b06:	5ccb      	ldrb	r3, [r1, r3]
 8007b08:	f003 031f 	and.w	r3, r3, #31
 8007b0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	58024400 	.word	0x58024400
 8007b18:	0800f76c 	.word	0x0800f76c

08007b1c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b089      	sub	sp, #36	@ 0x24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b24:	4ba1      	ldr	r3, [pc, #644]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b28:	f003 0303 	and.w	r3, r3, #3
 8007b2c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007b2e:	4b9f      	ldr	r3, [pc, #636]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b32:	0b1b      	lsrs	r3, r3, #12
 8007b34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b38:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b3a:	4b9c      	ldr	r3, [pc, #624]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3e:	091b      	lsrs	r3, r3, #4
 8007b40:	f003 0301 	and.w	r3, r3, #1
 8007b44:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007b46:	4b99      	ldr	r3, [pc, #612]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b4a:	08db      	lsrs	r3, r3, #3
 8007b4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	fb02 f303 	mul.w	r3, r2, r3
 8007b56:	ee07 3a90 	vmov	s15, r3
 8007b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f000 8111 	beq.w	8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	2b02      	cmp	r3, #2
 8007b6e:	f000 8083 	beq.w	8007c78 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	2b02      	cmp	r3, #2
 8007b76:	f200 80a1 	bhi.w	8007cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007b7a:	69bb      	ldr	r3, [r7, #24]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d003      	beq.n	8007b88 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d056      	beq.n	8007c34 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007b86:	e099      	b.n	8007cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b88:	4b88      	ldr	r3, [pc, #544]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f003 0320 	and.w	r3, r3, #32
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d02d      	beq.n	8007bf0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b94:	4b85      	ldr	r3, [pc, #532]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	08db      	lsrs	r3, r3, #3
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	4a84      	ldr	r2, [pc, #528]	@ (8007db0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ba4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	ee07 3a90 	vmov	s15, r3
 8007bac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	ee07 3a90 	vmov	s15, r3
 8007bb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc6:	ee07 3a90 	vmov	s15, r3
 8007bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007db4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007bee:	e087      	b.n	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	ee07 3a90 	vmov	s15, r3
 8007bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bfa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007db8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c02:	4b6a      	ldr	r3, [pc, #424]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c0a:	ee07 3a90 	vmov	s15, r3
 8007c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007db4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c32:	e065      	b.n	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	ee07 3a90 	vmov	s15, r3
 8007c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007dbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c46:	4b59      	ldr	r3, [pc, #356]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c4e:	ee07 3a90 	vmov	s15, r3
 8007c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007db4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c76:	e043      	b.n	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	ee07 3a90 	vmov	s15, r3
 8007c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007dc0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c8a:	4b48      	ldr	r3, [pc, #288]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c92:	ee07 3a90 	vmov	s15, r3
 8007c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007db4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cba:	e021      	b.n	8007d00 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	ee07 3a90 	vmov	s15, r3
 8007cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cc6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007dbc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cce:	4b37      	ldr	r3, [pc, #220]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd6:	ee07 3a90 	vmov	s15, r3
 8007cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ce2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007db4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007cfe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007d00:	4b2a      	ldr	r3, [pc, #168]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d04:	0a5b      	lsrs	r3, r3, #9
 8007d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d0a:	ee07 3a90 	vmov	s15, r3
 8007d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d26:	ee17 2a90 	vmov	r2, s15
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d32:	0c1b      	lsrs	r3, r3, #16
 8007d34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d38:	ee07 3a90 	vmov	s15, r3
 8007d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d48:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d54:	ee17 2a90 	vmov	r2, s15
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007d5c:	4b13      	ldr	r3, [pc, #76]	@ (8007dac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d60:	0e1b      	lsrs	r3, r3, #24
 8007d62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d66:	ee07 3a90 	vmov	s15, r3
 8007d6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007d72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d76:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d82:	ee17 2a90 	vmov	r2, s15
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007d8a:	e008      	b.n	8007d9e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	609a      	str	r2, [r3, #8]
}
 8007d9e:	bf00      	nop
 8007da0:	3724      	adds	r7, #36	@ 0x24
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	58024400 	.word	0x58024400
 8007db0:	03d09000 	.word	0x03d09000
 8007db4:	46000000 	.word	0x46000000
 8007db8:	4c742400 	.word	0x4c742400
 8007dbc:	4a742400 	.word	0x4a742400
 8007dc0:	4bbebc20 	.word	0x4bbebc20

08007dc4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b089      	sub	sp, #36	@ 0x24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007dcc:	4ba1      	ldr	r3, [pc, #644]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dd0:	f003 0303 	and.w	r3, r3, #3
 8007dd4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007dd6:	4b9f      	ldr	r3, [pc, #636]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dda:	0d1b      	lsrs	r3, r3, #20
 8007ddc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007de0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007de2:	4b9c      	ldr	r3, [pc, #624]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de6:	0a1b      	lsrs	r3, r3, #8
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007dee:	4b99      	ldr	r3, [pc, #612]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007df2:	08db      	lsrs	r3, r3, #3
 8007df4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007df8:	693a      	ldr	r2, [r7, #16]
 8007dfa:	fb02 f303 	mul.w	r3, r2, r3
 8007dfe:	ee07 3a90 	vmov	s15, r3
 8007e02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	f000 8111 	beq.w	8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	f000 8083 	beq.w	8007f20 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	2b02      	cmp	r3, #2
 8007e1e:	f200 80a1 	bhi.w	8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d003      	beq.n	8007e30 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d056      	beq.n	8007edc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e2e:	e099      	b.n	8007f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e30:	4b88      	ldr	r3, [pc, #544]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 0320 	and.w	r3, r3, #32
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d02d      	beq.n	8007e98 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e3c:	4b85      	ldr	r3, [pc, #532]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	08db      	lsrs	r3, r3, #3
 8007e42:	f003 0303 	and.w	r3, r3, #3
 8007e46:	4a84      	ldr	r2, [pc, #528]	@ (8008058 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007e48:	fa22 f303 	lsr.w	r3, r2, r3
 8007e4c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	ee07 3a90 	vmov	s15, r3
 8007e54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	ee07 3a90 	vmov	s15, r3
 8007e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e66:	4b7b      	ldr	r3, [pc, #492]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e6e:	ee07 3a90 	vmov	s15, r3
 8007e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e76:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e7a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800805c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007e96:	e087      	b.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	ee07 3a90 	vmov	s15, r3
 8007e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ea2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008060 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eaa:	4b6a      	ldr	r3, [pc, #424]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007eb2:	ee07 3a90 	vmov	s15, r3
 8007eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ebe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800805c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007eca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ed6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007eda:	e065      	b.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	ee07 3a90 	vmov	s15, r3
 8007ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008064 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eee:	4b59      	ldr	r3, [pc, #356]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef6:	ee07 3a90 	vmov	s15, r3
 8007efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800805c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f1e:	e043      	b.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	ee07 3a90 	vmov	s15, r3
 8007f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008068 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f32:	4b48      	ldr	r3, [pc, #288]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f3a:	ee07 3a90 	vmov	s15, r3
 8007f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800805c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f62:	e021      	b.n	8007fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	ee07 3a90 	vmov	s15, r3
 8007f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008064 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f76:	4b37      	ldr	r3, [pc, #220]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f7e:	ee07 3a90 	vmov	s15, r3
 8007f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800805c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007fa6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fac:	0a5b      	lsrs	r3, r3, #9
 8007fae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fb2:	ee07 3a90 	vmov	s15, r3
 8007fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fbe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fc2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fce:	ee17 2a90 	vmov	r2, s15
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007fd6:	4b1f      	ldr	r3, [pc, #124]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fda:	0c1b      	lsrs	r3, r3, #16
 8007fdc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007fe0:	ee07 3a90 	vmov	s15, r3
 8007fe4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fe8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007fec:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ff0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ff4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ff8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ffc:	ee17 2a90 	vmov	r2, s15
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008004:	4b13      	ldr	r3, [pc, #76]	@ (8008054 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008008:	0e1b      	lsrs	r3, r3, #24
 800800a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800800e:	ee07 3a90 	vmov	s15, r3
 8008012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008016:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800801a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800801e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008022:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800802a:	ee17 2a90 	vmov	r2, s15
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008032:	e008      	b.n	8008046 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2200      	movs	r2, #0
 8008044:	609a      	str	r2, [r3, #8]
}
 8008046:	bf00      	nop
 8008048:	3724      	adds	r7, #36	@ 0x24
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	58024400 	.word	0x58024400
 8008058:	03d09000 	.word	0x03d09000
 800805c:	46000000 	.word	0x46000000
 8008060:	4c742400 	.word	0x4c742400
 8008064:	4a742400 	.word	0x4a742400
 8008068:	4bbebc20 	.word	0x4bbebc20

0800806c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008076:	2300      	movs	r3, #0
 8008078:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800807a:	4b53      	ldr	r3, [pc, #332]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800807c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800807e:	f003 0303 	and.w	r3, r3, #3
 8008082:	2b03      	cmp	r3, #3
 8008084:	d101      	bne.n	800808a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e099      	b.n	80081be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800808a:	4b4f      	ldr	r3, [pc, #316]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a4e      	ldr	r2, [pc, #312]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008090:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008094:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008096:	f7fc f825 	bl	80040e4 <HAL_GetTick>
 800809a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800809c:	e008      	b.n	80080b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800809e:	f7fc f821 	bl	80040e4 <HAL_GetTick>
 80080a2:	4602      	mov	r2, r0
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	d901      	bls.n	80080b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e086      	b.n	80081be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080b0:	4b45      	ldr	r3, [pc, #276]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d1f0      	bne.n	800809e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80080bc:	4b42      	ldr	r3, [pc, #264]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 80080be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	031b      	lsls	r3, r3, #12
 80080ca:	493f      	ldr	r1, [pc, #252]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	3b01      	subs	r3, #1
 80080d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	3b01      	subs	r3, #1
 80080e0:	025b      	lsls	r3, r3, #9
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	431a      	orrs	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	3b01      	subs	r3, #1
 80080ec:	041b      	lsls	r3, r3, #16
 80080ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80080f2:	431a      	orrs	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	061b      	lsls	r3, r3, #24
 80080fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008100:	4931      	ldr	r1, [pc, #196]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008102:	4313      	orrs	r3, r2
 8008104:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008106:	4b30      	ldr	r3, [pc, #192]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	695b      	ldr	r3, [r3, #20]
 8008112:	492d      	ldr	r1, [pc, #180]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008114:	4313      	orrs	r3, r2
 8008116:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008118:	4b2b      	ldr	r3, [pc, #172]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800811a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800811c:	f023 0220 	bic.w	r2, r3, #32
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	4928      	ldr	r1, [pc, #160]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008126:	4313      	orrs	r3, r2
 8008128:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800812a:	4b27      	ldr	r3, [pc, #156]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800812c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800812e:	4a26      	ldr	r2, [pc, #152]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008130:	f023 0310 	bic.w	r3, r3, #16
 8008134:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008136:	4b24      	ldr	r3, [pc, #144]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800813a:	4b24      	ldr	r3, [pc, #144]	@ (80081cc <RCCEx_PLL2_Config+0x160>)
 800813c:	4013      	ands	r3, r2
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	69d2      	ldr	r2, [r2, #28]
 8008142:	00d2      	lsls	r2, r2, #3
 8008144:	4920      	ldr	r1, [pc, #128]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008146:	4313      	orrs	r3, r2
 8008148:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800814a:	4b1f      	ldr	r3, [pc, #124]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800814c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814e:	4a1e      	ldr	r2, [pc, #120]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008150:	f043 0310 	orr.w	r3, r3, #16
 8008154:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d106      	bne.n	800816a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800815c:	4b1a      	ldr	r3, [pc, #104]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800815e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008160:	4a19      	ldr	r2, [pc, #100]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008162:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008166:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008168:	e00f      	b.n	800818a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	2b01      	cmp	r3, #1
 800816e:	d106      	bne.n	800817e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008170:	4b15      	ldr	r3, [pc, #84]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008174:	4a14      	ldr	r2, [pc, #80]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800817a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800817c:	e005      	b.n	800818a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800817e:	4b12      	ldr	r3, [pc, #72]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008182:	4a11      	ldr	r2, [pc, #68]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008184:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008188:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800818a:	4b0f      	ldr	r3, [pc, #60]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a0e      	ldr	r2, [pc, #56]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 8008190:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008194:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008196:	f7fb ffa5 	bl	80040e4 <HAL_GetTick>
 800819a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800819c:	e008      	b.n	80081b0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800819e:	f7fb ffa1 	bl	80040e4 <HAL_GetTick>
 80081a2:	4602      	mov	r2, r0
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	1ad3      	subs	r3, r2, r3
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d901      	bls.n	80081b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081ac:	2303      	movs	r3, #3
 80081ae:	e006      	b.n	80081be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081b0:	4b05      	ldr	r3, [pc, #20]	@ (80081c8 <RCCEx_PLL2_Config+0x15c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d0f0      	beq.n	800819e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80081bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
 80081c6:	bf00      	nop
 80081c8:	58024400 	.word	0x58024400
 80081cc:	ffff0007 	.word	0xffff0007

080081d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081da:	2300      	movs	r3, #0
 80081dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081de:	4b53      	ldr	r3, [pc, #332]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80081e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081e2:	f003 0303 	and.w	r3, r3, #3
 80081e6:	2b03      	cmp	r3, #3
 80081e8:	d101      	bne.n	80081ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	e099      	b.n	8008322 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081ee:	4b4f      	ldr	r3, [pc, #316]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a4e      	ldr	r2, [pc, #312]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80081f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081fa:	f7fb ff73 	bl	80040e4 <HAL_GetTick>
 80081fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008200:	e008      	b.n	8008214 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008202:	f7fb ff6f 	bl	80040e4 <HAL_GetTick>
 8008206:	4602      	mov	r2, r0
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	1ad3      	subs	r3, r2, r3
 800820c:	2b02      	cmp	r3, #2
 800820e:	d901      	bls.n	8008214 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008210:	2303      	movs	r3, #3
 8008212:	e086      	b.n	8008322 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008214:	4b45      	ldr	r3, [pc, #276]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1f0      	bne.n	8008202 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008220:	4b42      	ldr	r3, [pc, #264]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008224:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	051b      	lsls	r3, r3, #20
 800822e:	493f      	ldr	r1, [pc, #252]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008230:	4313      	orrs	r3, r2
 8008232:	628b      	str	r3, [r1, #40]	@ 0x28
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	3b01      	subs	r3, #1
 800823a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	3b01      	subs	r3, #1
 8008244:	025b      	lsls	r3, r3, #9
 8008246:	b29b      	uxth	r3, r3
 8008248:	431a      	orrs	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	68db      	ldr	r3, [r3, #12]
 800824e:	3b01      	subs	r3, #1
 8008250:	041b      	lsls	r3, r3, #16
 8008252:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008256:	431a      	orrs	r2, r3
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	691b      	ldr	r3, [r3, #16]
 800825c:	3b01      	subs	r3, #1
 800825e:	061b      	lsls	r3, r3, #24
 8008260:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008264:	4931      	ldr	r1, [pc, #196]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008266:	4313      	orrs	r3, r2
 8008268:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800826a:	4b30      	ldr	r3, [pc, #192]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 800826c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800826e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	492d      	ldr	r1, [pc, #180]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008278:	4313      	orrs	r3, r2
 800827a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800827c:	4b2b      	ldr	r3, [pc, #172]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 800827e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008280:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	4928      	ldr	r1, [pc, #160]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 800828a:	4313      	orrs	r3, r2
 800828c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800828e:	4b27      	ldr	r3, [pc, #156]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008292:	4a26      	ldr	r2, [pc, #152]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008294:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008298:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800829a:	4b24      	ldr	r3, [pc, #144]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 800829c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800829e:	4b24      	ldr	r3, [pc, #144]	@ (8008330 <RCCEx_PLL3_Config+0x160>)
 80082a0:	4013      	ands	r3, r2
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	69d2      	ldr	r2, [r2, #28]
 80082a6:	00d2      	lsls	r2, r2, #3
 80082a8:	4920      	ldr	r1, [pc, #128]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80082ae:	4b1f      	ldr	r3, [pc, #124]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b2:	4a1e      	ldr	r2, [pc, #120]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d106      	bne.n	80082ce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80082c0:	4b1a      	ldr	r3, [pc, #104]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c4:	4a19      	ldr	r2, [pc, #100]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80082ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082cc:	e00f      	b.n	80082ee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d106      	bne.n	80082e2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082d4:	4b15      	ldr	r3, [pc, #84]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d8:	4a14      	ldr	r2, [pc, #80]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082e0:	e005      	b.n	80082ee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082e2:	4b12      	ldr	r3, [pc, #72]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e6:	4a11      	ldr	r2, [pc, #68]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082ee:	4b0f      	ldr	r3, [pc, #60]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a0e      	ldr	r2, [pc, #56]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 80082f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082fa:	f7fb fef3 	bl	80040e4 <HAL_GetTick>
 80082fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008300:	e008      	b.n	8008314 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008302:	f7fb feef 	bl	80040e4 <HAL_GetTick>
 8008306:	4602      	mov	r2, r0
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	1ad3      	subs	r3, r2, r3
 800830c:	2b02      	cmp	r3, #2
 800830e:	d901      	bls.n	8008314 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e006      	b.n	8008322 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008314:	4b05      	ldr	r3, [pc, #20]	@ (800832c <RCCEx_PLL3_Config+0x15c>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800831c:	2b00      	cmp	r3, #0
 800831e:	d0f0      	beq.n	8008302 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008320:	7bfb      	ldrb	r3, [r7, #15]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	58024400 	.word	0x58024400
 8008330:	ffff0007 	.word	0xffff0007

08008334 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d101      	bne.n	8008346 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	e049      	b.n	80083da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d106      	bne.n	8008360 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7fb fb90 	bl	8003a80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2202      	movs	r2, #2
 8008364:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	3304      	adds	r3, #4
 8008370:	4619      	mov	r1, r3
 8008372:	4610      	mov	r0, r2
 8008374:	f000 fd5a 	bl	8008e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2201      	movs	r2, #1
 800838c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2201      	movs	r2, #1
 80083a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2201      	movs	r2, #1
 80083c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3708      	adds	r7, #8
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
	...

080083e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d001      	beq.n	80083fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e054      	b.n	80084a6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	68da      	ldr	r2, [r3, #12]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f042 0201 	orr.w	r2, r2, #1
 8008412:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a26      	ldr	r2, [pc, #152]	@ (80084b4 <HAL_TIM_Base_Start_IT+0xd0>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d022      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008426:	d01d      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a22      	ldr	r2, [pc, #136]	@ (80084b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800842e:	4293      	cmp	r3, r2
 8008430:	d018      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a21      	ldr	r2, [pc, #132]	@ (80084bc <HAL_TIM_Base_Start_IT+0xd8>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d013      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4a1f      	ldr	r2, [pc, #124]	@ (80084c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d00e      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	4a1e      	ldr	r2, [pc, #120]	@ (80084c4 <HAL_TIM_Base_Start_IT+0xe0>)
 800844c:	4293      	cmp	r3, r2
 800844e:	d009      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a1c      	ldr	r2, [pc, #112]	@ (80084c8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d004      	beq.n	8008464 <HAL_TIM_Base_Start_IT+0x80>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a1b      	ldr	r2, [pc, #108]	@ (80084cc <HAL_TIM_Base_Start_IT+0xe8>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d115      	bne.n	8008490 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689a      	ldr	r2, [r3, #8]
 800846a:	4b19      	ldr	r3, [pc, #100]	@ (80084d0 <HAL_TIM_Base_Start_IT+0xec>)
 800846c:	4013      	ands	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2b06      	cmp	r3, #6
 8008474:	d015      	beq.n	80084a2 <HAL_TIM_Base_Start_IT+0xbe>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800847c:	d011      	beq.n	80084a2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681a      	ldr	r2, [r3, #0]
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f042 0201 	orr.w	r2, r2, #1
 800848c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800848e:	e008      	b.n	80084a2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f042 0201 	orr.w	r2, r2, #1
 800849e:	601a      	str	r2, [r3, #0]
 80084a0:	e000      	b.n	80084a4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80084a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3714      	adds	r7, #20
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
 80084b2:	bf00      	nop
 80084b4:	40010000 	.word	0x40010000
 80084b8:	40000400 	.word	0x40000400
 80084bc:	40000800 	.word	0x40000800
 80084c0:	40000c00 	.word	0x40000c00
 80084c4:	40010400 	.word	0x40010400
 80084c8:	40001800 	.word	0x40001800
 80084cc:	40014000 	.word	0x40014000
 80084d0:	00010007 	.word	0x00010007

080084d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b082      	sub	sp, #8
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d101      	bne.n	80084e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e049      	b.n	800857a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d106      	bne.n	8008500 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f841 	bl	8008582 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2202      	movs	r2, #2
 8008504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	3304      	adds	r3, #4
 8008510:	4619      	mov	r1, r3
 8008512:	4610      	mov	r0, r2
 8008514:	f000 fc8a 	bl	8008e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2201      	movs	r2, #1
 800852c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2201      	movs	r2, #1
 8008534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2201      	movs	r2, #1
 800854c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2201      	movs	r2, #1
 8008554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2201      	movs	r2, #1
 8008564:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3708      	adds	r7, #8
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800858a:	bf00      	nop
 800858c:	370c      	adds	r7, #12
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr
	...

08008598 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b084      	sub	sp, #16
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d109      	bne.n	80085bc <HAL_TIM_PWM_Start+0x24>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	bf14      	ite	ne
 80085b4:	2301      	movne	r3, #1
 80085b6:	2300      	moveq	r3, #0
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	e03c      	b.n	8008636 <HAL_TIM_PWM_Start+0x9e>
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	2b04      	cmp	r3, #4
 80085c0:	d109      	bne.n	80085d6 <HAL_TIM_PWM_Start+0x3e>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	bf14      	ite	ne
 80085ce:	2301      	movne	r3, #1
 80085d0:	2300      	moveq	r3, #0
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	e02f      	b.n	8008636 <HAL_TIM_PWM_Start+0x9e>
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b08      	cmp	r3, #8
 80085da:	d109      	bne.n	80085f0 <HAL_TIM_PWM_Start+0x58>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	bf14      	ite	ne
 80085e8:	2301      	movne	r3, #1
 80085ea:	2300      	moveq	r3, #0
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	e022      	b.n	8008636 <HAL_TIM_PWM_Start+0x9e>
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b0c      	cmp	r3, #12
 80085f4:	d109      	bne.n	800860a <HAL_TIM_PWM_Start+0x72>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b01      	cmp	r3, #1
 8008600:	bf14      	ite	ne
 8008602:	2301      	movne	r3, #1
 8008604:	2300      	moveq	r3, #0
 8008606:	b2db      	uxtb	r3, r3
 8008608:	e015      	b.n	8008636 <HAL_TIM_PWM_Start+0x9e>
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	2b10      	cmp	r3, #16
 800860e:	d109      	bne.n	8008624 <HAL_TIM_PWM_Start+0x8c>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b01      	cmp	r3, #1
 800861a:	bf14      	ite	ne
 800861c:	2301      	movne	r3, #1
 800861e:	2300      	moveq	r3, #0
 8008620:	b2db      	uxtb	r3, r3
 8008622:	e008      	b.n	8008636 <HAL_TIM_PWM_Start+0x9e>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800862a:	b2db      	uxtb	r3, r3
 800862c:	2b01      	cmp	r3, #1
 800862e:	bf14      	ite	ne
 8008630:	2301      	movne	r3, #1
 8008632:	2300      	moveq	r3, #0
 8008634:	b2db      	uxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	d001      	beq.n	800863e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800863a:	2301      	movs	r3, #1
 800863c:	e0a1      	b.n	8008782 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d104      	bne.n	800864e <HAL_TIM_PWM_Start+0xb6>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800864c:	e023      	b.n	8008696 <HAL_TIM_PWM_Start+0xfe>
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	2b04      	cmp	r3, #4
 8008652:	d104      	bne.n	800865e <HAL_TIM_PWM_Start+0xc6>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2202      	movs	r2, #2
 8008658:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800865c:	e01b      	b.n	8008696 <HAL_TIM_PWM_Start+0xfe>
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	2b08      	cmp	r3, #8
 8008662:	d104      	bne.n	800866e <HAL_TIM_PWM_Start+0xd6>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2202      	movs	r2, #2
 8008668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800866c:	e013      	b.n	8008696 <HAL_TIM_PWM_Start+0xfe>
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b0c      	cmp	r3, #12
 8008672:	d104      	bne.n	800867e <HAL_TIM_PWM_Start+0xe6>
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2202      	movs	r2, #2
 8008678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800867c:	e00b      	b.n	8008696 <HAL_TIM_PWM_Start+0xfe>
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	2b10      	cmp	r3, #16
 8008682:	d104      	bne.n	800868e <HAL_TIM_PWM_Start+0xf6>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2202      	movs	r2, #2
 8008688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800868c:	e003      	b.n	8008696 <HAL_TIM_PWM_Start+0xfe>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2202      	movs	r2, #2
 8008692:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2201      	movs	r2, #1
 800869c:	6839      	ldr	r1, [r7, #0]
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 ffd8 	bl	8009654 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a38      	ldr	r2, [pc, #224]	@ (800878c <HAL_TIM_PWM_Start+0x1f4>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d013      	beq.n	80086d6 <HAL_TIM_PWM_Start+0x13e>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4a37      	ldr	r2, [pc, #220]	@ (8008790 <HAL_TIM_PWM_Start+0x1f8>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d00e      	beq.n	80086d6 <HAL_TIM_PWM_Start+0x13e>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a35      	ldr	r2, [pc, #212]	@ (8008794 <HAL_TIM_PWM_Start+0x1fc>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d009      	beq.n	80086d6 <HAL_TIM_PWM_Start+0x13e>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a34      	ldr	r2, [pc, #208]	@ (8008798 <HAL_TIM_PWM_Start+0x200>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d004      	beq.n	80086d6 <HAL_TIM_PWM_Start+0x13e>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a32      	ldr	r2, [pc, #200]	@ (800879c <HAL_TIM_PWM_Start+0x204>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d101      	bne.n	80086da <HAL_TIM_PWM_Start+0x142>
 80086d6:	2301      	movs	r3, #1
 80086d8:	e000      	b.n	80086dc <HAL_TIM_PWM_Start+0x144>
 80086da:	2300      	movs	r3, #0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d007      	beq.n	80086f0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80086ee:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a25      	ldr	r2, [pc, #148]	@ (800878c <HAL_TIM_PWM_Start+0x1f4>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d022      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008702:	d01d      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a25      	ldr	r2, [pc, #148]	@ (80087a0 <HAL_TIM_PWM_Start+0x208>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d018      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a24      	ldr	r2, [pc, #144]	@ (80087a4 <HAL_TIM_PWM_Start+0x20c>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d013      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a22      	ldr	r2, [pc, #136]	@ (80087a8 <HAL_TIM_PWM_Start+0x210>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d00e      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a1a      	ldr	r2, [pc, #104]	@ (8008790 <HAL_TIM_PWM_Start+0x1f8>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d009      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a1e      	ldr	r2, [pc, #120]	@ (80087ac <HAL_TIM_PWM_Start+0x214>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d004      	beq.n	8008740 <HAL_TIM_PWM_Start+0x1a8>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a16      	ldr	r2, [pc, #88]	@ (8008794 <HAL_TIM_PWM_Start+0x1fc>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d115      	bne.n	800876c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	689a      	ldr	r2, [r3, #8]
 8008746:	4b1a      	ldr	r3, [pc, #104]	@ (80087b0 <HAL_TIM_PWM_Start+0x218>)
 8008748:	4013      	ands	r3, r2
 800874a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2b06      	cmp	r3, #6
 8008750:	d015      	beq.n	800877e <HAL_TIM_PWM_Start+0x1e6>
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008758:	d011      	beq.n	800877e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f042 0201 	orr.w	r2, r2, #1
 8008768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800876a:	e008      	b.n	800877e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	f042 0201 	orr.w	r2, r2, #1
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	e000      	b.n	8008780 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800877e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}
 800878a:	bf00      	nop
 800878c:	40010000 	.word	0x40010000
 8008790:	40010400 	.word	0x40010400
 8008794:	40014000 	.word	0x40014000
 8008798:	40014400 	.word	0x40014400
 800879c:	40014800 	.word	0x40014800
 80087a0:	40000400 	.word	0x40000400
 80087a4:	40000800 	.word	0x40000800
 80087a8:	40000c00 	.word	0x40000c00
 80087ac:	40001800 	.word	0x40001800
 80087b0:	00010007 	.word	0x00010007

080087b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	68db      	ldr	r3, [r3, #12]
 80087c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	691b      	ldr	r3, [r3, #16]
 80087ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d020      	beq.n	8008818 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f003 0302 	and.w	r3, r3, #2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d01b      	beq.n	8008818 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f06f 0202 	mvn.w	r2, #2
 80087e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2201      	movs	r2, #1
 80087ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	699b      	ldr	r3, [r3, #24]
 80087f6:	f003 0303 	and.w	r3, r3, #3
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d003      	beq.n	8008806 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 faf6 	bl	8008df0 <HAL_TIM_IC_CaptureCallback>
 8008804:	e005      	b.n	8008812 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 fae8 	bl	8008ddc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f000 faf9 	bl	8008e04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	f003 0304 	and.w	r3, r3, #4
 800881e:	2b00      	cmp	r3, #0
 8008820:	d020      	beq.n	8008864 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f003 0304 	and.w	r3, r3, #4
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01b      	beq.n	8008864 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f06f 0204 	mvn.w	r2, #4
 8008834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2202      	movs	r2, #2
 800883a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	699b      	ldr	r3, [r3, #24]
 8008842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008846:	2b00      	cmp	r3, #0
 8008848:	d003      	beq.n	8008852 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 fad0 	bl	8008df0 <HAL_TIM_IC_CaptureCallback>
 8008850:	e005      	b.n	800885e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 fac2 	bl	8008ddc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fad3 	bl	8008e04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	f003 0308 	and.w	r3, r3, #8
 800886a:	2b00      	cmp	r3, #0
 800886c:	d020      	beq.n	80088b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f003 0308 	and.w	r3, r3, #8
 8008874:	2b00      	cmp	r3, #0
 8008876:	d01b      	beq.n	80088b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f06f 0208 	mvn.w	r2, #8
 8008880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2204      	movs	r2, #4
 8008886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	69db      	ldr	r3, [r3, #28]
 800888e:	f003 0303 	and.w	r3, r3, #3
 8008892:	2b00      	cmp	r3, #0
 8008894:	d003      	beq.n	800889e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 faaa 	bl	8008df0 <HAL_TIM_IC_CaptureCallback>
 800889c:	e005      	b.n	80088aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fa9c 	bl	8008ddc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f000 faad 	bl	8008e04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2200      	movs	r2, #0
 80088ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	f003 0310 	and.w	r3, r3, #16
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d020      	beq.n	80088fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f003 0310 	and.w	r3, r3, #16
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d01b      	beq.n	80088fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	f06f 0210 	mvn.w	r2, #16
 80088cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2208      	movs	r2, #8
 80088d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	69db      	ldr	r3, [r3, #28]
 80088da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d003      	beq.n	80088ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 fa84 	bl	8008df0 <HAL_TIM_IC_CaptureCallback>
 80088e8:	e005      	b.n	80088f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f000 fa76 	bl	8008ddc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088f0:	6878      	ldr	r0, [r7, #4]
 80088f2:	f000 fa87 	bl	8008e04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00c      	beq.n	8008920 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f003 0301 	and.w	r3, r3, #1
 800890c:	2b00      	cmp	r3, #0
 800890e:	d007      	beq.n	8008920 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f06f 0201 	mvn.w	r2, #1
 8008918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7fa ff24 	bl	8003768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008926:	2b00      	cmp	r3, #0
 8008928:	d104      	bne.n	8008934 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008930:	2b00      	cmp	r3, #0
 8008932:	d00c      	beq.n	800894e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800893a:	2b00      	cmp	r3, #0
 800893c:	d007      	beq.n	800894e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008946:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 ffbf 	bl	80098cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00c      	beq.n	8008972 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800895e:	2b00      	cmp	r3, #0
 8008960:	d007      	beq.n	8008972 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800896a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800896c:	6878      	ldr	r0, [r7, #4]
 800896e:	f000 ffb7 	bl	80098e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008978:	2b00      	cmp	r3, #0
 800897a:	d00c      	beq.n	8008996 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	d007      	beq.n	8008996 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800898e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 fa41 	bl	8008e18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	f003 0320 	and.w	r3, r3, #32
 800899c:	2b00      	cmp	r3, #0
 800899e:	d00c      	beq.n	80089ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f003 0320 	and.w	r3, r3, #32
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d007      	beq.n	80089ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f06f 0220 	mvn.w	r2, #32
 80089b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 ff7f 	bl	80098b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089ba:	bf00      	nop
 80089bc:	3710      	adds	r7, #16
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
	...

080089c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b086      	sub	sp, #24
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80089d0:	2300      	movs	r3, #0
 80089d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089da:	2b01      	cmp	r3, #1
 80089dc:	d101      	bne.n	80089e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80089de:	2302      	movs	r3, #2
 80089e0:	e0ff      	b.n	8008be2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2201      	movs	r2, #1
 80089e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2b14      	cmp	r3, #20
 80089ee:	f200 80f0 	bhi.w	8008bd2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80089f2:	a201      	add	r2, pc, #4	@ (adr r2, 80089f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80089f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f8:	08008a4d 	.word	0x08008a4d
 80089fc:	08008bd3 	.word	0x08008bd3
 8008a00:	08008bd3 	.word	0x08008bd3
 8008a04:	08008bd3 	.word	0x08008bd3
 8008a08:	08008a8d 	.word	0x08008a8d
 8008a0c:	08008bd3 	.word	0x08008bd3
 8008a10:	08008bd3 	.word	0x08008bd3
 8008a14:	08008bd3 	.word	0x08008bd3
 8008a18:	08008acf 	.word	0x08008acf
 8008a1c:	08008bd3 	.word	0x08008bd3
 8008a20:	08008bd3 	.word	0x08008bd3
 8008a24:	08008bd3 	.word	0x08008bd3
 8008a28:	08008b0f 	.word	0x08008b0f
 8008a2c:	08008bd3 	.word	0x08008bd3
 8008a30:	08008bd3 	.word	0x08008bd3
 8008a34:	08008bd3 	.word	0x08008bd3
 8008a38:	08008b51 	.word	0x08008b51
 8008a3c:	08008bd3 	.word	0x08008bd3
 8008a40:	08008bd3 	.word	0x08008bd3
 8008a44:	08008bd3 	.word	0x08008bd3
 8008a48:	08008b91 	.word	0x08008b91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68b9      	ldr	r1, [r7, #8]
 8008a52:	4618      	mov	r0, r3
 8008a54:	f000 fa8a 	bl	8008f6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	699a      	ldr	r2, [r3, #24]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f042 0208 	orr.w	r2, r2, #8
 8008a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	699a      	ldr	r2, [r3, #24]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f022 0204 	bic.w	r2, r2, #4
 8008a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6999      	ldr	r1, [r3, #24]
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	691a      	ldr	r2, [r3, #16]
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	430a      	orrs	r2, r1
 8008a88:	619a      	str	r2, [r3, #24]
      break;
 8008a8a:	e0a5      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68b9      	ldr	r1, [r7, #8]
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 fafa 	bl	800908c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	699a      	ldr	r2, [r3, #24]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699a      	ldr	r2, [r3, #24]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	6999      	ldr	r1, [r3, #24]
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	021a      	lsls	r2, r3, #8
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	619a      	str	r2, [r3, #24]
      break;
 8008acc:	e084      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68b9      	ldr	r1, [r7, #8]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 fb63 	bl	80091a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	69da      	ldr	r2, [r3, #28]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f042 0208 	orr.w	r2, r2, #8
 8008ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	69da      	ldr	r2, [r3, #28]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f022 0204 	bic.w	r2, r2, #4
 8008af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	69d9      	ldr	r1, [r3, #28]
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	691a      	ldr	r2, [r3, #16]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	430a      	orrs	r2, r1
 8008b0a:	61da      	str	r2, [r3, #28]
      break;
 8008b0c:	e064      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68b9      	ldr	r1, [r7, #8]
 8008b14:	4618      	mov	r0, r3
 8008b16:	f000 fbcb 	bl	80092b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	69da      	ldr	r2, [r3, #28]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	69da      	ldr	r2, [r3, #28]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	69d9      	ldr	r1, [r3, #28]
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	021a      	lsls	r2, r3, #8
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	61da      	str	r2, [r3, #28]
      break;
 8008b4e:	e043      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68b9      	ldr	r1, [r7, #8]
 8008b56:	4618      	mov	r0, r3
 8008b58:	f000 fc14 	bl	8009384 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f042 0208 	orr.w	r2, r2, #8
 8008b6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f022 0204 	bic.w	r2, r2, #4
 8008b7a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	691a      	ldr	r2, [r3, #16]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	430a      	orrs	r2, r1
 8008b8c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008b8e:	e023      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68b9      	ldr	r1, [r7, #8]
 8008b96:	4618      	mov	r0, r3
 8008b98:	f000 fc58 	bl	800944c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008baa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	691b      	ldr	r3, [r3, #16]
 8008bc6:	021a      	lsls	r2, r3, #8
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	430a      	orrs	r2, r1
 8008bce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008bd0:	e002      	b.n	8008bd8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	75fb      	strb	r3, [r7, #23]
      break;
 8008bd6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3718      	adds	r7, #24
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop

08008bec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_TIM_ConfigClockSource+0x1c>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e0dc      	b.n	8008dc2 <HAL_TIM_ConfigClockSource+0x1d6>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2202      	movs	r2, #2
 8008c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c20:	68ba      	ldr	r2, [r7, #8]
 8008c22:	4b6a      	ldr	r3, [pc, #424]	@ (8008dcc <HAL_TIM_ConfigClockSource+0x1e0>)
 8008c24:	4013      	ands	r3, r2
 8008c26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008c2e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68ba      	ldr	r2, [r7, #8]
 8008c36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a64      	ldr	r2, [pc, #400]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	f000 80a9 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008c44:	4a62      	ldr	r2, [pc, #392]	@ (8008dd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8008c46:	4293      	cmp	r3, r2
 8008c48:	f200 80ae 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c4c:	4a61      	ldr	r2, [pc, #388]	@ (8008dd4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	f000 80a1 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008c54:	4a5f      	ldr	r2, [pc, #380]	@ (8008dd4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	f200 80a6 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c5c:	4a5e      	ldr	r2, [pc, #376]	@ (8008dd8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	f000 8099 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008c64:	4a5c      	ldr	r2, [pc, #368]	@ (8008dd8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008c66:	4293      	cmp	r3, r2
 8008c68:	f200 809e 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c6c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c70:	f000 8091 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008c74:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008c78:	f200 8096 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c7c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c80:	f000 8089 	beq.w	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008c84:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c88:	f200 808e 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c90:	d03e      	beq.n	8008d10 <HAL_TIM_ConfigClockSource+0x124>
 8008c92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c96:	f200 8087 	bhi.w	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008c9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c9e:	f000 8086 	beq.w	8008dae <HAL_TIM_ConfigClockSource+0x1c2>
 8008ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ca6:	d87f      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008ca8:	2b70      	cmp	r3, #112	@ 0x70
 8008caa:	d01a      	beq.n	8008ce2 <HAL_TIM_ConfigClockSource+0xf6>
 8008cac:	2b70      	cmp	r3, #112	@ 0x70
 8008cae:	d87b      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cb0:	2b60      	cmp	r3, #96	@ 0x60
 8008cb2:	d050      	beq.n	8008d56 <HAL_TIM_ConfigClockSource+0x16a>
 8008cb4:	2b60      	cmp	r3, #96	@ 0x60
 8008cb6:	d877      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cb8:	2b50      	cmp	r3, #80	@ 0x50
 8008cba:	d03c      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x14a>
 8008cbc:	2b50      	cmp	r3, #80	@ 0x50
 8008cbe:	d873      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cc0:	2b40      	cmp	r3, #64	@ 0x40
 8008cc2:	d058      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0x18a>
 8008cc4:	2b40      	cmp	r3, #64	@ 0x40
 8008cc6:	d86f      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cc8:	2b30      	cmp	r3, #48	@ 0x30
 8008cca:	d064      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008ccc:	2b30      	cmp	r3, #48	@ 0x30
 8008cce:	d86b      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cd0:	2b20      	cmp	r3, #32
 8008cd2:	d060      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008cd4:	2b20      	cmp	r3, #32
 8008cd6:	d867      	bhi.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d05c      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008cdc:	2b10      	cmp	r3, #16
 8008cde:	d05a      	beq.n	8008d96 <HAL_TIM_ConfigClockSource+0x1aa>
 8008ce0:	e062      	b.n	8008da8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008cf2:	f000 fc8f 	bl	8009614 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008d04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	609a      	str	r2, [r3, #8]
      break;
 8008d0e:	e04f      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d20:	f000 fc78 	bl	8009614 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	689a      	ldr	r2, [r3, #8]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008d32:	609a      	str	r2, [r3, #8]
      break;
 8008d34:	e03c      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d42:	461a      	mov	r2, r3
 8008d44:	f000 fbe8 	bl	8009518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2150      	movs	r1, #80	@ 0x50
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fc42 	bl	80095d8 <TIM_ITRx_SetConfig>
      break;
 8008d54:	e02c      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008d62:	461a      	mov	r2, r3
 8008d64:	f000 fc07 	bl	8009576 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2160      	movs	r1, #96	@ 0x60
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f000 fc32 	bl	80095d8 <TIM_ITRx_SetConfig>
      break;
 8008d74:	e01c      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d82:	461a      	mov	r2, r3
 8008d84:	f000 fbc8 	bl	8009518 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	2140      	movs	r1, #64	@ 0x40
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 fc22 	bl	80095d8 <TIM_ITRx_SetConfig>
      break;
 8008d94:	e00c      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4619      	mov	r1, r3
 8008da0:	4610      	mov	r0, r2
 8008da2:	f000 fc19 	bl	80095d8 <TIM_ITRx_SetConfig>
      break;
 8008da6:	e003      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	73fb      	strb	r3, [r7, #15]
      break;
 8008dac:	e000      	b.n	8008db0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8008dae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3710      	adds	r7, #16
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	ffceff88 	.word	0xffceff88
 8008dd0:	00100040 	.word	0x00100040
 8008dd4:	00100030 	.word	0x00100030
 8008dd8:	00100020 	.word	0x00100020

08008ddc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008de4:	bf00      	nop
 8008de6:	370c      	adds	r7, #12
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008df8:	bf00      	nop
 8008dfa:	370c      	adds	r7, #12
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e02:	4770      	bx	lr

08008e04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b083      	sub	sp, #12
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr

08008e18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e20:	bf00      	nop
 8008e22:	370c      	adds	r7, #12
 8008e24:	46bd      	mov	sp, r7
 8008e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2a:	4770      	bx	lr

08008e2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	4a43      	ldr	r2, [pc, #268]	@ (8008f4c <TIM_Base_SetConfig+0x120>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d013      	beq.n	8008e6c <TIM_Base_SetConfig+0x40>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e4a:	d00f      	beq.n	8008e6c <TIM_Base_SetConfig+0x40>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	4a40      	ldr	r2, [pc, #256]	@ (8008f50 <TIM_Base_SetConfig+0x124>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d00b      	beq.n	8008e6c <TIM_Base_SetConfig+0x40>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	4a3f      	ldr	r2, [pc, #252]	@ (8008f54 <TIM_Base_SetConfig+0x128>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	d007      	beq.n	8008e6c <TIM_Base_SetConfig+0x40>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a3e      	ldr	r2, [pc, #248]	@ (8008f58 <TIM_Base_SetConfig+0x12c>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d003      	beq.n	8008e6c <TIM_Base_SetConfig+0x40>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a3d      	ldr	r2, [pc, #244]	@ (8008f5c <TIM_Base_SetConfig+0x130>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d108      	bne.n	8008e7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	4313      	orrs	r3, r2
 8008e7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4a32      	ldr	r2, [pc, #200]	@ (8008f4c <TIM_Base_SetConfig+0x120>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d01f      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e8c:	d01b      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	4a2f      	ldr	r2, [pc, #188]	@ (8008f50 <TIM_Base_SetConfig+0x124>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d017      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a2e      	ldr	r2, [pc, #184]	@ (8008f54 <TIM_Base_SetConfig+0x128>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d013      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f58 <TIM_Base_SetConfig+0x12c>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d00f      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	4a2c      	ldr	r2, [pc, #176]	@ (8008f5c <TIM_Base_SetConfig+0x130>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d00b      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	4a2b      	ldr	r2, [pc, #172]	@ (8008f60 <TIM_Base_SetConfig+0x134>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d007      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	4a2a      	ldr	r2, [pc, #168]	@ (8008f64 <TIM_Base_SetConfig+0x138>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d003      	beq.n	8008ec6 <TIM_Base_SetConfig+0x9a>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	4a29      	ldr	r2, [pc, #164]	@ (8008f68 <TIM_Base_SetConfig+0x13c>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d108      	bne.n	8008ed8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ecc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	695b      	ldr	r3, [r3, #20]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	689a      	ldr	r2, [r3, #8]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a14      	ldr	r2, [pc, #80]	@ (8008f4c <TIM_Base_SetConfig+0x120>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d00f      	beq.n	8008f1e <TIM_Base_SetConfig+0xf2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a16      	ldr	r2, [pc, #88]	@ (8008f5c <TIM_Base_SetConfig+0x130>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d00b      	beq.n	8008f1e <TIM_Base_SetConfig+0xf2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a15      	ldr	r2, [pc, #84]	@ (8008f60 <TIM_Base_SetConfig+0x134>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d007      	beq.n	8008f1e <TIM_Base_SetConfig+0xf2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a14      	ldr	r2, [pc, #80]	@ (8008f64 <TIM_Base_SetConfig+0x138>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d003      	beq.n	8008f1e <TIM_Base_SetConfig+0xf2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a13      	ldr	r2, [pc, #76]	@ (8008f68 <TIM_Base_SetConfig+0x13c>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d103      	bne.n	8008f26 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	691a      	ldr	r2, [r3, #16]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f043 0204 	orr.w	r2, r3, #4
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	601a      	str	r2, [r3, #0]
}
 8008f3e:	bf00      	nop
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	40010000 	.word	0x40010000
 8008f50:	40000400 	.word	0x40000400
 8008f54:	40000800 	.word	0x40000800
 8008f58:	40000c00 	.word	0x40000c00
 8008f5c:	40010400 	.word	0x40010400
 8008f60:	40014000 	.word	0x40014000
 8008f64:	40014400 	.word	0x40014400
 8008f68:	40014800 	.word	0x40014800

08008f6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b087      	sub	sp, #28
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6a1b      	ldr	r3, [r3, #32]
 8008f7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6a1b      	ldr	r3, [r3, #32]
 8008f80:	f023 0201 	bic.w	r2, r3, #1
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	685b      	ldr	r3, [r3, #4]
 8008f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	699b      	ldr	r3, [r3, #24]
 8008f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	4b37      	ldr	r3, [pc, #220]	@ (8009074 <TIM_OC1_SetConfig+0x108>)
 8008f98:	4013      	ands	r3, r2
 8008f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f023 0303 	bic.w	r3, r3, #3
 8008fa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68fa      	ldr	r2, [r7, #12]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	f023 0302 	bic.w	r3, r3, #2
 8008fb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	4a2d      	ldr	r2, [pc, #180]	@ (8009078 <TIM_OC1_SetConfig+0x10c>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d00f      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x7c>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	4a2c      	ldr	r2, [pc, #176]	@ (800907c <TIM_OC1_SetConfig+0x110>)
 8008fcc:	4293      	cmp	r3, r2
 8008fce:	d00b      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x7c>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8009080 <TIM_OC1_SetConfig+0x114>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d007      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x7c>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	4a2a      	ldr	r2, [pc, #168]	@ (8009084 <TIM_OC1_SetConfig+0x118>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d003      	beq.n	8008fe8 <TIM_OC1_SetConfig+0x7c>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	4a29      	ldr	r2, [pc, #164]	@ (8009088 <TIM_OC1_SetConfig+0x11c>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d10c      	bne.n	8009002 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f023 0308 	bic.w	r3, r3, #8
 8008fee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	697a      	ldr	r2, [r7, #20]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	f023 0304 	bic.w	r3, r3, #4
 8009000:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	4a1c      	ldr	r2, [pc, #112]	@ (8009078 <TIM_OC1_SetConfig+0x10c>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d00f      	beq.n	800902a <TIM_OC1_SetConfig+0xbe>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	4a1b      	ldr	r2, [pc, #108]	@ (800907c <TIM_OC1_SetConfig+0x110>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d00b      	beq.n	800902a <TIM_OC1_SetConfig+0xbe>
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	4a1a      	ldr	r2, [pc, #104]	@ (8009080 <TIM_OC1_SetConfig+0x114>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d007      	beq.n	800902a <TIM_OC1_SetConfig+0xbe>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	4a19      	ldr	r2, [pc, #100]	@ (8009084 <TIM_OC1_SetConfig+0x118>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d003      	beq.n	800902a <TIM_OC1_SetConfig+0xbe>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	4a18      	ldr	r2, [pc, #96]	@ (8009088 <TIM_OC1_SetConfig+0x11c>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d111      	bne.n	800904e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009030:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009038:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	695b      	ldr	r3, [r3, #20]
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	4313      	orrs	r3, r2
 8009042:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	693a      	ldr	r2, [r7, #16]
 800904a:	4313      	orrs	r3, r2
 800904c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	68fa      	ldr	r2, [r7, #12]
 8009058:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	697a      	ldr	r2, [r7, #20]
 8009066:	621a      	str	r2, [r3, #32]
}
 8009068:	bf00      	nop
 800906a:	371c      	adds	r7, #28
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr
 8009074:	fffeff8f 	.word	0xfffeff8f
 8009078:	40010000 	.word	0x40010000
 800907c:	40010400 	.word	0x40010400
 8009080:	40014000 	.word	0x40014000
 8009084:	40014400 	.word	0x40014400
 8009088:	40014800 	.word	0x40014800

0800908c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800908c:	b480      	push	{r7}
 800908e:	b087      	sub	sp, #28
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a1b      	ldr	r3, [r3, #32]
 800909a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	f023 0210 	bic.w	r2, r3, #16
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	699b      	ldr	r3, [r3, #24]
 80090b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090b4:	68fa      	ldr	r2, [r7, #12]
 80090b6:	4b34      	ldr	r3, [pc, #208]	@ (8009188 <TIM_OC2_SetConfig+0xfc>)
 80090b8:	4013      	ands	r3, r2
 80090ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	021b      	lsls	r3, r3, #8
 80090ca:	68fa      	ldr	r2, [r7, #12]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	f023 0320 	bic.w	r3, r3, #32
 80090d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	011b      	lsls	r3, r3, #4
 80090de:	697a      	ldr	r2, [r7, #20]
 80090e0:	4313      	orrs	r3, r2
 80090e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a29      	ldr	r2, [pc, #164]	@ (800918c <TIM_OC2_SetConfig+0x100>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d003      	beq.n	80090f4 <TIM_OC2_SetConfig+0x68>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a28      	ldr	r2, [pc, #160]	@ (8009190 <TIM_OC2_SetConfig+0x104>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d10d      	bne.n	8009110 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	011b      	lsls	r3, r3, #4
 8009102:	697a      	ldr	r2, [r7, #20]
 8009104:	4313      	orrs	r3, r2
 8009106:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800910e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	4a1e      	ldr	r2, [pc, #120]	@ (800918c <TIM_OC2_SetConfig+0x100>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d00f      	beq.n	8009138 <TIM_OC2_SetConfig+0xac>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a1d      	ldr	r2, [pc, #116]	@ (8009190 <TIM_OC2_SetConfig+0x104>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d00b      	beq.n	8009138 <TIM_OC2_SetConfig+0xac>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4a1c      	ldr	r2, [pc, #112]	@ (8009194 <TIM_OC2_SetConfig+0x108>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d007      	beq.n	8009138 <TIM_OC2_SetConfig+0xac>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4a1b      	ldr	r2, [pc, #108]	@ (8009198 <TIM_OC2_SetConfig+0x10c>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d003      	beq.n	8009138 <TIM_OC2_SetConfig+0xac>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	4a1a      	ldr	r2, [pc, #104]	@ (800919c <TIM_OC2_SetConfig+0x110>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d113      	bne.n	8009160 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800913e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	695b      	ldr	r3, [r3, #20]
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	693a      	ldr	r2, [r7, #16]
 8009150:	4313      	orrs	r3, r2
 8009152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	699b      	ldr	r3, [r3, #24]
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	693a      	ldr	r2, [r7, #16]
 800915c:	4313      	orrs	r3, r2
 800915e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	693a      	ldr	r2, [r7, #16]
 8009164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	685a      	ldr	r2, [r3, #4]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	621a      	str	r2, [r3, #32]
}
 800917a:	bf00      	nop
 800917c:	371c      	adds	r7, #28
 800917e:	46bd      	mov	sp, r7
 8009180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop
 8009188:	feff8fff 	.word	0xfeff8fff
 800918c:	40010000 	.word	0x40010000
 8009190:	40010400 	.word	0x40010400
 8009194:	40014000 	.word	0x40014000
 8009198:	40014400 	.word	0x40014400
 800919c:	40014800 	.word	0x40014800

080091a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b087      	sub	sp, #28
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
 80091a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a1b      	ldr	r3, [r3, #32]
 80091ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6a1b      	ldr	r3, [r3, #32]
 80091b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	69db      	ldr	r3, [r3, #28]
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091c8:	68fa      	ldr	r2, [r7, #12]
 80091ca:	4b33      	ldr	r3, [pc, #204]	@ (8009298 <TIM_OC3_SetConfig+0xf8>)
 80091cc:	4013      	ands	r3, r2
 80091ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f023 0303 	bic.w	r3, r3, #3
 80091d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	4313      	orrs	r3, r2
 80091e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80091e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	021b      	lsls	r3, r3, #8
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a28      	ldr	r2, [pc, #160]	@ (800929c <TIM_OC3_SetConfig+0xfc>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d003      	beq.n	8009206 <TIM_OC3_SetConfig+0x66>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	4a27      	ldr	r2, [pc, #156]	@ (80092a0 <TIM_OC3_SetConfig+0x100>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d10d      	bne.n	8009222 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800920c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	68db      	ldr	r3, [r3, #12]
 8009212:	021b      	lsls	r3, r3, #8
 8009214:	697a      	ldr	r2, [r7, #20]
 8009216:	4313      	orrs	r3, r2
 8009218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	4a1d      	ldr	r2, [pc, #116]	@ (800929c <TIM_OC3_SetConfig+0xfc>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d00f      	beq.n	800924a <TIM_OC3_SetConfig+0xaa>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	4a1c      	ldr	r2, [pc, #112]	@ (80092a0 <TIM_OC3_SetConfig+0x100>)
 800922e:	4293      	cmp	r3, r2
 8009230:	d00b      	beq.n	800924a <TIM_OC3_SetConfig+0xaa>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	4a1b      	ldr	r2, [pc, #108]	@ (80092a4 <TIM_OC3_SetConfig+0x104>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d007      	beq.n	800924a <TIM_OC3_SetConfig+0xaa>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a1a      	ldr	r2, [pc, #104]	@ (80092a8 <TIM_OC3_SetConfig+0x108>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d003      	beq.n	800924a <TIM_OC3_SetConfig+0xaa>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a19      	ldr	r2, [pc, #100]	@ (80092ac <TIM_OC3_SetConfig+0x10c>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d113      	bne.n	8009272 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	695b      	ldr	r3, [r3, #20]
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	693a      	ldr	r2, [r7, #16]
 8009262:	4313      	orrs	r3, r2
 8009264:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	011b      	lsls	r3, r3, #4
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	4313      	orrs	r3, r2
 8009270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	68fa      	ldr	r2, [r7, #12]
 800927c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	621a      	str	r2, [r3, #32]
}
 800928c:	bf00      	nop
 800928e:	371c      	adds	r7, #28
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr
 8009298:	fffeff8f 	.word	0xfffeff8f
 800929c:	40010000 	.word	0x40010000
 80092a0:	40010400 	.word	0x40010400
 80092a4:	40014000 	.word	0x40014000
 80092a8:	40014400 	.word	0x40014400
 80092ac:	40014800 	.word	0x40014800

080092b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b087      	sub	sp, #28
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a1b      	ldr	r3, [r3, #32]
 80092be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	4b24      	ldr	r3, [pc, #144]	@ (800936c <TIM_OC4_SetConfig+0xbc>)
 80092dc:	4013      	ands	r3, r2
 80092de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80092e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	021b      	lsls	r3, r3, #8
 80092ee:	68fa      	ldr	r2, [r7, #12]
 80092f0:	4313      	orrs	r3, r2
 80092f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	689b      	ldr	r3, [r3, #8]
 8009300:	031b      	lsls	r3, r3, #12
 8009302:	693a      	ldr	r2, [r7, #16]
 8009304:	4313      	orrs	r3, r2
 8009306:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a19      	ldr	r2, [pc, #100]	@ (8009370 <TIM_OC4_SetConfig+0xc0>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00f      	beq.n	8009330 <TIM_OC4_SetConfig+0x80>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a18      	ldr	r2, [pc, #96]	@ (8009374 <TIM_OC4_SetConfig+0xc4>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d00b      	beq.n	8009330 <TIM_OC4_SetConfig+0x80>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a17      	ldr	r2, [pc, #92]	@ (8009378 <TIM_OC4_SetConfig+0xc8>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d007      	beq.n	8009330 <TIM_OC4_SetConfig+0x80>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a16      	ldr	r2, [pc, #88]	@ (800937c <TIM_OC4_SetConfig+0xcc>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d003      	beq.n	8009330 <TIM_OC4_SetConfig+0x80>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a15      	ldr	r2, [pc, #84]	@ (8009380 <TIM_OC4_SetConfig+0xd0>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d109      	bne.n	8009344 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009336:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	695b      	ldr	r3, [r3, #20]
 800933c:	019b      	lsls	r3, r3, #6
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	4313      	orrs	r3, r2
 8009342:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	697a      	ldr	r2, [r7, #20]
 8009348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	685a      	ldr	r2, [r3, #4]
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	693a      	ldr	r2, [r7, #16]
 800935c:	621a      	str	r2, [r3, #32]
}
 800935e:	bf00      	nop
 8009360:	371c      	adds	r7, #28
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	feff8fff 	.word	0xfeff8fff
 8009370:	40010000 	.word	0x40010000
 8009374:	40010400 	.word	0x40010400
 8009378:	40014000 	.word	0x40014000
 800937c:	40014400 	.word	0x40014400
 8009380:	40014800 	.word	0x40014800

08009384 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009384:	b480      	push	{r7}
 8009386:	b087      	sub	sp, #28
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a1b      	ldr	r3, [r3, #32]
 8009392:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6a1b      	ldr	r3, [r3, #32]
 8009398:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80093ac:	68fa      	ldr	r2, [r7, #12]
 80093ae:	4b21      	ldr	r3, [pc, #132]	@ (8009434 <TIM_OC5_SetConfig+0xb0>)
 80093b0:	4013      	ands	r3, r2
 80093b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68fa      	ldr	r2, [r7, #12]
 80093ba:	4313      	orrs	r3, r2
 80093bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	689b      	ldr	r3, [r3, #8]
 80093ca:	041b      	lsls	r3, r3, #16
 80093cc:	693a      	ldr	r2, [r7, #16]
 80093ce:	4313      	orrs	r3, r2
 80093d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a18      	ldr	r2, [pc, #96]	@ (8009438 <TIM_OC5_SetConfig+0xb4>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d00f      	beq.n	80093fa <TIM_OC5_SetConfig+0x76>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a17      	ldr	r2, [pc, #92]	@ (800943c <TIM_OC5_SetConfig+0xb8>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d00b      	beq.n	80093fa <TIM_OC5_SetConfig+0x76>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a16      	ldr	r2, [pc, #88]	@ (8009440 <TIM_OC5_SetConfig+0xbc>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d007      	beq.n	80093fa <TIM_OC5_SetConfig+0x76>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a15      	ldr	r2, [pc, #84]	@ (8009444 <TIM_OC5_SetConfig+0xc0>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d003      	beq.n	80093fa <TIM_OC5_SetConfig+0x76>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	4a14      	ldr	r2, [pc, #80]	@ (8009448 <TIM_OC5_SetConfig+0xc4>)
 80093f6:	4293      	cmp	r3, r2
 80093f8:	d109      	bne.n	800940e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009400:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	695b      	ldr	r3, [r3, #20]
 8009406:	021b      	lsls	r3, r3, #8
 8009408:	697a      	ldr	r2, [r7, #20]
 800940a:	4313      	orrs	r3, r2
 800940c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	697a      	ldr	r2, [r7, #20]
 8009412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	685a      	ldr	r2, [r3, #4]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	693a      	ldr	r2, [r7, #16]
 8009426:	621a      	str	r2, [r3, #32]
}
 8009428:	bf00      	nop
 800942a:	371c      	adds	r7, #28
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr
 8009434:	fffeff8f 	.word	0xfffeff8f
 8009438:	40010000 	.word	0x40010000
 800943c:	40010400 	.word	0x40010400
 8009440:	40014000 	.word	0x40014000
 8009444:	40014400 	.word	0x40014400
 8009448:	40014800 	.word	0x40014800

0800944c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800944c:	b480      	push	{r7}
 800944e:	b087      	sub	sp, #28
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6a1b      	ldr	r3, [r3, #32]
 800945a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a1b      	ldr	r3, [r3, #32]
 8009460:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	4b22      	ldr	r3, [pc, #136]	@ (8009500 <TIM_OC6_SetConfig+0xb4>)
 8009478:	4013      	ands	r3, r2
 800947a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	021b      	lsls	r3, r3, #8
 8009482:	68fa      	ldr	r2, [r7, #12]
 8009484:	4313      	orrs	r3, r2
 8009486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800948e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	051b      	lsls	r3, r3, #20
 8009496:	693a      	ldr	r2, [r7, #16]
 8009498:	4313      	orrs	r3, r2
 800949a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a19      	ldr	r2, [pc, #100]	@ (8009504 <TIM_OC6_SetConfig+0xb8>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d00f      	beq.n	80094c4 <TIM_OC6_SetConfig+0x78>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a18      	ldr	r2, [pc, #96]	@ (8009508 <TIM_OC6_SetConfig+0xbc>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d00b      	beq.n	80094c4 <TIM_OC6_SetConfig+0x78>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a17      	ldr	r2, [pc, #92]	@ (800950c <TIM_OC6_SetConfig+0xc0>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d007      	beq.n	80094c4 <TIM_OC6_SetConfig+0x78>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a16      	ldr	r2, [pc, #88]	@ (8009510 <TIM_OC6_SetConfig+0xc4>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d003      	beq.n	80094c4 <TIM_OC6_SetConfig+0x78>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	4a15      	ldr	r2, [pc, #84]	@ (8009514 <TIM_OC6_SetConfig+0xc8>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d109      	bne.n	80094d8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	695b      	ldr	r3, [r3, #20]
 80094d0:	029b      	lsls	r3, r3, #10
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	697a      	ldr	r2, [r7, #20]
 80094dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	68fa      	ldr	r2, [r7, #12]
 80094e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	685a      	ldr	r2, [r3, #4]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	693a      	ldr	r2, [r7, #16]
 80094f0:	621a      	str	r2, [r3, #32]
}
 80094f2:	bf00      	nop
 80094f4:	371c      	adds	r7, #28
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	feff8fff 	.word	0xfeff8fff
 8009504:	40010000 	.word	0x40010000
 8009508:	40010400 	.word	0x40010400
 800950c:	40014000 	.word	0x40014000
 8009510:	40014400 	.word	0x40014400
 8009514:	40014800 	.word	0x40014800

08009518 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009518:	b480      	push	{r7}
 800951a:	b087      	sub	sp, #28
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6a1b      	ldr	r3, [r3, #32]
 8009528:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	6a1b      	ldr	r3, [r3, #32]
 800952e:	f023 0201 	bic.w	r2, r3, #1
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	699b      	ldr	r3, [r3, #24]
 800953a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009542:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	011b      	lsls	r3, r3, #4
 8009548:	693a      	ldr	r2, [r7, #16]
 800954a:	4313      	orrs	r3, r2
 800954c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	f023 030a 	bic.w	r3, r3, #10
 8009554:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009556:	697a      	ldr	r2, [r7, #20]
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	4313      	orrs	r3, r2
 800955c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	697a      	ldr	r2, [r7, #20]
 8009568:	621a      	str	r2, [r3, #32]
}
 800956a:	bf00      	nop
 800956c:	371c      	adds	r7, #28
 800956e:	46bd      	mov	sp, r7
 8009570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009574:	4770      	bx	lr

08009576 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009576:	b480      	push	{r7}
 8009578:	b087      	sub	sp, #28
 800957a:	af00      	add	r7, sp, #0
 800957c:	60f8      	str	r0, [r7, #12]
 800957e:	60b9      	str	r1, [r7, #8]
 8009580:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6a1b      	ldr	r3, [r3, #32]
 8009586:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6a1b      	ldr	r3, [r3, #32]
 800958c:	f023 0210 	bic.w	r2, r3, #16
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80095a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	031b      	lsls	r3, r3, #12
 80095a6:	693a      	ldr	r2, [r7, #16]
 80095a8:	4313      	orrs	r3, r2
 80095aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80095b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	011b      	lsls	r3, r3, #4
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	4313      	orrs	r3, r2
 80095bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	697a      	ldr	r2, [r7, #20]
 80095c8:	621a      	str	r2, [r3, #32]
}
 80095ca:	bf00      	nop
 80095cc:	371c      	adds	r7, #28
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr
	...

080095d8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095d8:	b480      	push	{r7}
 80095da:	b085      	sub	sp, #20
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	4b09      	ldr	r3, [pc, #36]	@ (8009610 <TIM_ITRx_SetConfig+0x38>)
 80095ec:	4013      	ands	r3, r2
 80095ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	f043 0307 	orr.w	r3, r3, #7
 80095fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	609a      	str	r2, [r3, #8]
}
 8009602:	bf00      	nop
 8009604:	3714      	adds	r7, #20
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	ffcfff8f 	.word	0xffcfff8f

08009614 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009614:	b480      	push	{r7}
 8009616:	b087      	sub	sp, #28
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	60b9      	str	r1, [r7, #8]
 800961e:	607a      	str	r2, [r7, #4]
 8009620:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800962e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	021a      	lsls	r2, r3, #8
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	431a      	orrs	r2, r3
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	4313      	orrs	r3, r2
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	4313      	orrs	r3, r2
 8009640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	697a      	ldr	r2, [r7, #20]
 8009646:	609a      	str	r2, [r3, #8]
}
 8009648:	bf00      	nop
 800964a:	371c      	adds	r7, #28
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009654:	b480      	push	{r7}
 8009656:	b087      	sub	sp, #28
 8009658:	af00      	add	r7, sp, #0
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	f003 031f 	and.w	r3, r3, #31
 8009666:	2201      	movs	r2, #1
 8009668:	fa02 f303 	lsl.w	r3, r2, r3
 800966c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	6a1a      	ldr	r2, [r3, #32]
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	43db      	mvns	r3, r3
 8009676:	401a      	ands	r2, r3
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6a1a      	ldr	r2, [r3, #32]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	f003 031f 	and.w	r3, r3, #31
 8009686:	6879      	ldr	r1, [r7, #4]
 8009688:	fa01 f303 	lsl.w	r3, r1, r3
 800968c:	431a      	orrs	r2, r3
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	621a      	str	r2, [r3, #32]
}
 8009692:	bf00      	nop
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
	...

080096a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b085      	sub	sp, #20
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	d101      	bne.n	80096b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096b4:	2302      	movs	r3, #2
 80096b6:	e06d      	b.n	8009794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2202      	movs	r2, #2
 80096c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	4a30      	ldr	r2, [pc, #192]	@ (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80096de:	4293      	cmp	r3, r2
 80096e0:	d004      	beq.n	80096ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	4a2f      	ldr	r2, [pc, #188]	@ (80097a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d108      	bne.n	80096fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80096f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009704:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68fa      	ldr	r2, [r7, #12]
 800970c:	4313      	orrs	r3, r2
 800970e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	68fa      	ldr	r2, [r7, #12]
 8009716:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a20      	ldr	r2, [pc, #128]	@ (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d022      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800972a:	d01d      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1d      	ldr	r2, [pc, #116]	@ (80097a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d018      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a1c      	ldr	r2, [pc, #112]	@ (80097ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d013      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a1a      	ldr	r2, [pc, #104]	@ (80097b0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d00e      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a15      	ldr	r2, [pc, #84]	@ (80097a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d009      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	4a16      	ldr	r2, [pc, #88]	@ (80097b4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800975a:	4293      	cmp	r3, r2
 800975c:	d004      	beq.n	8009768 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	4a15      	ldr	r2, [pc, #84]	@ (80097b8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d10c      	bne.n	8009782 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800976e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	68ba      	ldr	r2, [r7, #8]
 8009776:	4313      	orrs	r3, r2
 8009778:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	68ba      	ldr	r2, [r7, #8]
 8009780:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2201      	movs	r2, #1
 8009786:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009792:	2300      	movs	r3, #0
}
 8009794:	4618      	mov	r0, r3
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr
 80097a0:	40010000 	.word	0x40010000
 80097a4:	40010400 	.word	0x40010400
 80097a8:	40000400 	.word	0x40000400
 80097ac:	40000800 	.word	0x40000800
 80097b0:	40000c00 	.word	0x40000c00
 80097b4:	40001800 	.word	0x40001800
 80097b8:	40014000 	.word	0x40014000

080097bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80097c6:	2300      	movs	r3, #0
 80097c8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d101      	bne.n	80097d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80097d4:	2302      	movs	r3, #2
 80097d6:	e065      	b.n	80098a4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	4313      	orrs	r3, r2
 80097fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	685b      	ldr	r3, [r3, #4]
 8009806:	4313      	orrs	r3, r2
 8009808:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4313      	orrs	r3, r2
 8009816:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	691b      	ldr	r3, [r3, #16]
 8009822:	4313      	orrs	r3, r2
 8009824:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	4313      	orrs	r3, r2
 8009832:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800983e:	4313      	orrs	r3, r2
 8009840:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	699b      	ldr	r3, [r3, #24]
 800984c:	041b      	lsls	r3, r3, #16
 800984e:	4313      	orrs	r3, r2
 8009850:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a16      	ldr	r2, [pc, #88]	@ (80098b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d004      	beq.n	8009866 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a14      	ldr	r2, [pc, #80]	@ (80098b4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d115      	bne.n	8009892 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009870:	051b      	lsls	r3, r3, #20
 8009872:	4313      	orrs	r3, r2
 8009874:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	69db      	ldr	r3, [r3, #28]
 8009880:	4313      	orrs	r3, r2
 8009882:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	6a1b      	ldr	r3, [r3, #32]
 800988e:	4313      	orrs	r3, r2
 8009890:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2200      	movs	r2, #0
 800989e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3714      	adds	r7, #20
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr
 80098b0:	40010000 	.word	0x40010000
 80098b4:	40010400 	.word	0x40010400

080098b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80098e8:	bf00      	nop
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b082      	sub	sp, #8
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d101      	bne.n	8009906 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009902:	2301      	movs	r3, #1
 8009904:	e042      	b.n	800998c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800990c:	2b00      	cmp	r3, #0
 800990e:	d106      	bne.n	800991e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f7fa f90f 	bl	8003b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2224      	movs	r2, #36	@ 0x24
 8009922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f022 0201 	bic.w	r2, r2, #1
 8009934:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993a:	2b00      	cmp	r3, #0
 800993c:	d002      	beq.n	8009944 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 fd90 	bl	800a464 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f825 	bl	8009994 <UART_SetConfig>
 800994a:	4603      	mov	r3, r0
 800994c:	2b01      	cmp	r3, #1
 800994e:	d101      	bne.n	8009954 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009950:	2301      	movs	r3, #1
 8009952:	e01b      	b.n	800998c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	685a      	ldr	r2, [r3, #4]
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009962:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	689a      	ldr	r2, [r3, #8]
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009972:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f042 0201 	orr.w	r2, r2, #1
 8009982:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 fe0f 	bl	800a5a8 <UART_CheckIdleState>
 800998a:	4603      	mov	r3, r0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009994:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009998:	b092      	sub	sp, #72	@ 0x48
 800999a:	af00      	add	r7, sp, #0
 800999c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	689a      	ldr	r2, [r3, #8]
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	691b      	ldr	r3, [r3, #16]
 80099ac:	431a      	orrs	r2, r3
 80099ae:	697b      	ldr	r3, [r7, #20]
 80099b0:	695b      	ldr	r3, [r3, #20]
 80099b2:	431a      	orrs	r2, r3
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	69db      	ldr	r3, [r3, #28]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	4bbe      	ldr	r3, [pc, #760]	@ (8009cbc <UART_SetConfig+0x328>)
 80099c4:	4013      	ands	r3, r2
 80099c6:	697a      	ldr	r2, [r7, #20]
 80099c8:	6812      	ldr	r2, [r2, #0]
 80099ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099cc:	430b      	orrs	r3, r1
 80099ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	685b      	ldr	r3, [r3, #4]
 80099d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	68da      	ldr	r2, [r3, #12]
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	430a      	orrs	r2, r1
 80099e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	699b      	ldr	r3, [r3, #24]
 80099ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4ab3      	ldr	r2, [pc, #716]	@ (8009cc0 <UART_SetConfig+0x32c>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d004      	beq.n	8009a00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	6a1b      	ldr	r3, [r3, #32]
 80099fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099fc:	4313      	orrs	r3, r2
 80099fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	689a      	ldr	r2, [r3, #8]
 8009a06:	4baf      	ldr	r3, [pc, #700]	@ (8009cc4 <UART_SetConfig+0x330>)
 8009a08:	4013      	ands	r3, r2
 8009a0a:	697a      	ldr	r2, [r7, #20]
 8009a0c:	6812      	ldr	r2, [r2, #0]
 8009a0e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009a10:	430b      	orrs	r3, r1
 8009a12:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a1a:	f023 010f 	bic.w	r1, r3, #15
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	430a      	orrs	r2, r1
 8009a28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4aa6      	ldr	r2, [pc, #664]	@ (8009cc8 <UART_SetConfig+0x334>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d177      	bne.n	8009b24 <UART_SetConfig+0x190>
 8009a34:	4ba5      	ldr	r3, [pc, #660]	@ (8009ccc <UART_SetConfig+0x338>)
 8009a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a3c:	2b28      	cmp	r3, #40	@ 0x28
 8009a3e:	d86d      	bhi.n	8009b1c <UART_SetConfig+0x188>
 8009a40:	a201      	add	r2, pc, #4	@ (adr r2, 8009a48 <UART_SetConfig+0xb4>)
 8009a42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a46:	bf00      	nop
 8009a48:	08009aed 	.word	0x08009aed
 8009a4c:	08009b1d 	.word	0x08009b1d
 8009a50:	08009b1d 	.word	0x08009b1d
 8009a54:	08009b1d 	.word	0x08009b1d
 8009a58:	08009b1d 	.word	0x08009b1d
 8009a5c:	08009b1d 	.word	0x08009b1d
 8009a60:	08009b1d 	.word	0x08009b1d
 8009a64:	08009b1d 	.word	0x08009b1d
 8009a68:	08009af5 	.word	0x08009af5
 8009a6c:	08009b1d 	.word	0x08009b1d
 8009a70:	08009b1d 	.word	0x08009b1d
 8009a74:	08009b1d 	.word	0x08009b1d
 8009a78:	08009b1d 	.word	0x08009b1d
 8009a7c:	08009b1d 	.word	0x08009b1d
 8009a80:	08009b1d 	.word	0x08009b1d
 8009a84:	08009b1d 	.word	0x08009b1d
 8009a88:	08009afd 	.word	0x08009afd
 8009a8c:	08009b1d 	.word	0x08009b1d
 8009a90:	08009b1d 	.word	0x08009b1d
 8009a94:	08009b1d 	.word	0x08009b1d
 8009a98:	08009b1d 	.word	0x08009b1d
 8009a9c:	08009b1d 	.word	0x08009b1d
 8009aa0:	08009b1d 	.word	0x08009b1d
 8009aa4:	08009b1d 	.word	0x08009b1d
 8009aa8:	08009b05 	.word	0x08009b05
 8009aac:	08009b1d 	.word	0x08009b1d
 8009ab0:	08009b1d 	.word	0x08009b1d
 8009ab4:	08009b1d 	.word	0x08009b1d
 8009ab8:	08009b1d 	.word	0x08009b1d
 8009abc:	08009b1d 	.word	0x08009b1d
 8009ac0:	08009b1d 	.word	0x08009b1d
 8009ac4:	08009b1d 	.word	0x08009b1d
 8009ac8:	08009b0d 	.word	0x08009b0d
 8009acc:	08009b1d 	.word	0x08009b1d
 8009ad0:	08009b1d 	.word	0x08009b1d
 8009ad4:	08009b1d 	.word	0x08009b1d
 8009ad8:	08009b1d 	.word	0x08009b1d
 8009adc:	08009b1d 	.word	0x08009b1d
 8009ae0:	08009b1d 	.word	0x08009b1d
 8009ae4:	08009b1d 	.word	0x08009b1d
 8009ae8:	08009b15 	.word	0x08009b15
 8009aec:	2301      	movs	r3, #1
 8009aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009af2:	e222      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009af4:	2304      	movs	r3, #4
 8009af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009afa:	e21e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009afc:	2308      	movs	r3, #8
 8009afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b02:	e21a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b04:	2310      	movs	r3, #16
 8009b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b0a:	e216      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b0c:	2320      	movs	r3, #32
 8009b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b12:	e212      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b14:	2340      	movs	r3, #64	@ 0x40
 8009b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b1a:	e20e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b1c:	2380      	movs	r3, #128	@ 0x80
 8009b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b22:	e20a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	4a69      	ldr	r2, [pc, #420]	@ (8009cd0 <UART_SetConfig+0x33c>)
 8009b2a:	4293      	cmp	r3, r2
 8009b2c:	d130      	bne.n	8009b90 <UART_SetConfig+0x1fc>
 8009b2e:	4b67      	ldr	r3, [pc, #412]	@ (8009ccc <UART_SetConfig+0x338>)
 8009b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b32:	f003 0307 	and.w	r3, r3, #7
 8009b36:	2b05      	cmp	r3, #5
 8009b38:	d826      	bhi.n	8009b88 <UART_SetConfig+0x1f4>
 8009b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b40 <UART_SetConfig+0x1ac>)
 8009b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b40:	08009b59 	.word	0x08009b59
 8009b44:	08009b61 	.word	0x08009b61
 8009b48:	08009b69 	.word	0x08009b69
 8009b4c:	08009b71 	.word	0x08009b71
 8009b50:	08009b79 	.word	0x08009b79
 8009b54:	08009b81 	.word	0x08009b81
 8009b58:	2300      	movs	r3, #0
 8009b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b5e:	e1ec      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b60:	2304      	movs	r3, #4
 8009b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b66:	e1e8      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b68:	2308      	movs	r3, #8
 8009b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b6e:	e1e4      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b70:	2310      	movs	r3, #16
 8009b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b76:	e1e0      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b78:	2320      	movs	r3, #32
 8009b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b7e:	e1dc      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b80:	2340      	movs	r3, #64	@ 0x40
 8009b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b86:	e1d8      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b88:	2380      	movs	r3, #128	@ 0x80
 8009b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b8e:	e1d4      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a4f      	ldr	r2, [pc, #316]	@ (8009cd4 <UART_SetConfig+0x340>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d130      	bne.n	8009bfc <UART_SetConfig+0x268>
 8009b9a:	4b4c      	ldr	r3, [pc, #304]	@ (8009ccc <UART_SetConfig+0x338>)
 8009b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b9e:	f003 0307 	and.w	r3, r3, #7
 8009ba2:	2b05      	cmp	r3, #5
 8009ba4:	d826      	bhi.n	8009bf4 <UART_SetConfig+0x260>
 8009ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bac <UART_SetConfig+0x218>)
 8009ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bac:	08009bc5 	.word	0x08009bc5
 8009bb0:	08009bcd 	.word	0x08009bcd
 8009bb4:	08009bd5 	.word	0x08009bd5
 8009bb8:	08009bdd 	.word	0x08009bdd
 8009bbc:	08009be5 	.word	0x08009be5
 8009bc0:	08009bed 	.word	0x08009bed
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bca:	e1b6      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bcc:	2304      	movs	r3, #4
 8009bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bd2:	e1b2      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bd4:	2308      	movs	r3, #8
 8009bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bda:	e1ae      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bdc:	2310      	movs	r3, #16
 8009bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009be2:	e1aa      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009be4:	2320      	movs	r3, #32
 8009be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bea:	e1a6      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bec:	2340      	movs	r3, #64	@ 0x40
 8009bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bf2:	e1a2      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bf4:	2380      	movs	r3, #128	@ 0x80
 8009bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bfa:	e19e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a35      	ldr	r2, [pc, #212]	@ (8009cd8 <UART_SetConfig+0x344>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d130      	bne.n	8009c68 <UART_SetConfig+0x2d4>
 8009c06:	4b31      	ldr	r3, [pc, #196]	@ (8009ccc <UART_SetConfig+0x338>)
 8009c08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c0a:	f003 0307 	and.w	r3, r3, #7
 8009c0e:	2b05      	cmp	r3, #5
 8009c10:	d826      	bhi.n	8009c60 <UART_SetConfig+0x2cc>
 8009c12:	a201      	add	r2, pc, #4	@ (adr r2, 8009c18 <UART_SetConfig+0x284>)
 8009c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c18:	08009c31 	.word	0x08009c31
 8009c1c:	08009c39 	.word	0x08009c39
 8009c20:	08009c41 	.word	0x08009c41
 8009c24:	08009c49 	.word	0x08009c49
 8009c28:	08009c51 	.word	0x08009c51
 8009c2c:	08009c59 	.word	0x08009c59
 8009c30:	2300      	movs	r3, #0
 8009c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c36:	e180      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c38:	2304      	movs	r3, #4
 8009c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c3e:	e17c      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c40:	2308      	movs	r3, #8
 8009c42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c46:	e178      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c48:	2310      	movs	r3, #16
 8009c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c4e:	e174      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c50:	2320      	movs	r3, #32
 8009c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c56:	e170      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c58:	2340      	movs	r3, #64	@ 0x40
 8009c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c5e:	e16c      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c60:	2380      	movs	r3, #128	@ 0x80
 8009c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c66:	e168      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8009cdc <UART_SetConfig+0x348>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d142      	bne.n	8009cf8 <UART_SetConfig+0x364>
 8009c72:	4b16      	ldr	r3, [pc, #88]	@ (8009ccc <UART_SetConfig+0x338>)
 8009c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c76:	f003 0307 	and.w	r3, r3, #7
 8009c7a:	2b05      	cmp	r3, #5
 8009c7c:	d838      	bhi.n	8009cf0 <UART_SetConfig+0x35c>
 8009c7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009c84 <UART_SetConfig+0x2f0>)
 8009c80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c84:	08009c9d 	.word	0x08009c9d
 8009c88:	08009ca5 	.word	0x08009ca5
 8009c8c:	08009cad 	.word	0x08009cad
 8009c90:	08009cb5 	.word	0x08009cb5
 8009c94:	08009ce1 	.word	0x08009ce1
 8009c98:	08009ce9 	.word	0x08009ce9
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ca2:	e14a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ca4:	2304      	movs	r3, #4
 8009ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009caa:	e146      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009cac:	2308      	movs	r3, #8
 8009cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cb2:	e142      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009cb4:	2310      	movs	r3, #16
 8009cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cba:	e13e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009cbc:	cfff69f3 	.word	0xcfff69f3
 8009cc0:	58000c00 	.word	0x58000c00
 8009cc4:	11fff4ff 	.word	0x11fff4ff
 8009cc8:	40011000 	.word	0x40011000
 8009ccc:	58024400 	.word	0x58024400
 8009cd0:	40004400 	.word	0x40004400
 8009cd4:	40004800 	.word	0x40004800
 8009cd8:	40004c00 	.word	0x40004c00
 8009cdc:	40005000 	.word	0x40005000
 8009ce0:	2320      	movs	r3, #32
 8009ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce6:	e128      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ce8:	2340      	movs	r3, #64	@ 0x40
 8009cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cee:	e124      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009cf0:	2380      	movs	r3, #128	@ 0x80
 8009cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cf6:	e120      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4acb      	ldr	r2, [pc, #812]	@ (800a02c <UART_SetConfig+0x698>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d176      	bne.n	8009df0 <UART_SetConfig+0x45c>
 8009d02:	4bcb      	ldr	r3, [pc, #812]	@ (800a030 <UART_SetConfig+0x69c>)
 8009d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d0a:	2b28      	cmp	r3, #40	@ 0x28
 8009d0c:	d86c      	bhi.n	8009de8 <UART_SetConfig+0x454>
 8009d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d14 <UART_SetConfig+0x380>)
 8009d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d14:	08009db9 	.word	0x08009db9
 8009d18:	08009de9 	.word	0x08009de9
 8009d1c:	08009de9 	.word	0x08009de9
 8009d20:	08009de9 	.word	0x08009de9
 8009d24:	08009de9 	.word	0x08009de9
 8009d28:	08009de9 	.word	0x08009de9
 8009d2c:	08009de9 	.word	0x08009de9
 8009d30:	08009de9 	.word	0x08009de9
 8009d34:	08009dc1 	.word	0x08009dc1
 8009d38:	08009de9 	.word	0x08009de9
 8009d3c:	08009de9 	.word	0x08009de9
 8009d40:	08009de9 	.word	0x08009de9
 8009d44:	08009de9 	.word	0x08009de9
 8009d48:	08009de9 	.word	0x08009de9
 8009d4c:	08009de9 	.word	0x08009de9
 8009d50:	08009de9 	.word	0x08009de9
 8009d54:	08009dc9 	.word	0x08009dc9
 8009d58:	08009de9 	.word	0x08009de9
 8009d5c:	08009de9 	.word	0x08009de9
 8009d60:	08009de9 	.word	0x08009de9
 8009d64:	08009de9 	.word	0x08009de9
 8009d68:	08009de9 	.word	0x08009de9
 8009d6c:	08009de9 	.word	0x08009de9
 8009d70:	08009de9 	.word	0x08009de9
 8009d74:	08009dd1 	.word	0x08009dd1
 8009d78:	08009de9 	.word	0x08009de9
 8009d7c:	08009de9 	.word	0x08009de9
 8009d80:	08009de9 	.word	0x08009de9
 8009d84:	08009de9 	.word	0x08009de9
 8009d88:	08009de9 	.word	0x08009de9
 8009d8c:	08009de9 	.word	0x08009de9
 8009d90:	08009de9 	.word	0x08009de9
 8009d94:	08009dd9 	.word	0x08009dd9
 8009d98:	08009de9 	.word	0x08009de9
 8009d9c:	08009de9 	.word	0x08009de9
 8009da0:	08009de9 	.word	0x08009de9
 8009da4:	08009de9 	.word	0x08009de9
 8009da8:	08009de9 	.word	0x08009de9
 8009dac:	08009de9 	.word	0x08009de9
 8009db0:	08009de9 	.word	0x08009de9
 8009db4:	08009de1 	.word	0x08009de1
 8009db8:	2301      	movs	r3, #1
 8009dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dbe:	e0bc      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009dc0:	2304      	movs	r3, #4
 8009dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dc6:	e0b8      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009dc8:	2308      	movs	r3, #8
 8009dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dce:	e0b4      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009dd0:	2310      	movs	r3, #16
 8009dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd6:	e0b0      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009dd8:	2320      	movs	r3, #32
 8009dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dde:	e0ac      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009de0:	2340      	movs	r3, #64	@ 0x40
 8009de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009de6:	e0a8      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009de8:	2380      	movs	r3, #128	@ 0x80
 8009dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dee:	e0a4      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	4a8f      	ldr	r2, [pc, #572]	@ (800a034 <UART_SetConfig+0x6a0>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d130      	bne.n	8009e5c <UART_SetConfig+0x4c8>
 8009dfa:	4b8d      	ldr	r3, [pc, #564]	@ (800a030 <UART_SetConfig+0x69c>)
 8009dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfe:	f003 0307 	and.w	r3, r3, #7
 8009e02:	2b05      	cmp	r3, #5
 8009e04:	d826      	bhi.n	8009e54 <UART_SetConfig+0x4c0>
 8009e06:	a201      	add	r2, pc, #4	@ (adr r2, 8009e0c <UART_SetConfig+0x478>)
 8009e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0c:	08009e25 	.word	0x08009e25
 8009e10:	08009e2d 	.word	0x08009e2d
 8009e14:	08009e35 	.word	0x08009e35
 8009e18:	08009e3d 	.word	0x08009e3d
 8009e1c:	08009e45 	.word	0x08009e45
 8009e20:	08009e4d 	.word	0x08009e4d
 8009e24:	2300      	movs	r3, #0
 8009e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e2a:	e086      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e2c:	2304      	movs	r3, #4
 8009e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e32:	e082      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e34:	2308      	movs	r3, #8
 8009e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3a:	e07e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e3c:	2310      	movs	r3, #16
 8009e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e42:	e07a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e44:	2320      	movs	r3, #32
 8009e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e4a:	e076      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e4c:	2340      	movs	r3, #64	@ 0x40
 8009e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e52:	e072      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e54:	2380      	movs	r3, #128	@ 0x80
 8009e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e5a:	e06e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	4a75      	ldr	r2, [pc, #468]	@ (800a038 <UART_SetConfig+0x6a4>)
 8009e62:	4293      	cmp	r3, r2
 8009e64:	d130      	bne.n	8009ec8 <UART_SetConfig+0x534>
 8009e66:	4b72      	ldr	r3, [pc, #456]	@ (800a030 <UART_SetConfig+0x69c>)
 8009e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e6a:	f003 0307 	and.w	r3, r3, #7
 8009e6e:	2b05      	cmp	r3, #5
 8009e70:	d826      	bhi.n	8009ec0 <UART_SetConfig+0x52c>
 8009e72:	a201      	add	r2, pc, #4	@ (adr r2, 8009e78 <UART_SetConfig+0x4e4>)
 8009e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e78:	08009e91 	.word	0x08009e91
 8009e7c:	08009e99 	.word	0x08009e99
 8009e80:	08009ea1 	.word	0x08009ea1
 8009e84:	08009ea9 	.word	0x08009ea9
 8009e88:	08009eb1 	.word	0x08009eb1
 8009e8c:	08009eb9 	.word	0x08009eb9
 8009e90:	2300      	movs	r3, #0
 8009e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e96:	e050      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009e98:	2304      	movs	r3, #4
 8009e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e9e:	e04c      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ea0:	2308      	movs	r3, #8
 8009ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ea6:	e048      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ea8:	2310      	movs	r3, #16
 8009eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eae:	e044      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009eb0:	2320      	movs	r3, #32
 8009eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009eb6:	e040      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009eb8:	2340      	movs	r3, #64	@ 0x40
 8009eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ebe:	e03c      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ec0:	2380      	movs	r3, #128	@ 0x80
 8009ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec6:	e038      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4a5b      	ldr	r2, [pc, #364]	@ (800a03c <UART_SetConfig+0x6a8>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d130      	bne.n	8009f34 <UART_SetConfig+0x5a0>
 8009ed2:	4b57      	ldr	r3, [pc, #348]	@ (800a030 <UART_SetConfig+0x69c>)
 8009ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ed6:	f003 0307 	and.w	r3, r3, #7
 8009eda:	2b05      	cmp	r3, #5
 8009edc:	d826      	bhi.n	8009f2c <UART_SetConfig+0x598>
 8009ede:	a201      	add	r2, pc, #4	@ (adr r2, 8009ee4 <UART_SetConfig+0x550>)
 8009ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee4:	08009efd 	.word	0x08009efd
 8009ee8:	08009f05 	.word	0x08009f05
 8009eec:	08009f0d 	.word	0x08009f0d
 8009ef0:	08009f15 	.word	0x08009f15
 8009ef4:	08009f1d 	.word	0x08009f1d
 8009ef8:	08009f25 	.word	0x08009f25
 8009efc:	2302      	movs	r3, #2
 8009efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f02:	e01a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f04:	2304      	movs	r3, #4
 8009f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f0a:	e016      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f0c:	2308      	movs	r3, #8
 8009f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f12:	e012      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f14:	2310      	movs	r3, #16
 8009f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f1a:	e00e      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f1c:	2320      	movs	r3, #32
 8009f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f22:	e00a      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f24:	2340      	movs	r3, #64	@ 0x40
 8009f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f2a:	e006      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f2c:	2380      	movs	r3, #128	@ 0x80
 8009f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f32:	e002      	b.n	8009f3a <UART_SetConfig+0x5a6>
 8009f34:	2380      	movs	r3, #128	@ 0x80
 8009f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a3f      	ldr	r2, [pc, #252]	@ (800a03c <UART_SetConfig+0x6a8>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	f040 80f8 	bne.w	800a136 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009f4a:	2b20      	cmp	r3, #32
 8009f4c:	dc46      	bgt.n	8009fdc <UART_SetConfig+0x648>
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	f2c0 8082 	blt.w	800a058 <UART_SetConfig+0x6c4>
 8009f54:	3b02      	subs	r3, #2
 8009f56:	2b1e      	cmp	r3, #30
 8009f58:	d87e      	bhi.n	800a058 <UART_SetConfig+0x6c4>
 8009f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f60 <UART_SetConfig+0x5cc>)
 8009f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f60:	08009fe3 	.word	0x08009fe3
 8009f64:	0800a059 	.word	0x0800a059
 8009f68:	08009feb 	.word	0x08009feb
 8009f6c:	0800a059 	.word	0x0800a059
 8009f70:	0800a059 	.word	0x0800a059
 8009f74:	0800a059 	.word	0x0800a059
 8009f78:	08009ffb 	.word	0x08009ffb
 8009f7c:	0800a059 	.word	0x0800a059
 8009f80:	0800a059 	.word	0x0800a059
 8009f84:	0800a059 	.word	0x0800a059
 8009f88:	0800a059 	.word	0x0800a059
 8009f8c:	0800a059 	.word	0x0800a059
 8009f90:	0800a059 	.word	0x0800a059
 8009f94:	0800a059 	.word	0x0800a059
 8009f98:	0800a00b 	.word	0x0800a00b
 8009f9c:	0800a059 	.word	0x0800a059
 8009fa0:	0800a059 	.word	0x0800a059
 8009fa4:	0800a059 	.word	0x0800a059
 8009fa8:	0800a059 	.word	0x0800a059
 8009fac:	0800a059 	.word	0x0800a059
 8009fb0:	0800a059 	.word	0x0800a059
 8009fb4:	0800a059 	.word	0x0800a059
 8009fb8:	0800a059 	.word	0x0800a059
 8009fbc:	0800a059 	.word	0x0800a059
 8009fc0:	0800a059 	.word	0x0800a059
 8009fc4:	0800a059 	.word	0x0800a059
 8009fc8:	0800a059 	.word	0x0800a059
 8009fcc:	0800a059 	.word	0x0800a059
 8009fd0:	0800a059 	.word	0x0800a059
 8009fd4:	0800a059 	.word	0x0800a059
 8009fd8:	0800a04b 	.word	0x0800a04b
 8009fdc:	2b40      	cmp	r3, #64	@ 0x40
 8009fde:	d037      	beq.n	800a050 <UART_SetConfig+0x6bc>
 8009fe0:	e03a      	b.n	800a058 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009fe2:	f7fd fd85 	bl	8007af0 <HAL_RCCEx_GetD3PCLK1Freq>
 8009fe6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009fe8:	e03c      	b.n	800a064 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7fd fd94 	bl	8007b1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009ff8:	e034      	b.n	800a064 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ffa:	f107 0318 	add.w	r3, r7, #24
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7fd fee0 	bl	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a008:	e02c      	b.n	800a064 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a00a:	4b09      	ldr	r3, [pc, #36]	@ (800a030 <UART_SetConfig+0x69c>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f003 0320 	and.w	r3, r3, #32
 800a012:	2b00      	cmp	r3, #0
 800a014:	d016      	beq.n	800a044 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a016:	4b06      	ldr	r3, [pc, #24]	@ (800a030 <UART_SetConfig+0x69c>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	08db      	lsrs	r3, r3, #3
 800a01c:	f003 0303 	and.w	r3, r3, #3
 800a020:	4a07      	ldr	r2, [pc, #28]	@ (800a040 <UART_SetConfig+0x6ac>)
 800a022:	fa22 f303 	lsr.w	r3, r2, r3
 800a026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a028:	e01c      	b.n	800a064 <UART_SetConfig+0x6d0>
 800a02a:	bf00      	nop
 800a02c:	40011400 	.word	0x40011400
 800a030:	58024400 	.word	0x58024400
 800a034:	40007800 	.word	0x40007800
 800a038:	40007c00 	.word	0x40007c00
 800a03c:	58000c00 	.word	0x58000c00
 800a040:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a044:	4b9d      	ldr	r3, [pc, #628]	@ (800a2bc <UART_SetConfig+0x928>)
 800a046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a048:	e00c      	b.n	800a064 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a04a:	4b9d      	ldr	r3, [pc, #628]	@ (800a2c0 <UART_SetConfig+0x92c>)
 800a04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a04e:	e009      	b.n	800a064 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a050:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a056:	e005      	b.n	800a064 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a058:	2300      	movs	r3, #0
 800a05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a05c:	2301      	movs	r3, #1
 800a05e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a062:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 81de 	beq.w	800a428 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a070:	4a94      	ldr	r2, [pc, #592]	@ (800a2c4 <UART_SetConfig+0x930>)
 800a072:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a076:	461a      	mov	r2, r3
 800a078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a07a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a07e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	685a      	ldr	r2, [r3, #4]
 800a084:	4613      	mov	r3, r2
 800a086:	005b      	lsls	r3, r3, #1
 800a088:	4413      	add	r3, r2
 800a08a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a08c:	429a      	cmp	r2, r3
 800a08e:	d305      	bcc.n	800a09c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a098:	429a      	cmp	r2, r3
 800a09a:	d903      	bls.n	800a0a4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a09c:	2301      	movs	r3, #1
 800a09e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a0a2:	e1c1      	b.n	800a428 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	60bb      	str	r3, [r7, #8]
 800a0aa:	60fa      	str	r2, [r7, #12]
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0b0:	4a84      	ldr	r2, [pc, #528]	@ (800a2c4 <UART_SetConfig+0x930>)
 800a0b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	603b      	str	r3, [r7, #0]
 800a0bc:	607a      	str	r2, [r7, #4]
 800a0be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a0c6:	f7f6 f95b 	bl	8000380 <__aeabi_uldivmod>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4610      	mov	r0, r2
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	f04f 0200 	mov.w	r2, #0
 800a0d6:	f04f 0300 	mov.w	r3, #0
 800a0da:	020b      	lsls	r3, r1, #8
 800a0dc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0e0:	0202      	lsls	r2, r0, #8
 800a0e2:	6979      	ldr	r1, [r7, #20]
 800a0e4:	6849      	ldr	r1, [r1, #4]
 800a0e6:	0849      	lsrs	r1, r1, #1
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	460c      	mov	r4, r1
 800a0ec:	4605      	mov	r5, r0
 800a0ee:	eb12 0804 	adds.w	r8, r2, r4
 800a0f2:	eb43 0905 	adc.w	r9, r3, r5
 800a0f6:	697b      	ldr	r3, [r7, #20]
 800a0f8:	685b      	ldr	r3, [r3, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	469a      	mov	sl, r3
 800a0fe:	4693      	mov	fp, r2
 800a100:	4652      	mov	r2, sl
 800a102:	465b      	mov	r3, fp
 800a104:	4640      	mov	r0, r8
 800a106:	4649      	mov	r1, r9
 800a108:	f7f6 f93a 	bl	8000380 <__aeabi_uldivmod>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	4613      	mov	r3, r2
 800a112:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a114:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a116:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a11a:	d308      	bcc.n	800a12e <UART_SetConfig+0x79a>
 800a11c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a11e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a122:	d204      	bcs.n	800a12e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a12a:	60da      	str	r2, [r3, #12]
 800a12c:	e17c      	b.n	800a428 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a134:	e178      	b.n	800a428 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	69db      	ldr	r3, [r3, #28]
 800a13a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a13e:	f040 80c5 	bne.w	800a2cc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a142:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a146:	2b20      	cmp	r3, #32
 800a148:	dc48      	bgt.n	800a1dc <UART_SetConfig+0x848>
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	db7b      	blt.n	800a246 <UART_SetConfig+0x8b2>
 800a14e:	2b20      	cmp	r3, #32
 800a150:	d879      	bhi.n	800a246 <UART_SetConfig+0x8b2>
 800a152:	a201      	add	r2, pc, #4	@ (adr r2, 800a158 <UART_SetConfig+0x7c4>)
 800a154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a158:	0800a1e3 	.word	0x0800a1e3
 800a15c:	0800a1eb 	.word	0x0800a1eb
 800a160:	0800a247 	.word	0x0800a247
 800a164:	0800a247 	.word	0x0800a247
 800a168:	0800a1f3 	.word	0x0800a1f3
 800a16c:	0800a247 	.word	0x0800a247
 800a170:	0800a247 	.word	0x0800a247
 800a174:	0800a247 	.word	0x0800a247
 800a178:	0800a203 	.word	0x0800a203
 800a17c:	0800a247 	.word	0x0800a247
 800a180:	0800a247 	.word	0x0800a247
 800a184:	0800a247 	.word	0x0800a247
 800a188:	0800a247 	.word	0x0800a247
 800a18c:	0800a247 	.word	0x0800a247
 800a190:	0800a247 	.word	0x0800a247
 800a194:	0800a247 	.word	0x0800a247
 800a198:	0800a213 	.word	0x0800a213
 800a19c:	0800a247 	.word	0x0800a247
 800a1a0:	0800a247 	.word	0x0800a247
 800a1a4:	0800a247 	.word	0x0800a247
 800a1a8:	0800a247 	.word	0x0800a247
 800a1ac:	0800a247 	.word	0x0800a247
 800a1b0:	0800a247 	.word	0x0800a247
 800a1b4:	0800a247 	.word	0x0800a247
 800a1b8:	0800a247 	.word	0x0800a247
 800a1bc:	0800a247 	.word	0x0800a247
 800a1c0:	0800a247 	.word	0x0800a247
 800a1c4:	0800a247 	.word	0x0800a247
 800a1c8:	0800a247 	.word	0x0800a247
 800a1cc:	0800a247 	.word	0x0800a247
 800a1d0:	0800a247 	.word	0x0800a247
 800a1d4:	0800a247 	.word	0x0800a247
 800a1d8:	0800a239 	.word	0x0800a239
 800a1dc:	2b40      	cmp	r3, #64	@ 0x40
 800a1de:	d02e      	beq.n	800a23e <UART_SetConfig+0x8aa>
 800a1e0:	e031      	b.n	800a246 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1e2:	f7fc fa0d 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 800a1e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1e8:	e033      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1ea:	f7fc fa1f 	bl	800662c <HAL_RCC_GetPCLK2Freq>
 800a1ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1f0:	e02f      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	f7fd fc90 	bl	8007b1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a200:	e027      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a202:	f107 0318 	add.w	r3, r7, #24
 800a206:	4618      	mov	r0, r3
 800a208:	f7fd fddc 	bl	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a210:	e01f      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a212:	4b2d      	ldr	r3, [pc, #180]	@ (800a2c8 <UART_SetConfig+0x934>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	f003 0320 	and.w	r3, r3, #32
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d009      	beq.n	800a232 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a21e:	4b2a      	ldr	r3, [pc, #168]	@ (800a2c8 <UART_SetConfig+0x934>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	08db      	lsrs	r3, r3, #3
 800a224:	f003 0303 	and.w	r3, r3, #3
 800a228:	4a24      	ldr	r2, [pc, #144]	@ (800a2bc <UART_SetConfig+0x928>)
 800a22a:	fa22 f303 	lsr.w	r3, r2, r3
 800a22e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a230:	e00f      	b.n	800a252 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a232:	4b22      	ldr	r3, [pc, #136]	@ (800a2bc <UART_SetConfig+0x928>)
 800a234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a236:	e00c      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a238:	4b21      	ldr	r3, [pc, #132]	@ (800a2c0 <UART_SetConfig+0x92c>)
 800a23a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a23c:	e009      	b.n	800a252 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a23e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a244:	e005      	b.n	800a252 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a246:	2300      	movs	r3, #0
 800a248:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a250:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a254:	2b00      	cmp	r3, #0
 800a256:	f000 80e7 	beq.w	800a428 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a25e:	4a19      	ldr	r2, [pc, #100]	@ (800a2c4 <UART_SetConfig+0x930>)
 800a260:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a264:	461a      	mov	r2, r3
 800a266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a268:	fbb3 f3f2 	udiv	r3, r3, r2
 800a26c:	005a      	lsls	r2, r3, #1
 800a26e:	697b      	ldr	r3, [r7, #20]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	085b      	lsrs	r3, r3, #1
 800a274:	441a      	add	r2, r3
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a27e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a282:	2b0f      	cmp	r3, #15
 800a284:	d916      	bls.n	800a2b4 <UART_SetConfig+0x920>
 800a286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a28c:	d212      	bcs.n	800a2b4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a290:	b29b      	uxth	r3, r3
 800a292:	f023 030f 	bic.w	r3, r3, #15
 800a296:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29a:	085b      	lsrs	r3, r3, #1
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	f003 0307 	and.w	r3, r3, #7
 800a2a2:	b29a      	uxth	r2, r3
 800a2a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a2a6:	4313      	orrs	r3, r2
 800a2a8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a2b0:	60da      	str	r2, [r3, #12]
 800a2b2:	e0b9      	b.n	800a428 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a2ba:	e0b5      	b.n	800a428 <UART_SetConfig+0xa94>
 800a2bc:	03d09000 	.word	0x03d09000
 800a2c0:	003d0900 	.word	0x003d0900
 800a2c4:	0800f77c 	.word	0x0800f77c
 800a2c8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2cc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2d0:	2b20      	cmp	r3, #32
 800a2d2:	dc49      	bgt.n	800a368 <UART_SetConfig+0x9d4>
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	db7c      	blt.n	800a3d2 <UART_SetConfig+0xa3e>
 800a2d8:	2b20      	cmp	r3, #32
 800a2da:	d87a      	bhi.n	800a3d2 <UART_SetConfig+0xa3e>
 800a2dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a2e4 <UART_SetConfig+0x950>)
 800a2de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e2:	bf00      	nop
 800a2e4:	0800a36f 	.word	0x0800a36f
 800a2e8:	0800a377 	.word	0x0800a377
 800a2ec:	0800a3d3 	.word	0x0800a3d3
 800a2f0:	0800a3d3 	.word	0x0800a3d3
 800a2f4:	0800a37f 	.word	0x0800a37f
 800a2f8:	0800a3d3 	.word	0x0800a3d3
 800a2fc:	0800a3d3 	.word	0x0800a3d3
 800a300:	0800a3d3 	.word	0x0800a3d3
 800a304:	0800a38f 	.word	0x0800a38f
 800a308:	0800a3d3 	.word	0x0800a3d3
 800a30c:	0800a3d3 	.word	0x0800a3d3
 800a310:	0800a3d3 	.word	0x0800a3d3
 800a314:	0800a3d3 	.word	0x0800a3d3
 800a318:	0800a3d3 	.word	0x0800a3d3
 800a31c:	0800a3d3 	.word	0x0800a3d3
 800a320:	0800a3d3 	.word	0x0800a3d3
 800a324:	0800a39f 	.word	0x0800a39f
 800a328:	0800a3d3 	.word	0x0800a3d3
 800a32c:	0800a3d3 	.word	0x0800a3d3
 800a330:	0800a3d3 	.word	0x0800a3d3
 800a334:	0800a3d3 	.word	0x0800a3d3
 800a338:	0800a3d3 	.word	0x0800a3d3
 800a33c:	0800a3d3 	.word	0x0800a3d3
 800a340:	0800a3d3 	.word	0x0800a3d3
 800a344:	0800a3d3 	.word	0x0800a3d3
 800a348:	0800a3d3 	.word	0x0800a3d3
 800a34c:	0800a3d3 	.word	0x0800a3d3
 800a350:	0800a3d3 	.word	0x0800a3d3
 800a354:	0800a3d3 	.word	0x0800a3d3
 800a358:	0800a3d3 	.word	0x0800a3d3
 800a35c:	0800a3d3 	.word	0x0800a3d3
 800a360:	0800a3d3 	.word	0x0800a3d3
 800a364:	0800a3c5 	.word	0x0800a3c5
 800a368:	2b40      	cmp	r3, #64	@ 0x40
 800a36a:	d02e      	beq.n	800a3ca <UART_SetConfig+0xa36>
 800a36c:	e031      	b.n	800a3d2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a36e:	f7fc f947 	bl	8006600 <HAL_RCC_GetPCLK1Freq>
 800a372:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a374:	e033      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a376:	f7fc f959 	bl	800662c <HAL_RCC_GetPCLK2Freq>
 800a37a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a37c:	e02f      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a37e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a382:	4618      	mov	r0, r3
 800a384:	f7fd fbca 	bl	8007b1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a38c:	e027      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a38e:	f107 0318 	add.w	r3, r7, #24
 800a392:	4618      	mov	r0, r3
 800a394:	f7fd fd16 	bl	8007dc4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a39c:	e01f      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a39e:	4b2d      	ldr	r3, [pc, #180]	@ (800a454 <UART_SetConfig+0xac0>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f003 0320 	and.w	r3, r3, #32
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d009      	beq.n	800a3be <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3aa:	4b2a      	ldr	r3, [pc, #168]	@ (800a454 <UART_SetConfig+0xac0>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	08db      	lsrs	r3, r3, #3
 800a3b0:	f003 0303 	and.w	r3, r3, #3
 800a3b4:	4a28      	ldr	r2, [pc, #160]	@ (800a458 <UART_SetConfig+0xac4>)
 800a3b6:	fa22 f303 	lsr.w	r3, r2, r3
 800a3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a3bc:	e00f      	b.n	800a3de <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a3be:	4b26      	ldr	r3, [pc, #152]	@ (800a458 <UART_SetConfig+0xac4>)
 800a3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c2:	e00c      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a3c4:	4b25      	ldr	r3, [pc, #148]	@ (800a45c <UART_SetConfig+0xac8>)
 800a3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3c8:	e009      	b.n	800a3de <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a3ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a3ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d0:	e005      	b.n	800a3de <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a3dc:	bf00      	nop
    }

    if (pclk != 0U)
 800a3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d021      	beq.n	800a428 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a460 <UART_SetConfig+0xacc>)
 800a3ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3ee:	461a      	mov	r2, r3
 800a3f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	085b      	lsrs	r3, r3, #1
 800a3fc:	441a      	add	r2, r3
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	fbb2 f3f3 	udiv	r3, r2, r3
 800a406:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40a:	2b0f      	cmp	r3, #15
 800a40c:	d909      	bls.n	800a422 <UART_SetConfig+0xa8e>
 800a40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a414:	d205      	bcs.n	800a422 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a418:	b29a      	uxth	r2, r3
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	60da      	str	r2, [r3, #12]
 800a420:	e002      	b.n	800a428 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a428:	697b      	ldr	r3, [r7, #20]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	2201      	movs	r2, #1
 800a434:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	2200      	movs	r2, #0
 800a43c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	2200      	movs	r2, #0
 800a442:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a444:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3748      	adds	r7, #72	@ 0x48
 800a44c:	46bd      	mov	sp, r7
 800a44e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a452:	bf00      	nop
 800a454:	58024400 	.word	0x58024400
 800a458:	03d09000 	.word	0x03d09000
 800a45c:	003d0900 	.word	0x003d0900
 800a460:	0800f77c 	.word	0x0800f77c

0800a464 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a470:	f003 0308 	and.w	r3, r3, #8
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00a      	beq.n	800a48e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	430a      	orrs	r2, r1
 800a48c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a492:	f003 0301 	and.w	r3, r3, #1
 800a496:	2b00      	cmp	r3, #0
 800a498:	d00a      	beq.n	800a4b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	430a      	orrs	r2, r1
 800a4ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b4:	f003 0302 	and.w	r3, r3, #2
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d00a      	beq.n	800a4d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	430a      	orrs	r2, r1
 800a4d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4d6:	f003 0304 	and.w	r3, r3, #4
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00a      	beq.n	800a4f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	430a      	orrs	r2, r1
 800a4f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4f8:	f003 0310 	and.w	r3, r3, #16
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d00a      	beq.n	800a516 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	430a      	orrs	r2, r1
 800a514:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a51a:	f003 0320 	and.w	r3, r3, #32
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d00a      	beq.n	800a538 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	689b      	ldr	r3, [r3, #8]
 800a528:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	430a      	orrs	r2, r1
 800a536:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a540:	2b00      	cmp	r3, #0
 800a542:	d01a      	beq.n	800a57a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	685b      	ldr	r3, [r3, #4]
 800a54a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	430a      	orrs	r2, r1
 800a558:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a55e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a562:	d10a      	bne.n	800a57a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	430a      	orrs	r2, r1
 800a578:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a57e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a582:	2b00      	cmp	r3, #0
 800a584:	d00a      	beq.n	800a59c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	430a      	orrs	r2, r1
 800a59a:	605a      	str	r2, [r3, #4]
  }
}
 800a59c:	bf00      	nop
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b098      	sub	sp, #96	@ 0x60
 800a5ac:	af02      	add	r7, sp, #8
 800a5ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a5b8:	f7f9 fd94 	bl	80040e4 <HAL_GetTick>
 800a5bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 0308 	and.w	r3, r3, #8
 800a5c8:	2b08      	cmp	r3, #8
 800a5ca:	d12f      	bne.n	800a62c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 f88e 	bl	800a6fc <UART_WaitOnFlagUntilTimeout>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d022      	beq.n	800a62c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5ee:	e853 3f00 	ldrex	r3, [r3]
 800a5f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a5f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5fa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	461a      	mov	r2, r3
 800a602:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a604:	647b      	str	r3, [r7, #68]	@ 0x44
 800a606:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a608:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a60a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a60c:	e841 2300 	strex	r3, r2, [r1]
 800a610:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a614:	2b00      	cmp	r3, #0
 800a616:	d1e6      	bne.n	800a5e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2220      	movs	r2, #32
 800a61c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	e063      	b.n	800a6f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 0304 	and.w	r3, r3, #4
 800a636:	2b04      	cmp	r3, #4
 800a638:	d149      	bne.n	800a6ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a63a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a63e:	9300      	str	r3, [sp, #0]
 800a640:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a642:	2200      	movs	r2, #0
 800a644:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 f857 	bl	800a6fc <UART_WaitOnFlagUntilTimeout>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d03c      	beq.n	800a6ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a65c:	e853 3f00 	ldrex	r3, [r3]
 800a660:	623b      	str	r3, [r7, #32]
   return(result);
 800a662:	6a3b      	ldr	r3, [r7, #32]
 800a664:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a668:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	461a      	mov	r2, r3
 800a670:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a672:	633b      	str	r3, [r7, #48]	@ 0x30
 800a674:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a676:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a67a:	e841 2300 	strex	r3, r2, [r1]
 800a67e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1e6      	bne.n	800a654 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	3308      	adds	r3, #8
 800a68c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	e853 3f00 	ldrex	r3, [r3]
 800a694:	60fb      	str	r3, [r7, #12]
   return(result);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f023 0301 	bic.w	r3, r3, #1
 800a69c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3308      	adds	r3, #8
 800a6a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a6a6:	61fa      	str	r2, [r7, #28]
 800a6a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6aa:	69b9      	ldr	r1, [r7, #24]
 800a6ac:	69fa      	ldr	r2, [r7, #28]
 800a6ae:	e841 2300 	strex	r3, r2, [r1]
 800a6b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d1e5      	bne.n	800a686 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6ca:	2303      	movs	r3, #3
 800a6cc:	e012      	b.n	800a6f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2220      	movs	r2, #32
 800a6d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2220      	movs	r2, #32
 800a6da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6f2:	2300      	movs	r3, #0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3758      	adds	r7, #88	@ 0x58
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	60b9      	str	r1, [r7, #8]
 800a706:	603b      	str	r3, [r7, #0]
 800a708:	4613      	mov	r3, r2
 800a70a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a70c:	e04f      	b.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a714:	d04b      	beq.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a716:	f7f9 fce5 	bl	80040e4 <HAL_GetTick>
 800a71a:	4602      	mov	r2, r0
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	1ad3      	subs	r3, r2, r3
 800a720:	69ba      	ldr	r2, [r7, #24]
 800a722:	429a      	cmp	r2, r3
 800a724:	d302      	bcc.n	800a72c <UART_WaitOnFlagUntilTimeout+0x30>
 800a726:	69bb      	ldr	r3, [r7, #24]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d101      	bne.n	800a730 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a72c:	2303      	movs	r3, #3
 800a72e:	e04e      	b.n	800a7ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f003 0304 	and.w	r3, r3, #4
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d037      	beq.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	2b80      	cmp	r3, #128	@ 0x80
 800a742:	d034      	beq.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	2b40      	cmp	r3, #64	@ 0x40
 800a748:	d031      	beq.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	69db      	ldr	r3, [r3, #28]
 800a750:	f003 0308 	and.w	r3, r3, #8
 800a754:	2b08      	cmp	r3, #8
 800a756:	d110      	bne.n	800a77a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	2208      	movs	r2, #8
 800a75e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a760:	68f8      	ldr	r0, [r7, #12]
 800a762:	f000 f839 	bl	800a7d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2208      	movs	r2, #8
 800a76a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	2200      	movs	r2, #0
 800a772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a776:	2301      	movs	r3, #1
 800a778:	e029      	b.n	800a7ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a784:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a788:	d111      	bne.n	800a7ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a792:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a794:	68f8      	ldr	r0, [r7, #12]
 800a796:	f000 f81f 	bl	800a7d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	2220      	movs	r2, #32
 800a79e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a7aa:	2303      	movs	r3, #3
 800a7ac:	e00f      	b.n	800a7ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	69da      	ldr	r2, [r3, #28]
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	4013      	ands	r3, r2
 800a7b8:	68ba      	ldr	r2, [r7, #8]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	bf0c      	ite	eq
 800a7be:	2301      	moveq	r3, #1
 800a7c0:	2300      	movne	r3, #0
 800a7c2:	b2db      	uxtb	r3, r3
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	79fb      	ldrb	r3, [r7, #7]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d0a0      	beq.n	800a70e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7cc:	2300      	movs	r3, #0
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
	...

0800a7d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b095      	sub	sp, #84	@ 0x54
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7e8:	e853 3f00 	ldrex	r3, [r3]
 800a7ec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a7f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	461a      	mov	r2, r3
 800a7fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7fe:	643b      	str	r3, [r7, #64]	@ 0x40
 800a800:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a802:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a804:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a806:	e841 2300 	strex	r3, r2, [r1]
 800a80a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a80c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1e6      	bne.n	800a7e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	3308      	adds	r3, #8
 800a818:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81a:	6a3b      	ldr	r3, [r7, #32]
 800a81c:	e853 3f00 	ldrex	r3, [r3]
 800a820:	61fb      	str	r3, [r7, #28]
   return(result);
 800a822:	69fa      	ldr	r2, [r7, #28]
 800a824:	4b1e      	ldr	r3, [pc, #120]	@ (800a8a0 <UART_EndRxTransfer+0xc8>)
 800a826:	4013      	ands	r3, r2
 800a828:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	3308      	adds	r3, #8
 800a830:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a832:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a834:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a836:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a83a:	e841 2300 	strex	r3, r2, [r1]
 800a83e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a842:	2b00      	cmp	r3, #0
 800a844:	d1e5      	bne.n	800a812 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d118      	bne.n	800a880 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	e853 3f00 	ldrex	r3, [r3]
 800a85a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	f023 0310 	bic.w	r3, r3, #16
 800a862:	647b      	str	r3, [r7, #68]	@ 0x44
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	461a      	mov	r2, r3
 800a86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a86c:	61bb      	str	r3, [r7, #24]
 800a86e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a870:	6979      	ldr	r1, [r7, #20]
 800a872:	69ba      	ldr	r2, [r7, #24]
 800a874:	e841 2300 	strex	r3, r2, [r1]
 800a878:	613b      	str	r3, [r7, #16]
   return(result);
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d1e6      	bne.n	800a84e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2220      	movs	r2, #32
 800a884:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2200      	movs	r2, #0
 800a88c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2200      	movs	r2, #0
 800a892:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a894:	bf00      	nop
 800a896:	3754      	adds	r7, #84	@ 0x54
 800a898:	46bd      	mov	sp, r7
 800a89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89e:	4770      	bx	lr
 800a8a0:	effffffe 	.word	0xeffffffe

0800a8a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b085      	sub	sp, #20
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d101      	bne.n	800a8ba <HAL_UARTEx_DisableFifoMode+0x16>
 800a8b6:	2302      	movs	r3, #2
 800a8b8:	e027      	b.n	800a90a <HAL_UARTEx_DisableFifoMode+0x66>
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2224      	movs	r2, #36	@ 0x24
 800a8c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f022 0201 	bic.w	r2, r2, #1
 800a8e0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a8e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	68fa      	ldr	r2, [r7, #12]
 800a8f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2220      	movs	r2, #32
 800a8fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a908:	2300      	movs	r3, #0
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3714      	adds	r7, #20
 800a90e:	46bd      	mov	sp, r7
 800a910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a914:	4770      	bx	lr

0800a916 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b084      	sub	sp, #16
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a926:	2b01      	cmp	r3, #1
 800a928:	d101      	bne.n	800a92e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a92a:	2302      	movs	r3, #2
 800a92c:	e02d      	b.n	800a98a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2201      	movs	r2, #1
 800a932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2224      	movs	r2, #36	@ 0x24
 800a93a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f022 0201 	bic.w	r2, r2, #1
 800a954:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	683a      	ldr	r2, [r7, #0]
 800a966:	430a      	orrs	r2, r1
 800a968:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f850 	bl	800aa10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	68fa      	ldr	r2, [r7, #12]
 800a976:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2220      	movs	r2, #32
 800a97c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
 800a99a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a9a2:	2b01      	cmp	r3, #1
 800a9a4:	d101      	bne.n	800a9aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9a6:	2302      	movs	r3, #2
 800a9a8:	e02d      	b.n	800aa06 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2224      	movs	r2, #36	@ 0x24
 800a9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f022 0201 	bic.w	r2, r2, #1
 800a9d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	683a      	ldr	r2, [r7, #0]
 800a9e2:	430a      	orrs	r2, r1
 800a9e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f000 f812 	bl	800aa10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	68fa      	ldr	r2, [r7, #12]
 800a9f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2220      	movs	r2, #32
 800a9f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aa04:	2300      	movs	r3, #0
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3710      	adds	r7, #16
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
	...

0800aa10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d108      	bne.n	800aa32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa30:	e031      	b.n	800aa96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa32:	2310      	movs	r3, #16
 800aa34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa36:	2310      	movs	r3, #16
 800aa38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	689b      	ldr	r3, [r3, #8]
 800aa40:	0e5b      	lsrs	r3, r3, #25
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	f003 0307 	and.w	r3, r3, #7
 800aa48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	0f5b      	lsrs	r3, r3, #29
 800aa52:	b2db      	uxtb	r3, r3
 800aa54:	f003 0307 	and.w	r3, r3, #7
 800aa58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa5a:	7bbb      	ldrb	r3, [r7, #14]
 800aa5c:	7b3a      	ldrb	r2, [r7, #12]
 800aa5e:	4911      	ldr	r1, [pc, #68]	@ (800aaa4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa60:	5c8a      	ldrb	r2, [r1, r2]
 800aa62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800aa66:	7b3a      	ldrb	r2, [r7, #12]
 800aa68:	490f      	ldr	r1, [pc, #60]	@ (800aaa8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800aa6c:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa70:	b29a      	uxth	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa78:	7bfb      	ldrb	r3, [r7, #15]
 800aa7a:	7b7a      	ldrb	r2, [r7, #13]
 800aa7c:	4909      	ldr	r1, [pc, #36]	@ (800aaa4 <UARTEx_SetNbDataToProcess+0x94>)
 800aa7e:	5c8a      	ldrb	r2, [r1, r2]
 800aa80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800aa84:	7b7a      	ldrb	r2, [r7, #13]
 800aa86:	4908      	ldr	r1, [pc, #32]	@ (800aaa8 <UARTEx_SetNbDataToProcess+0x98>)
 800aa88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800aa8a:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa8e:	b29a      	uxth	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800aa96:	bf00      	nop
 800aa98:	3714      	adds	r7, #20
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	0800f794 	.word	0x0800f794
 800aaa8:	0800f79c 	.word	0x0800f79c

0800aaac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800aab0:	4904      	ldr	r1, [pc, #16]	@ (800aac4 <MX_FATFS_Init+0x18>)
 800aab2:	4805      	ldr	r0, [pc, #20]	@ (800aac8 <MX_FATFS_Init+0x1c>)
 800aab4:	f000 f8b0 	bl	800ac18 <FATFS_LinkDriver>
 800aab8:	4603      	mov	r3, r0
 800aaba:	461a      	mov	r2, r3
 800aabc:	4b03      	ldr	r3, [pc, #12]	@ (800aacc <MX_FATFS_Init+0x20>)
 800aabe:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800aac0:	bf00      	nop
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	24000240 	.word	0x24000240
 800aac8:	24000010 	.word	0x24000010
 800aacc:	2400023c 	.word	0x2400023c

0800aad0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b083      	sub	sp, #12
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	4603      	mov	r3, r0
 800aad8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800aada:	4b06      	ldr	r3, [pc, #24]	@ (800aaf4 <USER_initialize+0x24>)
 800aadc:	2201      	movs	r2, #1
 800aade:	701a      	strb	r2, [r3, #0]
    return Stat;
 800aae0:	4b04      	ldr	r3, [pc, #16]	@ (800aaf4 <USER_initialize+0x24>)
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	370c      	adds	r7, #12
 800aaea:	46bd      	mov	sp, r7
 800aaec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf0:	4770      	bx	lr
 800aaf2:	bf00      	nop
 800aaf4:	2400000d 	.word	0x2400000d

0800aaf8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800aaf8:	b480      	push	{r7}
 800aafa:	b083      	sub	sp, #12
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	4603      	mov	r3, r0
 800ab00:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800ab02:	4b06      	ldr	r3, [pc, #24]	@ (800ab1c <USER_status+0x24>)
 800ab04:	2201      	movs	r2, #1
 800ab06:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ab08:	4b04      	ldr	r3, [pc, #16]	@ (800ab1c <USER_status+0x24>)
 800ab0a:	781b      	ldrb	r3, [r3, #0]
 800ab0c:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	370c      	adds	r7, #12
 800ab12:	46bd      	mov	sp, r7
 800ab14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab18:	4770      	bx	lr
 800ab1a:	bf00      	nop
 800ab1c:	2400000d 	.word	0x2400000d

0800ab20 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b085      	sub	sp, #20
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60b9      	str	r1, [r7, #8]
 800ab28:	607a      	str	r2, [r7, #4]
 800ab2a:	603b      	str	r3, [r7, #0]
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800ab30:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3714      	adds	r7, #20
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr

0800ab3e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ab3e:	b480      	push	{r7}
 800ab40:	b085      	sub	sp, #20
 800ab42:	af00      	add	r7, sp, #0
 800ab44:	60b9      	str	r1, [r7, #8]
 800ab46:	607a      	str	r2, [r7, #4]
 800ab48:	603b      	str	r3, [r7, #0]
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ab4e:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	3714      	adds	r7, #20
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b085      	sub	sp, #20
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	4603      	mov	r3, r0
 800ab64:	603a      	str	r2, [r7, #0]
 800ab66:	71fb      	strb	r3, [r7, #7]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	73fb      	strb	r3, [r7, #15]
    return res;
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	3714      	adds	r7, #20
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr
	...

0800ab80 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b087      	sub	sp, #28
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	60f8      	str	r0, [r7, #12]
 800ab88:	60b9      	str	r1, [r7, #8]
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ab96:	4b1f      	ldr	r3, [pc, #124]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800ab98:	7a5b      	ldrb	r3, [r3, #9]
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d131      	bne.n	800ac04 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800aba0:	4b1c      	ldr	r3, [pc, #112]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800aba2:	7a5b      	ldrb	r3, [r3, #9]
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	461a      	mov	r2, r3
 800aba8:	4b1a      	ldr	r3, [pc, #104]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abaa:	2100      	movs	r1, #0
 800abac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800abae:	4b19      	ldr	r3, [pc, #100]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abb0:	7a5b      	ldrb	r3, [r3, #9]
 800abb2:	b2db      	uxtb	r3, r3
 800abb4:	4a17      	ldr	r2, [pc, #92]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	4413      	add	r3, r2
 800abba:	68fa      	ldr	r2, [r7, #12]
 800abbc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800abbe:	4b15      	ldr	r3, [pc, #84]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abc0:	7a5b      	ldrb	r3, [r3, #9]
 800abc2:	b2db      	uxtb	r3, r3
 800abc4:	461a      	mov	r2, r3
 800abc6:	4b13      	ldr	r3, [pc, #76]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abc8:	4413      	add	r3, r2
 800abca:	79fa      	ldrb	r2, [r7, #7]
 800abcc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800abce:	4b11      	ldr	r3, [pc, #68]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abd0:	7a5b      	ldrb	r3, [r3, #9]
 800abd2:	b2db      	uxtb	r3, r3
 800abd4:	1c5a      	adds	r2, r3, #1
 800abd6:	b2d1      	uxtb	r1, r2
 800abd8:	4a0e      	ldr	r2, [pc, #56]	@ (800ac14 <FATFS_LinkDriverEx+0x94>)
 800abda:	7251      	strb	r1, [r2, #9]
 800abdc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800abde:	7dbb      	ldrb	r3, [r7, #22]
 800abe0:	3330      	adds	r3, #48	@ 0x30
 800abe2:	b2da      	uxtb	r2, r3
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	3301      	adds	r3, #1
 800abec:	223a      	movs	r2, #58	@ 0x3a
 800abee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	3302      	adds	r3, #2
 800abf4:	222f      	movs	r2, #47	@ 0x2f
 800abf6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	3303      	adds	r3, #3
 800abfc:	2200      	movs	r2, #0
 800abfe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ac00:	2300      	movs	r3, #0
 800ac02:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ac04:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	371c      	adds	r7, #28
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	24000244 	.word	0x24000244

0800ac18 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
 800ac20:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ac22:	2200      	movs	r2, #0
 800ac24:	6839      	ldr	r1, [r7, #0]
 800ac26:	6878      	ldr	r0, [r7, #4]
 800ac28:	f7ff ffaa 	bl	800ab80 <FATFS_LinkDriverEx>
 800ac2c:	4603      	mov	r3, r0
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	3708      	adds	r7, #8
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}
	...

0800ac38 <__NVIC_SetPriority>:
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	4603      	mov	r3, r0
 800ac40:	6039      	str	r1, [r7, #0]
 800ac42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ac44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	db0a      	blt.n	800ac62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	b2da      	uxtb	r2, r3
 800ac50:	490c      	ldr	r1, [pc, #48]	@ (800ac84 <__NVIC_SetPriority+0x4c>)
 800ac52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ac56:	0112      	lsls	r2, r2, #4
 800ac58:	b2d2      	uxtb	r2, r2
 800ac5a:	440b      	add	r3, r1
 800ac5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ac60:	e00a      	b.n	800ac78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	b2da      	uxtb	r2, r3
 800ac66:	4908      	ldr	r1, [pc, #32]	@ (800ac88 <__NVIC_SetPriority+0x50>)
 800ac68:	88fb      	ldrh	r3, [r7, #6]
 800ac6a:	f003 030f 	and.w	r3, r3, #15
 800ac6e:	3b04      	subs	r3, #4
 800ac70:	0112      	lsls	r2, r2, #4
 800ac72:	b2d2      	uxtb	r2, r2
 800ac74:	440b      	add	r3, r1
 800ac76:	761a      	strb	r2, [r3, #24]
}
 800ac78:	bf00      	nop
 800ac7a:	370c      	adds	r7, #12
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr
 800ac84:	e000e100 	.word	0xe000e100
 800ac88:	e000ed00 	.word	0xe000ed00

0800ac8c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ac90:	4b05      	ldr	r3, [pc, #20]	@ (800aca8 <SysTick_Handler+0x1c>)
 800ac92:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ac94:	f001 fd46 	bl	800c724 <xTaskGetSchedulerState>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d001      	beq.n	800aca2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ac9e:	f002 fb3b 	bl	800d318 <xPortSysTickHandler>
  }
}
 800aca2:	bf00      	nop
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	e000e010 	.word	0xe000e010

0800acac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800acac:	b580      	push	{r7, lr}
 800acae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800acb0:	2100      	movs	r1, #0
 800acb2:	f06f 0004 	mvn.w	r0, #4
 800acb6:	f7ff ffbf 	bl	800ac38 <__NVIC_SetPriority>
#endif
}
 800acba:	bf00      	nop
 800acbc:	bd80      	pop	{r7, pc}
	...

0800acc0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acc6:	f3ef 8305 	mrs	r3, IPSR
 800acca:	603b      	str	r3, [r7, #0]
  return(result);
 800accc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d003      	beq.n	800acda <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800acd2:	f06f 0305 	mvn.w	r3, #5
 800acd6:	607b      	str	r3, [r7, #4]
 800acd8:	e00c      	b.n	800acf4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800acda:	4b0a      	ldr	r3, [pc, #40]	@ (800ad04 <osKernelInitialize+0x44>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d105      	bne.n	800acee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ace2:	4b08      	ldr	r3, [pc, #32]	@ (800ad04 <osKernelInitialize+0x44>)
 800ace4:	2201      	movs	r2, #1
 800ace6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ace8:	2300      	movs	r3, #0
 800acea:	607b      	str	r3, [r7, #4]
 800acec:	e002      	b.n	800acf4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800acee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800acf2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800acf4:	687b      	ldr	r3, [r7, #4]
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	370c      	adds	r7, #12
 800acfa:	46bd      	mov	sp, r7
 800acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop
 800ad04:	24000250 	.word	0x24000250

0800ad08 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b082      	sub	sp, #8
 800ad0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad0e:	f3ef 8305 	mrs	r3, IPSR
 800ad12:	603b      	str	r3, [r7, #0]
  return(result);
 800ad14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d003      	beq.n	800ad22 <osKernelStart+0x1a>
    stat = osErrorISR;
 800ad1a:	f06f 0305 	mvn.w	r3, #5
 800ad1e:	607b      	str	r3, [r7, #4]
 800ad20:	e010      	b.n	800ad44 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ad22:	4b0b      	ldr	r3, [pc, #44]	@ (800ad50 <osKernelStart+0x48>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d109      	bne.n	800ad3e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ad2a:	f7ff ffbf 	bl	800acac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ad2e:	4b08      	ldr	r3, [pc, #32]	@ (800ad50 <osKernelStart+0x48>)
 800ad30:	2202      	movs	r2, #2
 800ad32:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ad34:	f001 f892 	bl	800be5c <vTaskStartScheduler>
      stat = osOK;
 800ad38:	2300      	movs	r3, #0
 800ad3a:	607b      	str	r3, [r7, #4]
 800ad3c:	e002      	b.n	800ad44 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ad3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ad44:	687b      	ldr	r3, [r7, #4]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3708      	adds	r7, #8
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop
 800ad50:	24000250 	.word	0x24000250

0800ad54 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b08e      	sub	sp, #56	@ 0x38
 800ad58:	af04      	add	r7, sp, #16
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ad60:	2300      	movs	r3, #0
 800ad62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ad64:	f3ef 8305 	mrs	r3, IPSR
 800ad68:	617b      	str	r3, [r7, #20]
  return(result);
 800ad6a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d17e      	bne.n	800ae6e <osThreadNew+0x11a>
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d07b      	beq.n	800ae6e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ad76:	2380      	movs	r3, #128	@ 0x80
 800ad78:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ad7a:	2318      	movs	r3, #24
 800ad7c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ad82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad86:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d045      	beq.n	800ae1a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d002      	beq.n	800ad9c <osThreadNew+0x48>
        name = attr->name;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	699b      	ldr	r3, [r3, #24]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d002      	beq.n	800adaa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	699b      	ldr	r3, [r3, #24]
 800ada8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800adaa:	69fb      	ldr	r3, [r7, #28]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d008      	beq.n	800adc2 <osThreadNew+0x6e>
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	2b38      	cmp	r3, #56	@ 0x38
 800adb4:	d805      	bhi.n	800adc2 <osThreadNew+0x6e>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	f003 0301 	and.w	r3, r3, #1
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d001      	beq.n	800adc6 <osThreadNew+0x72>
        return (NULL);
 800adc2:	2300      	movs	r3, #0
 800adc4:	e054      	b.n	800ae70 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	695b      	ldr	r3, [r3, #20]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d003      	beq.n	800add6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	695b      	ldr	r3, [r3, #20]
 800add2:	089b      	lsrs	r3, r3, #2
 800add4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	689b      	ldr	r3, [r3, #8]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d00e      	beq.n	800adfc <osThreadNew+0xa8>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	68db      	ldr	r3, [r3, #12]
 800ade2:	2ba7      	cmp	r3, #167	@ 0xa7
 800ade4:	d90a      	bls.n	800adfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800adea:	2b00      	cmp	r3, #0
 800adec:	d006      	beq.n	800adfc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	695b      	ldr	r3, [r3, #20]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d002      	beq.n	800adfc <osThreadNew+0xa8>
        mem = 1;
 800adf6:	2301      	movs	r3, #1
 800adf8:	61bb      	str	r3, [r7, #24]
 800adfa:	e010      	b.n	800ae1e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d10c      	bne.n	800ae1e <osThreadNew+0xca>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d108      	bne.n	800ae1e <osThreadNew+0xca>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	691b      	ldr	r3, [r3, #16]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d104      	bne.n	800ae1e <osThreadNew+0xca>
          mem = 0;
 800ae14:	2300      	movs	r3, #0
 800ae16:	61bb      	str	r3, [r7, #24]
 800ae18:	e001      	b.n	800ae1e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ae1e:	69bb      	ldr	r3, [r7, #24]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d110      	bne.n	800ae46 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ae2c:	9202      	str	r2, [sp, #8]
 800ae2e:	9301      	str	r3, [sp, #4]
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	6a3a      	ldr	r2, [r7, #32]
 800ae38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ae3a:	68f8      	ldr	r0, [r7, #12]
 800ae3c:	f000 fe1a 	bl	800ba74 <xTaskCreateStatic>
 800ae40:	4603      	mov	r3, r0
 800ae42:	613b      	str	r3, [r7, #16]
 800ae44:	e013      	b.n	800ae6e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ae46:	69bb      	ldr	r3, [r7, #24]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d110      	bne.n	800ae6e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ae4c:	6a3b      	ldr	r3, [r7, #32]
 800ae4e:	b29a      	uxth	r2, r3
 800ae50:	f107 0310 	add.w	r3, r7, #16
 800ae54:	9301      	str	r3, [sp, #4]
 800ae56:	69fb      	ldr	r3, [r7, #28]
 800ae58:	9300      	str	r3, [sp, #0]
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f000 fe68 	bl	800bb34 <xTaskCreate>
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b01      	cmp	r3, #1
 800ae68:	d001      	beq.n	800ae6e <osThreadNew+0x11a>
            hTask = NULL;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ae6e:	693b      	ldr	r3, [r7, #16]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3728      	adds	r7, #40	@ 0x28
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b084      	sub	sp, #16
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae80:	f3ef 8305 	mrs	r3, IPSR
 800ae84:	60bb      	str	r3, [r7, #8]
  return(result);
 800ae86:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d003      	beq.n	800ae94 <osDelay+0x1c>
    stat = osErrorISR;
 800ae8c:	f06f 0305 	mvn.w	r3, #5
 800ae90:	60fb      	str	r3, [r7, #12]
 800ae92:	e007      	b.n	800aea4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800ae94:	2300      	movs	r3, #0
 800ae96:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f000 ffa6 	bl	800bdf0 <vTaskDelay>
    }
  }

  return (stat);
 800aea4:	68fb      	ldr	r3, [r7, #12]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3710      	adds	r7, #16
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
	...

0800aeb0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800aeb0:	b480      	push	{r7}
 800aeb2:	b085      	sub	sp, #20
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	4a07      	ldr	r2, [pc, #28]	@ (800aedc <vApplicationGetIdleTaskMemory+0x2c>)
 800aec0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	4a06      	ldr	r2, [pc, #24]	@ (800aee0 <vApplicationGetIdleTaskMemory+0x30>)
 800aec6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2280      	movs	r2, #128	@ 0x80
 800aecc:	601a      	str	r2, [r3, #0]
}
 800aece:	bf00      	nop
 800aed0:	3714      	adds	r7, #20
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr
 800aeda:	bf00      	nop
 800aedc:	24000254 	.word	0x24000254
 800aee0:	240002fc 	.word	0x240002fc

0800aee4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800aee4:	b480      	push	{r7}
 800aee6:	b085      	sub	sp, #20
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	60f8      	str	r0, [r7, #12]
 800aeec:	60b9      	str	r1, [r7, #8]
 800aeee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	4a07      	ldr	r2, [pc, #28]	@ (800af10 <vApplicationGetTimerTaskMemory+0x2c>)
 800aef4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	4a06      	ldr	r2, [pc, #24]	@ (800af14 <vApplicationGetTimerTaskMemory+0x30>)
 800aefa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800af02:	601a      	str	r2, [r3, #0]
}
 800af04:	bf00      	nop
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr
 800af10:	240004fc 	.word	0x240004fc
 800af14:	240005a4 	.word	0x240005a4

0800af18 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800af18:	b480      	push	{r7}
 800af1a:	b083      	sub	sp, #12
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f103 0208 	add.w	r2, r3, #8
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800af30:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f103 0208 	add.w	r2, r3, #8
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f103 0208 	add.w	r2, r3, #8
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	2200      	movs	r2, #0
 800af4a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800af4c:	bf00      	nop
 800af4e:	370c      	adds	r7, #12
 800af50:	46bd      	mov	sp, r7
 800af52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af56:	4770      	bx	lr

0800af58 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800af58:	b480      	push	{r7}
 800af5a:	b083      	sub	sp, #12
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	2200      	movs	r2, #0
 800af64:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800af66:	bf00      	nop
 800af68:	370c      	adds	r7, #12
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr

0800af72 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800af72:	b480      	push	{r7}
 800af74:	b085      	sub	sp, #20
 800af76:	af00      	add	r7, sp, #0
 800af78:	6078      	str	r0, [r7, #4]
 800af7a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	68fa      	ldr	r2, [r7, #12]
 800af86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	689a      	ldr	r2, [r3, #8]
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	689b      	ldr	r3, [r3, #8]
 800af94:	683a      	ldr	r2, [r7, #0]
 800af96:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	683a      	ldr	r2, [r7, #0]
 800af9c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	687a      	ldr	r2, [r7, #4]
 800afa2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	1c5a      	adds	r2, r3, #1
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	601a      	str	r2, [r3, #0]
}
 800afae:	bf00      	nop
 800afb0:	3714      	adds	r7, #20
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr

0800afba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800afba:	b480      	push	{r7}
 800afbc:	b085      	sub	sp, #20
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
 800afc2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afd0:	d103      	bne.n	800afda <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	691b      	ldr	r3, [r3, #16]
 800afd6:	60fb      	str	r3, [r7, #12]
 800afd8:	e00c      	b.n	800aff4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	3308      	adds	r3, #8
 800afde:	60fb      	str	r3, [r7, #12]
 800afe0:	e002      	b.n	800afe8 <vListInsert+0x2e>
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	60fb      	str	r3, [r7, #12]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	68ba      	ldr	r2, [r7, #8]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d2f6      	bcs.n	800afe2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	685a      	ldr	r2, [r3, #4]
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	683a      	ldr	r2, [r7, #0]
 800b002:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	68fa      	ldr	r2, [r7, #12]
 800b008:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	683a      	ldr	r2, [r7, #0]
 800b00e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	1c5a      	adds	r2, r3, #1
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	601a      	str	r2, [r3, #0]
}
 800b020:	bf00      	nop
 800b022:	3714      	adds	r7, #20
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b02c:	b480      	push	{r7}
 800b02e:	b085      	sub	sp, #20
 800b030:	af00      	add	r7, sp, #0
 800b032:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	691b      	ldr	r3, [r3, #16]
 800b038:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	6892      	ldr	r2, [r2, #8]
 800b042:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	6852      	ldr	r2, [r2, #4]
 800b04c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	429a      	cmp	r2, r3
 800b056:	d103      	bne.n	800b060 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	689a      	ldr	r2, [r3, #8]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2200      	movs	r2, #0
 800b064:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	1e5a      	subs	r2, r3, #1
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	681b      	ldr	r3, [r3, #0]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3714      	adds	r7, #20
 800b078:	46bd      	mov	sp, r7
 800b07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07e:	4770      	bx	lr

0800b080 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b084      	sub	sp, #16
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]
 800b088:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d10b      	bne.n	800b0ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b098:	f383 8811 	msr	BASEPRI, r3
 800b09c:	f3bf 8f6f 	isb	sy
 800b0a0:	f3bf 8f4f 	dsb	sy
 800b0a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b0a6:	bf00      	nop
 800b0a8:	bf00      	nop
 800b0aa:	e7fd      	b.n	800b0a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b0ac:	f002 f8a4 	bl	800d1f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681a      	ldr	r2, [r3, #0]
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0b8:	68f9      	ldr	r1, [r7, #12]
 800b0ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b0bc:	fb01 f303 	mul.w	r3, r1, r3
 800b0c0:	441a      	add	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	681a      	ldr	r2, [r3, #0]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0dc:	3b01      	subs	r3, #1
 800b0de:	68f9      	ldr	r1, [r7, #12]
 800b0e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b0e2:	fb01 f303 	mul.w	r3, r1, r3
 800b0e6:	441a      	add	r2, r3
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	22ff      	movs	r2, #255	@ 0xff
 800b0f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	22ff      	movs	r2, #255	@ 0xff
 800b0f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d114      	bne.n	800b12c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d01a      	beq.n	800b140 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	3310      	adds	r3, #16
 800b10e:	4618      	mov	r0, r3
 800b110:	f001 f942 	bl	800c398 <xTaskRemoveFromEventList>
 800b114:	4603      	mov	r3, r0
 800b116:	2b00      	cmp	r3, #0
 800b118:	d012      	beq.n	800b140 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b11a:	4b0d      	ldr	r3, [pc, #52]	@ (800b150 <xQueueGenericReset+0xd0>)
 800b11c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b120:	601a      	str	r2, [r3, #0]
 800b122:	f3bf 8f4f 	dsb	sy
 800b126:	f3bf 8f6f 	isb	sy
 800b12a:	e009      	b.n	800b140 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	3310      	adds	r3, #16
 800b130:	4618      	mov	r0, r3
 800b132:	f7ff fef1 	bl	800af18 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	3324      	adds	r3, #36	@ 0x24
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7ff feec 	bl	800af18 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b140:	f002 f88c 	bl	800d25c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b144:	2301      	movs	r3, #1
}
 800b146:	4618      	mov	r0, r3
 800b148:	3710      	adds	r7, #16
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	e000ed04 	.word	0xe000ed04

0800b154 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b154:	b580      	push	{r7, lr}
 800b156:	b08e      	sub	sp, #56	@ 0x38
 800b158:	af02      	add	r7, sp, #8
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	607a      	str	r2, [r7, #4]
 800b160:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	2b00      	cmp	r3, #0
 800b166:	d10b      	bne.n	800b180 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b16c:	f383 8811 	msr	BASEPRI, r3
 800b170:	f3bf 8f6f 	isb	sy
 800b174:	f3bf 8f4f 	dsb	sy
 800b178:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b17a:	bf00      	nop
 800b17c:	bf00      	nop
 800b17e:	e7fd      	b.n	800b17c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d10b      	bne.n	800b19e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b18a:	f383 8811 	msr	BASEPRI, r3
 800b18e:	f3bf 8f6f 	isb	sy
 800b192:	f3bf 8f4f 	dsb	sy
 800b196:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b198:	bf00      	nop
 800b19a:	bf00      	nop
 800b19c:	e7fd      	b.n	800b19a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d002      	beq.n	800b1aa <xQueueGenericCreateStatic+0x56>
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d001      	beq.n	800b1ae <xQueueGenericCreateStatic+0x5a>
 800b1aa:	2301      	movs	r3, #1
 800b1ac:	e000      	b.n	800b1b0 <xQueueGenericCreateStatic+0x5c>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d10b      	bne.n	800b1cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b1b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b8:	f383 8811 	msr	BASEPRI, r3
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f3bf 8f4f 	dsb	sy
 800b1c4:	623b      	str	r3, [r7, #32]
}
 800b1c6:	bf00      	nop
 800b1c8:	bf00      	nop
 800b1ca:	e7fd      	b.n	800b1c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d102      	bne.n	800b1d8 <xQueueGenericCreateStatic+0x84>
 800b1d2:	68bb      	ldr	r3, [r7, #8]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d101      	bne.n	800b1dc <xQueueGenericCreateStatic+0x88>
 800b1d8:	2301      	movs	r3, #1
 800b1da:	e000      	b.n	800b1de <xQueueGenericCreateStatic+0x8a>
 800b1dc:	2300      	movs	r3, #0
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d10b      	bne.n	800b1fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1e6:	f383 8811 	msr	BASEPRI, r3
 800b1ea:	f3bf 8f6f 	isb	sy
 800b1ee:	f3bf 8f4f 	dsb	sy
 800b1f2:	61fb      	str	r3, [r7, #28]
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop
 800b1f8:	e7fd      	b.n	800b1f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b1fa:	2350      	movs	r3, #80	@ 0x50
 800b1fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	2b50      	cmp	r3, #80	@ 0x50
 800b202:	d00b      	beq.n	800b21c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b208:	f383 8811 	msr	BASEPRI, r3
 800b20c:	f3bf 8f6f 	isb	sy
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	61bb      	str	r3, [r7, #24]
}
 800b216:	bf00      	nop
 800b218:	bf00      	nop
 800b21a:	e7fd      	b.n	800b218 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b21c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b222:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b224:	2b00      	cmp	r3, #0
 800b226:	d00d      	beq.n	800b244 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b22a:	2201      	movs	r2, #1
 800b22c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b230:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b236:	9300      	str	r3, [sp, #0]
 800b238:	4613      	mov	r3, r2
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	68b9      	ldr	r1, [r7, #8]
 800b23e:	68f8      	ldr	r0, [r7, #12]
 800b240:	f000 f805 	bl	800b24e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b246:	4618      	mov	r0, r3
 800b248:	3730      	adds	r7, #48	@ 0x30
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bd80      	pop	{r7, pc}

0800b24e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b24e:	b580      	push	{r7, lr}
 800b250:	b084      	sub	sp, #16
 800b252:	af00      	add	r7, sp, #0
 800b254:	60f8      	str	r0, [r7, #12]
 800b256:	60b9      	str	r1, [r7, #8]
 800b258:	607a      	str	r2, [r7, #4]
 800b25a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d103      	bne.n	800b26a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b262:	69bb      	ldr	r3, [r7, #24]
 800b264:	69ba      	ldr	r2, [r7, #24]
 800b266:	601a      	str	r2, [r3, #0]
 800b268:	e002      	b.n	800b270 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b26a:	69bb      	ldr	r3, [r7, #24]
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b270:	69bb      	ldr	r3, [r7, #24]
 800b272:	68fa      	ldr	r2, [r7, #12]
 800b274:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b276:	69bb      	ldr	r3, [r7, #24]
 800b278:	68ba      	ldr	r2, [r7, #8]
 800b27a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b27c:	2101      	movs	r1, #1
 800b27e:	69b8      	ldr	r0, [r7, #24]
 800b280:	f7ff fefe 	bl	800b080 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b284:	69bb      	ldr	r3, [r7, #24]
 800b286:	78fa      	ldrb	r2, [r7, #3]
 800b288:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b28c:	bf00      	nop
 800b28e:	3710      	adds	r7, #16
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b08e      	sub	sp, #56	@ 0x38
 800b298:	af00      	add	r7, sp, #0
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	607a      	str	r2, [r7, #4]
 800b2a0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d10b      	bne.n	800b2c8 <xQueueGenericSend+0x34>
	__asm volatile
 800b2b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b4:	f383 8811 	msr	BASEPRI, r3
 800b2b8:	f3bf 8f6f 	isb	sy
 800b2bc:	f3bf 8f4f 	dsb	sy
 800b2c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b2c2:	bf00      	nop
 800b2c4:	bf00      	nop
 800b2c6:	e7fd      	b.n	800b2c4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d103      	bne.n	800b2d6 <xQueueGenericSend+0x42>
 800b2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d101      	bne.n	800b2da <xQueueGenericSend+0x46>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	e000      	b.n	800b2dc <xQueueGenericSend+0x48>
 800b2da:	2300      	movs	r3, #0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d10b      	bne.n	800b2f8 <xQueueGenericSend+0x64>
	__asm volatile
 800b2e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e4:	f383 8811 	msr	BASEPRI, r3
 800b2e8:	f3bf 8f6f 	isb	sy
 800b2ec:	f3bf 8f4f 	dsb	sy
 800b2f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b2f2:	bf00      	nop
 800b2f4:	bf00      	nop
 800b2f6:	e7fd      	b.n	800b2f4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	2b02      	cmp	r3, #2
 800b2fc:	d103      	bne.n	800b306 <xQueueGenericSend+0x72>
 800b2fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b300:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b302:	2b01      	cmp	r3, #1
 800b304:	d101      	bne.n	800b30a <xQueueGenericSend+0x76>
 800b306:	2301      	movs	r3, #1
 800b308:	e000      	b.n	800b30c <xQueueGenericSend+0x78>
 800b30a:	2300      	movs	r3, #0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d10b      	bne.n	800b328 <xQueueGenericSend+0x94>
	__asm volatile
 800b310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b314:	f383 8811 	msr	BASEPRI, r3
 800b318:	f3bf 8f6f 	isb	sy
 800b31c:	f3bf 8f4f 	dsb	sy
 800b320:	623b      	str	r3, [r7, #32]
}
 800b322:	bf00      	nop
 800b324:	bf00      	nop
 800b326:	e7fd      	b.n	800b324 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b328:	f001 f9fc 	bl	800c724 <xTaskGetSchedulerState>
 800b32c:	4603      	mov	r3, r0
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d102      	bne.n	800b338 <xQueueGenericSend+0xa4>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d101      	bne.n	800b33c <xQueueGenericSend+0xa8>
 800b338:	2301      	movs	r3, #1
 800b33a:	e000      	b.n	800b33e <xQueueGenericSend+0xaa>
 800b33c:	2300      	movs	r3, #0
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d10b      	bne.n	800b35a <xQueueGenericSend+0xc6>
	__asm volatile
 800b342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b346:	f383 8811 	msr	BASEPRI, r3
 800b34a:	f3bf 8f6f 	isb	sy
 800b34e:	f3bf 8f4f 	dsb	sy
 800b352:	61fb      	str	r3, [r7, #28]
}
 800b354:	bf00      	nop
 800b356:	bf00      	nop
 800b358:	e7fd      	b.n	800b356 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b35a:	f001 ff4d 	bl	800d1f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b360:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b364:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b366:	429a      	cmp	r2, r3
 800b368:	d302      	bcc.n	800b370 <xQueueGenericSend+0xdc>
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	2b02      	cmp	r3, #2
 800b36e:	d129      	bne.n	800b3c4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b370:	683a      	ldr	r2, [r7, #0]
 800b372:	68b9      	ldr	r1, [r7, #8]
 800b374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b376:	f000 fa0f 	bl	800b798 <prvCopyDataToQueue>
 800b37a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b380:	2b00      	cmp	r3, #0
 800b382:	d010      	beq.n	800b3a6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b386:	3324      	adds	r3, #36	@ 0x24
 800b388:	4618      	mov	r0, r3
 800b38a:	f001 f805 	bl	800c398 <xTaskRemoveFromEventList>
 800b38e:	4603      	mov	r3, r0
 800b390:	2b00      	cmp	r3, #0
 800b392:	d013      	beq.n	800b3bc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b394:	4b3f      	ldr	r3, [pc, #252]	@ (800b494 <xQueueGenericSend+0x200>)
 800b396:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b39a:	601a      	str	r2, [r3, #0]
 800b39c:	f3bf 8f4f 	dsb	sy
 800b3a0:	f3bf 8f6f 	isb	sy
 800b3a4:	e00a      	b.n	800b3bc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b3a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d007      	beq.n	800b3bc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b3ac:	4b39      	ldr	r3, [pc, #228]	@ (800b494 <xQueueGenericSend+0x200>)
 800b3ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3b2:	601a      	str	r2, [r3, #0]
 800b3b4:	f3bf 8f4f 	dsb	sy
 800b3b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b3bc:	f001 ff4e 	bl	800d25c <vPortExitCritical>
				return pdPASS;
 800b3c0:	2301      	movs	r3, #1
 800b3c2:	e063      	b.n	800b48c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d103      	bne.n	800b3d2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3ca:	f001 ff47 	bl	800d25c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	e05c      	b.n	800b48c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d106      	bne.n	800b3e6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3d8:	f107 0314 	add.w	r3, r7, #20
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f001 f83f 	bl	800c460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3e6:	f001 ff39 	bl	800d25c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3ea:	f000 fda7 	bl	800bf3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3ee:	f001 ff03 	bl	800d1f8 <vPortEnterCritical>
 800b3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b3f8:	b25b      	sxtb	r3, r3
 800b3fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b3fe:	d103      	bne.n	800b408 <xQueueGenericSend+0x174>
 800b400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b402:	2200      	movs	r2, #0
 800b404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b40a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b40e:	b25b      	sxtb	r3, r3
 800b410:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b414:	d103      	bne.n	800b41e <xQueueGenericSend+0x18a>
 800b416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b418:	2200      	movs	r2, #0
 800b41a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b41e:	f001 ff1d 	bl	800d25c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b422:	1d3a      	adds	r2, r7, #4
 800b424:	f107 0314 	add.w	r3, r7, #20
 800b428:	4611      	mov	r1, r2
 800b42a:	4618      	mov	r0, r3
 800b42c:	f001 f82e 	bl	800c48c <xTaskCheckForTimeOut>
 800b430:	4603      	mov	r3, r0
 800b432:	2b00      	cmp	r3, #0
 800b434:	d124      	bne.n	800b480 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b436:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b438:	f000 faa6 	bl	800b988 <prvIsQueueFull>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d018      	beq.n	800b474 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b444:	3310      	adds	r3, #16
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	4611      	mov	r1, r2
 800b44a:	4618      	mov	r0, r3
 800b44c:	f000 ff52 	bl	800c2f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b450:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b452:	f000 fa31 	bl	800b8b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b456:	f000 fd7f 	bl	800bf58 <xTaskResumeAll>
 800b45a:	4603      	mov	r3, r0
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	f47f af7c 	bne.w	800b35a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b462:	4b0c      	ldr	r3, [pc, #48]	@ (800b494 <xQueueGenericSend+0x200>)
 800b464:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b468:	601a      	str	r2, [r3, #0]
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	f3bf 8f6f 	isb	sy
 800b472:	e772      	b.n	800b35a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b474:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b476:	f000 fa1f 	bl	800b8b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b47a:	f000 fd6d 	bl	800bf58 <xTaskResumeAll>
 800b47e:	e76c      	b.n	800b35a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b480:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b482:	f000 fa19 	bl	800b8b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b486:	f000 fd67 	bl	800bf58 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b48a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3738      	adds	r7, #56	@ 0x38
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	e000ed04 	.word	0xe000ed04

0800b498 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b090      	sub	sp, #64	@ 0x40
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	607a      	str	r2, [r7, #4]
 800b4a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d10b      	bne.n	800b4c8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b4b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b4:	f383 8811 	msr	BASEPRI, r3
 800b4b8:	f3bf 8f6f 	isb	sy
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b4c2:	bf00      	nop
 800b4c4:	bf00      	nop
 800b4c6:	e7fd      	b.n	800b4c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d103      	bne.n	800b4d6 <xQueueGenericSendFromISR+0x3e>
 800b4ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d101      	bne.n	800b4da <xQueueGenericSendFromISR+0x42>
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e000      	b.n	800b4dc <xQueueGenericSendFromISR+0x44>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d10b      	bne.n	800b4f8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4e4:	f383 8811 	msr	BASEPRI, r3
 800b4e8:	f3bf 8f6f 	isb	sy
 800b4ec:	f3bf 8f4f 	dsb	sy
 800b4f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b4f2:	bf00      	nop
 800b4f4:	bf00      	nop
 800b4f6:	e7fd      	b.n	800b4f4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	2b02      	cmp	r3, #2
 800b4fc:	d103      	bne.n	800b506 <xQueueGenericSendFromISR+0x6e>
 800b4fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b502:	2b01      	cmp	r3, #1
 800b504:	d101      	bne.n	800b50a <xQueueGenericSendFromISR+0x72>
 800b506:	2301      	movs	r3, #1
 800b508:	e000      	b.n	800b50c <xQueueGenericSendFromISR+0x74>
 800b50a:	2300      	movs	r3, #0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d10b      	bne.n	800b528 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	623b      	str	r3, [r7, #32]
}
 800b522:	bf00      	nop
 800b524:	bf00      	nop
 800b526:	e7fd      	b.n	800b524 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b528:	f001 ff46 	bl	800d3b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b52c:	f3ef 8211 	mrs	r2, BASEPRI
 800b530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b534:	f383 8811 	msr	BASEPRI, r3
 800b538:	f3bf 8f6f 	isb	sy
 800b53c:	f3bf 8f4f 	dsb	sy
 800b540:	61fa      	str	r2, [r7, #28]
 800b542:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b544:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b546:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b54a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b54e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b550:	429a      	cmp	r2, r3
 800b552:	d302      	bcc.n	800b55a <xQueueGenericSendFromISR+0xc2>
 800b554:	683b      	ldr	r3, [r7, #0]
 800b556:	2b02      	cmp	r3, #2
 800b558:	d12f      	bne.n	800b5ba <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b55a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b55c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b560:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b568:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b56a:	683a      	ldr	r2, [r7, #0]
 800b56c:	68b9      	ldr	r1, [r7, #8]
 800b56e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b570:	f000 f912 	bl	800b798 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b574:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b57c:	d112      	bne.n	800b5a4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b57e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b582:	2b00      	cmp	r3, #0
 800b584:	d016      	beq.n	800b5b4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b588:	3324      	adds	r3, #36	@ 0x24
 800b58a:	4618      	mov	r0, r3
 800b58c:	f000 ff04 	bl	800c398 <xTaskRemoveFromEventList>
 800b590:	4603      	mov	r3, r0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d00e      	beq.n	800b5b4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d00b      	beq.n	800b5b4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	2201      	movs	r2, #1
 800b5a0:	601a      	str	r2, [r3, #0]
 800b5a2:	e007      	b.n	800b5b4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b5a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b5a8:	3301      	adds	r3, #1
 800b5aa:	b2db      	uxtb	r3, r3
 800b5ac:	b25a      	sxtb	r2, r3
 800b5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b5b4:	2301      	movs	r3, #1
 800b5b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b5b8:	e001      	b.n	800b5be <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b5be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5c0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b5c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3740      	adds	r7, #64	@ 0x40
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08c      	sub	sp, #48	@ 0x30
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d10b      	bne.n	800b606 <xQueueReceive+0x32>
	__asm volatile
 800b5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f2:	f383 8811 	msr	BASEPRI, r3
 800b5f6:	f3bf 8f6f 	isb	sy
 800b5fa:	f3bf 8f4f 	dsb	sy
 800b5fe:	623b      	str	r3, [r7, #32]
}
 800b600:	bf00      	nop
 800b602:	bf00      	nop
 800b604:	e7fd      	b.n	800b602 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d103      	bne.n	800b614 <xQueueReceive+0x40>
 800b60c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b60e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b610:	2b00      	cmp	r3, #0
 800b612:	d101      	bne.n	800b618 <xQueueReceive+0x44>
 800b614:	2301      	movs	r3, #1
 800b616:	e000      	b.n	800b61a <xQueueReceive+0x46>
 800b618:	2300      	movs	r3, #0
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d10b      	bne.n	800b636 <xQueueReceive+0x62>
	__asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	61fb      	str	r3, [r7, #28]
}
 800b630:	bf00      	nop
 800b632:	bf00      	nop
 800b634:	e7fd      	b.n	800b632 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b636:	f001 f875 	bl	800c724 <xTaskGetSchedulerState>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d102      	bne.n	800b646 <xQueueReceive+0x72>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d101      	bne.n	800b64a <xQueueReceive+0x76>
 800b646:	2301      	movs	r3, #1
 800b648:	e000      	b.n	800b64c <xQueueReceive+0x78>
 800b64a:	2300      	movs	r3, #0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10b      	bne.n	800b668 <xQueueReceive+0x94>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	61bb      	str	r3, [r7, #24]
}
 800b662:	bf00      	nop
 800b664:	bf00      	nop
 800b666:	e7fd      	b.n	800b664 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b668:	f001 fdc6 	bl	800d1f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b66e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b670:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b674:	2b00      	cmp	r3, #0
 800b676:	d01f      	beq.n	800b6b8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b678:	68b9      	ldr	r1, [r7, #8]
 800b67a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b67c:	f000 f8f6 	bl	800b86c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b682:	1e5a      	subs	r2, r3, #1
 800b684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b686:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b68a:	691b      	ldr	r3, [r3, #16]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d00f      	beq.n	800b6b0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b692:	3310      	adds	r3, #16
 800b694:	4618      	mov	r0, r3
 800b696:	f000 fe7f 	bl	800c398 <xTaskRemoveFromEventList>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d007      	beq.n	800b6b0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b6a0:	4b3c      	ldr	r3, [pc, #240]	@ (800b794 <xQueueReceive+0x1c0>)
 800b6a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6a6:	601a      	str	r2, [r3, #0]
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b6b0:	f001 fdd4 	bl	800d25c <vPortExitCritical>
				return pdPASS;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e069      	b.n	800b78c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d103      	bne.n	800b6c6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b6be:	f001 fdcd 	bl	800d25c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	e062      	b.n	800b78c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d106      	bne.n	800b6da <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6cc:	f107 0310 	add.w	r3, r7, #16
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f000 fec5 	bl	800c460 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6da:	f001 fdbf 	bl	800d25c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6de:	f000 fc2d 	bl	800bf3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6e2:	f001 fd89 	bl	800d1f8 <vPortEnterCritical>
 800b6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b6ec:	b25b      	sxtb	r3, r3
 800b6ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6f2:	d103      	bne.n	800b6fc <xQueueReceive+0x128>
 800b6f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b702:	b25b      	sxtb	r3, r3
 800b704:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b708:	d103      	bne.n	800b712 <xQueueReceive+0x13e>
 800b70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b70c:	2200      	movs	r2, #0
 800b70e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b712:	f001 fda3 	bl	800d25c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b716:	1d3a      	adds	r2, r7, #4
 800b718:	f107 0310 	add.w	r3, r7, #16
 800b71c:	4611      	mov	r1, r2
 800b71e:	4618      	mov	r0, r3
 800b720:	f000 feb4 	bl	800c48c <xTaskCheckForTimeOut>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d123      	bne.n	800b772 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b72a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b72c:	f000 f916 	bl	800b95c <prvIsQueueEmpty>
 800b730:	4603      	mov	r3, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	d017      	beq.n	800b766 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b738:	3324      	adds	r3, #36	@ 0x24
 800b73a:	687a      	ldr	r2, [r7, #4]
 800b73c:	4611      	mov	r1, r2
 800b73e:	4618      	mov	r0, r3
 800b740:	f000 fdd8 	bl	800c2f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b744:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b746:	f000 f8b7 	bl	800b8b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b74a:	f000 fc05 	bl	800bf58 <xTaskResumeAll>
 800b74e:	4603      	mov	r3, r0
 800b750:	2b00      	cmp	r3, #0
 800b752:	d189      	bne.n	800b668 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b754:	4b0f      	ldr	r3, [pc, #60]	@ (800b794 <xQueueReceive+0x1c0>)
 800b756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b75a:	601a      	str	r2, [r3, #0]
 800b75c:	f3bf 8f4f 	dsb	sy
 800b760:	f3bf 8f6f 	isb	sy
 800b764:	e780      	b.n	800b668 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b768:	f000 f8a6 	bl	800b8b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b76c:	f000 fbf4 	bl	800bf58 <xTaskResumeAll>
 800b770:	e77a      	b.n	800b668 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b774:	f000 f8a0 	bl	800b8b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b778:	f000 fbee 	bl	800bf58 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b77c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b77e:	f000 f8ed 	bl	800b95c <prvIsQueueEmpty>
 800b782:	4603      	mov	r3, r0
 800b784:	2b00      	cmp	r3, #0
 800b786:	f43f af6f 	beq.w	800b668 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b78a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3730      	adds	r7, #48	@ 0x30
 800b790:	46bd      	mov	sp, r7
 800b792:	bd80      	pop	{r7, pc}
 800b794:	e000ed04 	.word	0xe000ed04

0800b798 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b086      	sub	sp, #24
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	60f8      	str	r0, [r7, #12]
 800b7a0:	60b9      	str	r1, [r7, #8]
 800b7a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d10d      	bne.n	800b7d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d14d      	bne.n	800b85a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	689b      	ldr	r3, [r3, #8]
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f000 ffcc 	bl	800c760 <xTaskPriorityDisinherit>
 800b7c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	609a      	str	r2, [r3, #8]
 800b7d0:	e043      	b.n	800b85a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d119      	bne.n	800b80c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6858      	ldr	r0, [r3, #4]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	68b9      	ldr	r1, [r7, #8]
 800b7e4:	f002 fa09 	bl	800dbfa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	685a      	ldr	r2, [r3, #4]
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7f0:	441a      	add	r2, r3
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	685a      	ldr	r2, [r3, #4]
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	429a      	cmp	r2, r3
 800b800:	d32b      	bcc.n	800b85a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681a      	ldr	r2, [r3, #0]
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	605a      	str	r2, [r3, #4]
 800b80a:	e026      	b.n	800b85a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	68d8      	ldr	r0, [r3, #12]
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b814:	461a      	mov	r2, r3
 800b816:	68b9      	ldr	r1, [r7, #8]
 800b818:	f002 f9ef 	bl	800dbfa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	68da      	ldr	r2, [r3, #12]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b824:	425b      	negs	r3, r3
 800b826:	441a      	add	r2, r3
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	68da      	ldr	r2, [r3, #12]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	429a      	cmp	r2, r3
 800b836:	d207      	bcs.n	800b848 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	689a      	ldr	r2, [r3, #8]
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b840:	425b      	negs	r3, r3
 800b842:	441a      	add	r2, r3
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2b02      	cmp	r3, #2
 800b84c:	d105      	bne.n	800b85a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b84e:	693b      	ldr	r3, [r7, #16]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d002      	beq.n	800b85a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	3b01      	subs	r3, #1
 800b858:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	1c5a      	adds	r2, r3, #1
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b862:	697b      	ldr	r3, [r7, #20]
}
 800b864:	4618      	mov	r0, r3
 800b866:	3718      	adds	r7, #24
 800b868:	46bd      	mov	sp, r7
 800b86a:	bd80      	pop	{r7, pc}

0800b86c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d018      	beq.n	800b8b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	68da      	ldr	r2, [r3, #12]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b886:	441a      	add	r2, r3
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	68da      	ldr	r2, [r3, #12]
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	689b      	ldr	r3, [r3, #8]
 800b894:	429a      	cmp	r2, r3
 800b896:	d303      	bcc.n	800b8a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681a      	ldr	r2, [r3, #0]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	68d9      	ldr	r1, [r3, #12]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8a8:	461a      	mov	r2, r3
 800b8aa:	6838      	ldr	r0, [r7, #0]
 800b8ac:	f002 f9a5 	bl	800dbfa <memcpy>
	}
}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b8c0:	f001 fc9a 	bl	800d1f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b8ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b8cc:	e011      	b.n	800b8f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d012      	beq.n	800b8fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	3324      	adds	r3, #36	@ 0x24
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f000 fd5c 	bl	800c398 <xTaskRemoveFromEventList>
 800b8e0:	4603      	mov	r3, r0
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d001      	beq.n	800b8ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b8e6:	f000 fe35 	bl	800c554 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b8ea:	7bfb      	ldrb	r3, [r7, #15]
 800b8ec:	3b01      	subs	r3, #1
 800b8ee:	b2db      	uxtb	r3, r3
 800b8f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b8f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	dce9      	bgt.n	800b8ce <prvUnlockQueue+0x16>
 800b8fa:	e000      	b.n	800b8fe <prvUnlockQueue+0x46>
					break;
 800b8fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	22ff      	movs	r2, #255	@ 0xff
 800b902:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b906:	f001 fca9 	bl	800d25c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b90a:	f001 fc75 	bl	800d1f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b914:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b916:	e011      	b.n	800b93c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	691b      	ldr	r3, [r3, #16]
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d012      	beq.n	800b946 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	3310      	adds	r3, #16
 800b924:	4618      	mov	r0, r3
 800b926:	f000 fd37 	bl	800c398 <xTaskRemoveFromEventList>
 800b92a:	4603      	mov	r3, r0
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d001      	beq.n	800b934 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b930:	f000 fe10 	bl	800c554 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b934:	7bbb      	ldrb	r3, [r7, #14]
 800b936:	3b01      	subs	r3, #1
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b93c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b940:	2b00      	cmp	r3, #0
 800b942:	dce9      	bgt.n	800b918 <prvUnlockQueue+0x60>
 800b944:	e000      	b.n	800b948 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b946:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	22ff      	movs	r2, #255	@ 0xff
 800b94c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b950:	f001 fc84 	bl	800d25c <vPortExitCritical>
}
 800b954:	bf00      	nop
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b084      	sub	sp, #16
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b964:	f001 fc48 	bl	800d1f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d102      	bne.n	800b976 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b970:	2301      	movs	r3, #1
 800b972:	60fb      	str	r3, [r7, #12]
 800b974:	e001      	b.n	800b97a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b976:	2300      	movs	r3, #0
 800b978:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b97a:	f001 fc6f 	bl	800d25c <vPortExitCritical>

	return xReturn;
 800b97e:	68fb      	ldr	r3, [r7, #12]
}
 800b980:	4618      	mov	r0, r3
 800b982:	3710      	adds	r7, #16
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b990:	f001 fc32 	bl	800d1f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d102      	bne.n	800b9a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	60fb      	str	r3, [r7, #12]
 800b9a4:	e001      	b.n	800b9aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b9aa:	f001 fc57 	bl	800d25c <vPortExitCritical>

	return xReturn;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3710      	adds	r7, #16
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b085      	sub	sp, #20
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	60fb      	str	r3, [r7, #12]
 800b9c6:	e014      	b.n	800b9f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b9c8:	4a0f      	ldr	r2, [pc, #60]	@ (800ba08 <vQueueAddToRegistry+0x50>)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d10b      	bne.n	800b9ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b9d4:	490c      	ldr	r1, [pc, #48]	@ (800ba08 <vQueueAddToRegistry+0x50>)
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	683a      	ldr	r2, [r7, #0]
 800b9da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b9de:	4a0a      	ldr	r2, [pc, #40]	@ (800ba08 <vQueueAddToRegistry+0x50>)
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	00db      	lsls	r3, r3, #3
 800b9e4:	4413      	add	r3, r2
 800b9e6:	687a      	ldr	r2, [r7, #4]
 800b9e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b9ea:	e006      	b.n	800b9fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	60fb      	str	r3, [r7, #12]
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	2b07      	cmp	r3, #7
 800b9f6:	d9e7      	bls.n	800b9c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b9f8:	bf00      	nop
 800b9fa:	bf00      	nop
 800b9fc:	3714      	adds	r7, #20
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba04:	4770      	bx	lr
 800ba06:	bf00      	nop
 800ba08:	240009a4 	.word	0x240009a4

0800ba0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b086      	sub	sp, #24
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	60b9      	str	r1, [r7, #8]
 800ba16:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ba1c:	f001 fbec 	bl	800d1f8 <vPortEnterCritical>
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba26:	b25b      	sxtb	r3, r3
 800ba28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba2c:	d103      	bne.n	800ba36 <vQueueWaitForMessageRestricted+0x2a>
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	2200      	movs	r2, #0
 800ba32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ba3c:	b25b      	sxtb	r3, r3
 800ba3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ba42:	d103      	bne.n	800ba4c <vQueueWaitForMessageRestricted+0x40>
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	2200      	movs	r2, #0
 800ba48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba4c:	f001 fc06 	bl	800d25c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d106      	bne.n	800ba66 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	3324      	adds	r3, #36	@ 0x24
 800ba5c:	687a      	ldr	r2, [r7, #4]
 800ba5e:	68b9      	ldr	r1, [r7, #8]
 800ba60:	4618      	mov	r0, r3
 800ba62:	f000 fc6d 	bl	800c340 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ba66:	6978      	ldr	r0, [r7, #20]
 800ba68:	f7ff ff26 	bl	800b8b8 <prvUnlockQueue>
	}
 800ba6c:	bf00      	nop
 800ba6e:	3718      	adds	r7, #24
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b08e      	sub	sp, #56	@ 0x38
 800ba78:	af04      	add	r7, sp, #16
 800ba7a:	60f8      	str	r0, [r7, #12]
 800ba7c:	60b9      	str	r1, [r7, #8]
 800ba7e:	607a      	str	r2, [r7, #4]
 800ba80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ba82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d10b      	bne.n	800baa0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ba88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba8c:	f383 8811 	msr	BASEPRI, r3
 800ba90:	f3bf 8f6f 	isb	sy
 800ba94:	f3bf 8f4f 	dsb	sy
 800ba98:	623b      	str	r3, [r7, #32]
}
 800ba9a:	bf00      	nop
 800ba9c:	bf00      	nop
 800ba9e:	e7fd      	b.n	800ba9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800baa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d10b      	bne.n	800babe <xTaskCreateStatic+0x4a>
	__asm volatile
 800baa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baaa:	f383 8811 	msr	BASEPRI, r3
 800baae:	f3bf 8f6f 	isb	sy
 800bab2:	f3bf 8f4f 	dsb	sy
 800bab6:	61fb      	str	r3, [r7, #28]
}
 800bab8:	bf00      	nop
 800baba:	bf00      	nop
 800babc:	e7fd      	b.n	800baba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800babe:	23a8      	movs	r3, #168	@ 0xa8
 800bac0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	2ba8      	cmp	r3, #168	@ 0xa8
 800bac6:	d00b      	beq.n	800bae0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bacc:	f383 8811 	msr	BASEPRI, r3
 800bad0:	f3bf 8f6f 	isb	sy
 800bad4:	f3bf 8f4f 	dsb	sy
 800bad8:	61bb      	str	r3, [r7, #24]
}
 800bada:	bf00      	nop
 800badc:	bf00      	nop
 800bade:	e7fd      	b.n	800badc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bae0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bae2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d01e      	beq.n	800bb26 <xTaskCreateStatic+0xb2>
 800bae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baea:	2b00      	cmp	r3, #0
 800baec:	d01b      	beq.n	800bb26 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800baee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baf0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800baf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800baf6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800baf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafa:	2202      	movs	r2, #2
 800bafc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bb00:	2300      	movs	r3, #0
 800bb02:	9303      	str	r3, [sp, #12]
 800bb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb06:	9302      	str	r3, [sp, #8]
 800bb08:	f107 0314 	add.w	r3, r7, #20
 800bb0c:	9301      	str	r3, [sp, #4]
 800bb0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb10:	9300      	str	r3, [sp, #0]
 800bb12:	683b      	ldr	r3, [r7, #0]
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	68b9      	ldr	r1, [r7, #8]
 800bb18:	68f8      	ldr	r0, [r7, #12]
 800bb1a:	f000 f851 	bl	800bbc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bb20:	f000 f8f6 	bl	800bd10 <prvAddNewTaskToReadyList>
 800bb24:	e001      	b.n	800bb2a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bb26:	2300      	movs	r3, #0
 800bb28:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bb2a:	697b      	ldr	r3, [r7, #20]
	}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	3728      	adds	r7, #40	@ 0x28
 800bb30:	46bd      	mov	sp, r7
 800bb32:	bd80      	pop	{r7, pc}

0800bb34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b08c      	sub	sp, #48	@ 0x30
 800bb38:	af04      	add	r7, sp, #16
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	603b      	str	r3, [r7, #0]
 800bb40:	4613      	mov	r3, r2
 800bb42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bb44:	88fb      	ldrh	r3, [r7, #6]
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f001 fc77 	bl	800d43c <pvPortMalloc>
 800bb4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00e      	beq.n	800bb74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bb56:	20a8      	movs	r0, #168	@ 0xa8
 800bb58:	f001 fc70 	bl	800d43c <pvPortMalloc>
 800bb5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bb5e:	69fb      	ldr	r3, [r7, #28]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d003      	beq.n	800bb6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bb64:	69fb      	ldr	r3, [r7, #28]
 800bb66:	697a      	ldr	r2, [r7, #20]
 800bb68:	631a      	str	r2, [r3, #48]	@ 0x30
 800bb6a:	e005      	b.n	800bb78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bb6c:	6978      	ldr	r0, [r7, #20]
 800bb6e:	f001 fd33 	bl	800d5d8 <vPortFree>
 800bb72:	e001      	b.n	800bb78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bb74:	2300      	movs	r3, #0
 800bb76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bb78:	69fb      	ldr	r3, [r7, #28]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d017      	beq.n	800bbae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	2200      	movs	r2, #0
 800bb82:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bb86:	88fa      	ldrh	r2, [r7, #6]
 800bb88:	2300      	movs	r3, #0
 800bb8a:	9303      	str	r3, [sp, #12]
 800bb8c:	69fb      	ldr	r3, [r7, #28]
 800bb8e:	9302      	str	r3, [sp, #8]
 800bb90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb92:	9301      	str	r3, [sp, #4]
 800bb94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb96:	9300      	str	r3, [sp, #0]
 800bb98:	683b      	ldr	r3, [r7, #0]
 800bb9a:	68b9      	ldr	r1, [r7, #8]
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f000 f80f 	bl	800bbc0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bba2:	69f8      	ldr	r0, [r7, #28]
 800bba4:	f000 f8b4 	bl	800bd10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	61bb      	str	r3, [r7, #24]
 800bbac:	e002      	b.n	800bbb4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bbae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bbb2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bbb4:	69bb      	ldr	r3, [r7, #24]
	}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3720      	adds	r7, #32
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}
	...

0800bbc0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b088      	sub	sp, #32
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	60f8      	str	r0, [r7, #12]
 800bbc8:	60b9      	str	r1, [r7, #8]
 800bbca:	607a      	str	r2, [r7, #4]
 800bbcc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bbce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	21a5      	movs	r1, #165	@ 0xa5
 800bbda:	f001 ff34 	bl	800da46 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bbde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bbe2:	6879      	ldr	r1, [r7, #4]
 800bbe4:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800bbe8:	440b      	add	r3, r1
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	4413      	add	r3, r2
 800bbee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bbf0:	69bb      	ldr	r3, [r7, #24]
 800bbf2:	f023 0307 	bic.w	r3, r3, #7
 800bbf6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bbf8:	69bb      	ldr	r3, [r7, #24]
 800bbfa:	f003 0307 	and.w	r3, r3, #7
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d00b      	beq.n	800bc1a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc06:	f383 8811 	msr	BASEPRI, r3
 800bc0a:	f3bf 8f6f 	isb	sy
 800bc0e:	f3bf 8f4f 	dsb	sy
 800bc12:	617b      	str	r3, [r7, #20]
}
 800bc14:	bf00      	nop
 800bc16:	bf00      	nop
 800bc18:	e7fd      	b.n	800bc16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d01f      	beq.n	800bc60 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc20:	2300      	movs	r3, #0
 800bc22:	61fb      	str	r3, [r7, #28]
 800bc24:	e012      	b.n	800bc4c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bc26:	68ba      	ldr	r2, [r7, #8]
 800bc28:	69fb      	ldr	r3, [r7, #28]
 800bc2a:	4413      	add	r3, r2
 800bc2c:	7819      	ldrb	r1, [r3, #0]
 800bc2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc30:	69fb      	ldr	r3, [r7, #28]
 800bc32:	4413      	add	r3, r2
 800bc34:	3334      	adds	r3, #52	@ 0x34
 800bc36:	460a      	mov	r2, r1
 800bc38:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bc3a:	68ba      	ldr	r2, [r7, #8]
 800bc3c:	69fb      	ldr	r3, [r7, #28]
 800bc3e:	4413      	add	r3, r2
 800bc40:	781b      	ldrb	r3, [r3, #0]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d006      	beq.n	800bc54 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc46:	69fb      	ldr	r3, [r7, #28]
 800bc48:	3301      	adds	r3, #1
 800bc4a:	61fb      	str	r3, [r7, #28]
 800bc4c:	69fb      	ldr	r3, [r7, #28]
 800bc4e:	2b0f      	cmp	r3, #15
 800bc50:	d9e9      	bls.n	800bc26 <prvInitialiseNewTask+0x66>
 800bc52:	e000      	b.n	800bc56 <prvInitialiseNewTask+0x96>
			{
				break;
 800bc54:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bc56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bc5e:	e003      	b.n	800bc68 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bc60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc62:	2200      	movs	r2, #0
 800bc64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bc68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc6a:	2b37      	cmp	r3, #55	@ 0x37
 800bc6c:	d901      	bls.n	800bc72 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bc6e:	2337      	movs	r3, #55	@ 0x37
 800bc70:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc76:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bc78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bc7c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bc7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc80:	2200      	movs	r2, #0
 800bc82:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc86:	3304      	adds	r3, #4
 800bc88:	4618      	mov	r0, r3
 800bc8a:	f7ff f965 	bl	800af58 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bc8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc90:	3318      	adds	r3, #24
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7ff f960 	bl	800af58 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bc98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc9c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bcb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb8:	2200      	movs	r2, #0
 800bcba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bcbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc0:	3354      	adds	r3, #84	@ 0x54
 800bcc2:	224c      	movs	r2, #76	@ 0x4c
 800bcc4:	2100      	movs	r1, #0
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f001 febd 	bl	800da46 <memset>
 800bccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcce:	4a0d      	ldr	r2, [pc, #52]	@ (800bd04 <prvInitialiseNewTask+0x144>)
 800bcd0:	659a      	str	r2, [r3, #88]	@ 0x58
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd4:	4a0c      	ldr	r2, [pc, #48]	@ (800bd08 <prvInitialiseNewTask+0x148>)
 800bcd6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bcd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcda:	4a0c      	ldr	r2, [pc, #48]	@ (800bd0c <prvInitialiseNewTask+0x14c>)
 800bcdc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bcde:	683a      	ldr	r2, [r7, #0]
 800bce0:	68f9      	ldr	r1, [r7, #12]
 800bce2:	69b8      	ldr	r0, [r7, #24]
 800bce4:	f001 f95a 	bl	800cf9c <pxPortInitialiseStack>
 800bce8:	4602      	mov	r2, r0
 800bcea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bcee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d002      	beq.n	800bcfa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bcf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bcfa:	bf00      	nop
 800bcfc:	3720      	adds	r7, #32
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	24004c38 	.word	0x24004c38
 800bd08:	24004ca0 	.word	0x24004ca0
 800bd0c:	24004d08 	.word	0x24004d08

0800bd10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b082      	sub	sp, #8
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bd18:	f001 fa6e 	bl	800d1f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bd1c:	4b2d      	ldr	r3, [pc, #180]	@ (800bdd4 <prvAddNewTaskToReadyList+0xc4>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	3301      	adds	r3, #1
 800bd22:	4a2c      	ldr	r2, [pc, #176]	@ (800bdd4 <prvAddNewTaskToReadyList+0xc4>)
 800bd24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bd26:	4b2c      	ldr	r3, [pc, #176]	@ (800bdd8 <prvAddNewTaskToReadyList+0xc8>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d109      	bne.n	800bd42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bd2e:	4a2a      	ldr	r2, [pc, #168]	@ (800bdd8 <prvAddNewTaskToReadyList+0xc8>)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bd34:	4b27      	ldr	r3, [pc, #156]	@ (800bdd4 <prvAddNewTaskToReadyList+0xc4>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d110      	bne.n	800bd5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bd3c:	f000 fc2e 	bl	800c59c <prvInitialiseTaskLists>
 800bd40:	e00d      	b.n	800bd5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bd42:	4b26      	ldr	r3, [pc, #152]	@ (800bddc <prvAddNewTaskToReadyList+0xcc>)
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d109      	bne.n	800bd5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bd4a:	4b23      	ldr	r3, [pc, #140]	@ (800bdd8 <prvAddNewTaskToReadyList+0xc8>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd54:	429a      	cmp	r2, r3
 800bd56:	d802      	bhi.n	800bd5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bd58:	4a1f      	ldr	r2, [pc, #124]	@ (800bdd8 <prvAddNewTaskToReadyList+0xc8>)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bd5e:	4b20      	ldr	r3, [pc, #128]	@ (800bde0 <prvAddNewTaskToReadyList+0xd0>)
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	3301      	adds	r3, #1
 800bd64:	4a1e      	ldr	r2, [pc, #120]	@ (800bde0 <prvAddNewTaskToReadyList+0xd0>)
 800bd66:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bd68:	4b1d      	ldr	r3, [pc, #116]	@ (800bde0 <prvAddNewTaskToReadyList+0xd0>)
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd74:	4b1b      	ldr	r3, [pc, #108]	@ (800bde4 <prvAddNewTaskToReadyList+0xd4>)
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d903      	bls.n	800bd84 <prvAddNewTaskToReadyList+0x74>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd80:	4a18      	ldr	r2, [pc, #96]	@ (800bde4 <prvAddNewTaskToReadyList+0xd4>)
 800bd82:	6013      	str	r3, [r2, #0]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd88:	4613      	mov	r3, r2
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	4413      	add	r3, r2
 800bd8e:	009b      	lsls	r3, r3, #2
 800bd90:	4a15      	ldr	r2, [pc, #84]	@ (800bde8 <prvAddNewTaskToReadyList+0xd8>)
 800bd92:	441a      	add	r2, r3
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	3304      	adds	r3, #4
 800bd98:	4619      	mov	r1, r3
 800bd9a:	4610      	mov	r0, r2
 800bd9c:	f7ff f8e9 	bl	800af72 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bda0:	f001 fa5c 	bl	800d25c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bda4:	4b0d      	ldr	r3, [pc, #52]	@ (800bddc <prvAddNewTaskToReadyList+0xcc>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d00e      	beq.n	800bdca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bdac:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd8 <prvAddNewTaskToReadyList+0xc8>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d207      	bcs.n	800bdca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bdba:	4b0c      	ldr	r3, [pc, #48]	@ (800bdec <prvAddNewTaskToReadyList+0xdc>)
 800bdbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdc0:	601a      	str	r2, [r3, #0]
 800bdc2:	f3bf 8f4f 	dsb	sy
 800bdc6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bdca:	bf00      	nop
 800bdcc:	3708      	adds	r7, #8
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	24000eb8 	.word	0x24000eb8
 800bdd8:	240009e4 	.word	0x240009e4
 800bddc:	24000ec4 	.word	0x24000ec4
 800bde0:	24000ed4 	.word	0x24000ed4
 800bde4:	24000ec0 	.word	0x24000ec0
 800bde8:	240009e8 	.word	0x240009e8
 800bdec:	e000ed04 	.word	0xe000ed04

0800bdf0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b084      	sub	sp, #16
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d018      	beq.n	800be34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800be02:	4b14      	ldr	r3, [pc, #80]	@ (800be54 <vTaskDelay+0x64>)
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d00b      	beq.n	800be22 <vTaskDelay+0x32>
	__asm volatile
 800be0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be0e:	f383 8811 	msr	BASEPRI, r3
 800be12:	f3bf 8f6f 	isb	sy
 800be16:	f3bf 8f4f 	dsb	sy
 800be1a:	60bb      	str	r3, [r7, #8]
}
 800be1c:	bf00      	nop
 800be1e:	bf00      	nop
 800be20:	e7fd      	b.n	800be1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800be22:	f000 f88b 	bl	800bf3c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800be26:	2100      	movs	r1, #0
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f000 fd09 	bl	800c840 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800be2e:	f000 f893 	bl	800bf58 <xTaskResumeAll>
 800be32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d107      	bne.n	800be4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800be3a:	4b07      	ldr	r3, [pc, #28]	@ (800be58 <vTaskDelay+0x68>)
 800be3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be40:	601a      	str	r2, [r3, #0]
 800be42:	f3bf 8f4f 	dsb	sy
 800be46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be4a:	bf00      	nop
 800be4c:	3710      	adds	r7, #16
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}
 800be52:	bf00      	nop
 800be54:	24000ee0 	.word	0x24000ee0
 800be58:	e000ed04 	.word	0xe000ed04

0800be5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b08a      	sub	sp, #40	@ 0x28
 800be60:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be62:	2300      	movs	r3, #0
 800be64:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be66:	2300      	movs	r3, #0
 800be68:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be6a:	463a      	mov	r2, r7
 800be6c:	1d39      	adds	r1, r7, #4
 800be6e:	f107 0308 	add.w	r3, r7, #8
 800be72:	4618      	mov	r0, r3
 800be74:	f7ff f81c 	bl	800aeb0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be78:	6839      	ldr	r1, [r7, #0]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	68ba      	ldr	r2, [r7, #8]
 800be7e:	9202      	str	r2, [sp, #8]
 800be80:	9301      	str	r3, [sp, #4]
 800be82:	2300      	movs	r3, #0
 800be84:	9300      	str	r3, [sp, #0]
 800be86:	2300      	movs	r3, #0
 800be88:	460a      	mov	r2, r1
 800be8a:	4924      	ldr	r1, [pc, #144]	@ (800bf1c <vTaskStartScheduler+0xc0>)
 800be8c:	4824      	ldr	r0, [pc, #144]	@ (800bf20 <vTaskStartScheduler+0xc4>)
 800be8e:	f7ff fdf1 	bl	800ba74 <xTaskCreateStatic>
 800be92:	4603      	mov	r3, r0
 800be94:	4a23      	ldr	r2, [pc, #140]	@ (800bf24 <vTaskStartScheduler+0xc8>)
 800be96:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be98:	4b22      	ldr	r3, [pc, #136]	@ (800bf24 <vTaskStartScheduler+0xc8>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d002      	beq.n	800bea6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bea0:	2301      	movs	r3, #1
 800bea2:	617b      	str	r3, [r7, #20]
 800bea4:	e001      	b.n	800beaa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bea6:	2300      	movs	r3, #0
 800bea8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	2b01      	cmp	r3, #1
 800beae:	d102      	bne.n	800beb6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800beb0:	f000 fd1a 	bl	800c8e8 <xTimerCreateTimerTask>
 800beb4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d11b      	bne.n	800bef4 <vTaskStartScheduler+0x98>
	__asm volatile
 800bebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec0:	f383 8811 	msr	BASEPRI, r3
 800bec4:	f3bf 8f6f 	isb	sy
 800bec8:	f3bf 8f4f 	dsb	sy
 800becc:	613b      	str	r3, [r7, #16]
}
 800bece:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bed0:	4b15      	ldr	r3, [pc, #84]	@ (800bf28 <vTaskStartScheduler+0xcc>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	3354      	adds	r3, #84	@ 0x54
 800bed6:	4a15      	ldr	r2, [pc, #84]	@ (800bf2c <vTaskStartScheduler+0xd0>)
 800bed8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800beda:	4b15      	ldr	r3, [pc, #84]	@ (800bf30 <vTaskStartScheduler+0xd4>)
 800bedc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bee0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bee2:	4b14      	ldr	r3, [pc, #80]	@ (800bf34 <vTaskStartScheduler+0xd8>)
 800bee4:	2201      	movs	r2, #1
 800bee6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bee8:	4b13      	ldr	r3, [pc, #76]	@ (800bf38 <vTaskStartScheduler+0xdc>)
 800beea:	2200      	movs	r2, #0
 800beec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800beee:	f001 f8df 	bl	800d0b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bef2:	e00f      	b.n	800bf14 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bef4:	697b      	ldr	r3, [r7, #20]
 800bef6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800befa:	d10b      	bne.n	800bf14 <vTaskStartScheduler+0xb8>
	__asm volatile
 800befc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf00:	f383 8811 	msr	BASEPRI, r3
 800bf04:	f3bf 8f6f 	isb	sy
 800bf08:	f3bf 8f4f 	dsb	sy
 800bf0c:	60fb      	str	r3, [r7, #12]
}
 800bf0e:	bf00      	nop
 800bf10:	bf00      	nop
 800bf12:	e7fd      	b.n	800bf10 <vTaskStartScheduler+0xb4>
}
 800bf14:	bf00      	nop
 800bf16:	3718      	adds	r7, #24
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	0800f730 	.word	0x0800f730
 800bf20:	0800c56d 	.word	0x0800c56d
 800bf24:	24000edc 	.word	0x24000edc
 800bf28:	240009e4 	.word	0x240009e4
 800bf2c:	24000034 	.word	0x24000034
 800bf30:	24000ed8 	.word	0x24000ed8
 800bf34:	24000ec4 	.word	0x24000ec4
 800bf38:	24000ebc 	.word	0x24000ebc

0800bf3c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bf40:	4b04      	ldr	r3, [pc, #16]	@ (800bf54 <vTaskSuspendAll+0x18>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	3301      	adds	r3, #1
 800bf46:	4a03      	ldr	r2, [pc, #12]	@ (800bf54 <vTaskSuspendAll+0x18>)
 800bf48:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bf4a:	bf00      	nop
 800bf4c:	46bd      	mov	sp, r7
 800bf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf52:	4770      	bx	lr
 800bf54:	24000ee0 	.word	0x24000ee0

0800bf58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b084      	sub	sp, #16
 800bf5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bf5e:	2300      	movs	r3, #0
 800bf60:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bf62:	2300      	movs	r3, #0
 800bf64:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf66:	4b42      	ldr	r3, [pc, #264]	@ (800c070 <xTaskResumeAll+0x118>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10b      	bne.n	800bf86 <xTaskResumeAll+0x2e>
	__asm volatile
 800bf6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf72:	f383 8811 	msr	BASEPRI, r3
 800bf76:	f3bf 8f6f 	isb	sy
 800bf7a:	f3bf 8f4f 	dsb	sy
 800bf7e:	603b      	str	r3, [r7, #0]
}
 800bf80:	bf00      	nop
 800bf82:	bf00      	nop
 800bf84:	e7fd      	b.n	800bf82 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf86:	f001 f937 	bl	800d1f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf8a:	4b39      	ldr	r3, [pc, #228]	@ (800c070 <xTaskResumeAll+0x118>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	3b01      	subs	r3, #1
 800bf90:	4a37      	ldr	r2, [pc, #220]	@ (800c070 <xTaskResumeAll+0x118>)
 800bf92:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf94:	4b36      	ldr	r3, [pc, #216]	@ (800c070 <xTaskResumeAll+0x118>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d162      	bne.n	800c062 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf9c:	4b35      	ldr	r3, [pc, #212]	@ (800c074 <xTaskResumeAll+0x11c>)
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d05e      	beq.n	800c062 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfa4:	e02f      	b.n	800c006 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfa6:	4b34      	ldr	r3, [pc, #208]	@ (800c078 <xTaskResumeAll+0x120>)
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	68db      	ldr	r3, [r3, #12]
 800bfac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	3318      	adds	r3, #24
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff f83a 	bl	800b02c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	3304      	adds	r3, #4
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f7ff f835 	bl	800b02c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfc6:	4b2d      	ldr	r3, [pc, #180]	@ (800c07c <xTaskResumeAll+0x124>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d903      	bls.n	800bfd6 <xTaskResumeAll+0x7e>
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd2:	4a2a      	ldr	r2, [pc, #168]	@ (800c07c <xTaskResumeAll+0x124>)
 800bfd4:	6013      	str	r3, [r2, #0]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfda:	4613      	mov	r3, r2
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	4413      	add	r3, r2
 800bfe0:	009b      	lsls	r3, r3, #2
 800bfe2:	4a27      	ldr	r2, [pc, #156]	@ (800c080 <xTaskResumeAll+0x128>)
 800bfe4:	441a      	add	r2, r3
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	4619      	mov	r1, r3
 800bfec:	4610      	mov	r0, r2
 800bfee:	f7fe ffc0 	bl	800af72 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bff6:	4b23      	ldr	r3, [pc, #140]	@ (800c084 <xTaskResumeAll+0x12c>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d302      	bcc.n	800c006 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c000:	4b21      	ldr	r3, [pc, #132]	@ (800c088 <xTaskResumeAll+0x130>)
 800c002:	2201      	movs	r2, #1
 800c004:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c006:	4b1c      	ldr	r3, [pc, #112]	@ (800c078 <xTaskResumeAll+0x120>)
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d1cb      	bne.n	800bfa6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d001      	beq.n	800c018 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c014:	f000 fb66 	bl	800c6e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c018:	4b1c      	ldr	r3, [pc, #112]	@ (800c08c <xTaskResumeAll+0x134>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d010      	beq.n	800c046 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c024:	f000 f846 	bl	800c0b4 <xTaskIncrementTick>
 800c028:	4603      	mov	r3, r0
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d002      	beq.n	800c034 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c02e:	4b16      	ldr	r3, [pc, #88]	@ (800c088 <xTaskResumeAll+0x130>)
 800c030:	2201      	movs	r2, #1
 800c032:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3b01      	subs	r3, #1
 800c038:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d1f1      	bne.n	800c024 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c040:	4b12      	ldr	r3, [pc, #72]	@ (800c08c <xTaskResumeAll+0x134>)
 800c042:	2200      	movs	r2, #0
 800c044:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c046:	4b10      	ldr	r3, [pc, #64]	@ (800c088 <xTaskResumeAll+0x130>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d009      	beq.n	800c062 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c04e:	2301      	movs	r3, #1
 800c050:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c052:	4b0f      	ldr	r3, [pc, #60]	@ (800c090 <xTaskResumeAll+0x138>)
 800c054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c058:	601a      	str	r2, [r3, #0]
 800c05a:	f3bf 8f4f 	dsb	sy
 800c05e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c062:	f001 f8fb 	bl	800d25c <vPortExitCritical>

	return xAlreadyYielded;
 800c066:	68bb      	ldr	r3, [r7, #8]
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3710      	adds	r7, #16
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	24000ee0 	.word	0x24000ee0
 800c074:	24000eb8 	.word	0x24000eb8
 800c078:	24000e78 	.word	0x24000e78
 800c07c:	24000ec0 	.word	0x24000ec0
 800c080:	240009e8 	.word	0x240009e8
 800c084:	240009e4 	.word	0x240009e4
 800c088:	24000ecc 	.word	0x24000ecc
 800c08c:	24000ec8 	.word	0x24000ec8
 800c090:	e000ed04 	.word	0xe000ed04

0800c094 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c09a:	4b05      	ldr	r3, [pc, #20]	@ (800c0b0 <xTaskGetTickCount+0x1c>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c0a0:	687b      	ldr	r3, [r7, #4]
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	370c      	adds	r7, #12
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	24000ebc 	.word	0x24000ebc

0800c0b4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b086      	sub	sp, #24
 800c0b8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c0be:	4b4f      	ldr	r3, [pc, #316]	@ (800c1fc <xTaskIncrementTick+0x148>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	f040 8090 	bne.w	800c1e8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c0c8:	4b4d      	ldr	r3, [pc, #308]	@ (800c200 <xTaskIncrementTick+0x14c>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	3301      	adds	r3, #1
 800c0ce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c0d0:	4a4b      	ldr	r2, [pc, #300]	@ (800c200 <xTaskIncrementTick+0x14c>)
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d121      	bne.n	800c120 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c0dc:	4b49      	ldr	r3, [pc, #292]	@ (800c204 <xTaskIncrementTick+0x150>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d00b      	beq.n	800c0fe <xTaskIncrementTick+0x4a>
	__asm volatile
 800c0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ea:	f383 8811 	msr	BASEPRI, r3
 800c0ee:	f3bf 8f6f 	isb	sy
 800c0f2:	f3bf 8f4f 	dsb	sy
 800c0f6:	603b      	str	r3, [r7, #0]
}
 800c0f8:	bf00      	nop
 800c0fa:	bf00      	nop
 800c0fc:	e7fd      	b.n	800c0fa <xTaskIncrementTick+0x46>
 800c0fe:	4b41      	ldr	r3, [pc, #260]	@ (800c204 <xTaskIncrementTick+0x150>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	60fb      	str	r3, [r7, #12]
 800c104:	4b40      	ldr	r3, [pc, #256]	@ (800c208 <xTaskIncrementTick+0x154>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a3e      	ldr	r2, [pc, #248]	@ (800c204 <xTaskIncrementTick+0x150>)
 800c10a:	6013      	str	r3, [r2, #0]
 800c10c:	4a3e      	ldr	r2, [pc, #248]	@ (800c208 <xTaskIncrementTick+0x154>)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	6013      	str	r3, [r2, #0]
 800c112:	4b3e      	ldr	r3, [pc, #248]	@ (800c20c <xTaskIncrementTick+0x158>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	3301      	adds	r3, #1
 800c118:	4a3c      	ldr	r2, [pc, #240]	@ (800c20c <xTaskIncrementTick+0x158>)
 800c11a:	6013      	str	r3, [r2, #0]
 800c11c:	f000 fae2 	bl	800c6e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c120:	4b3b      	ldr	r3, [pc, #236]	@ (800c210 <xTaskIncrementTick+0x15c>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	693a      	ldr	r2, [r7, #16]
 800c126:	429a      	cmp	r2, r3
 800c128:	d349      	bcc.n	800c1be <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c12a:	4b36      	ldr	r3, [pc, #216]	@ (800c204 <xTaskIncrementTick+0x150>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d104      	bne.n	800c13e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c134:	4b36      	ldr	r3, [pc, #216]	@ (800c210 <xTaskIncrementTick+0x15c>)
 800c136:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c13a:	601a      	str	r2, [r3, #0]
					break;
 800c13c:	e03f      	b.n	800c1be <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c13e:	4b31      	ldr	r3, [pc, #196]	@ (800c204 <xTaskIncrementTick+0x150>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	68db      	ldr	r3, [r3, #12]
 800c144:	68db      	ldr	r3, [r3, #12]
 800c146:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	685b      	ldr	r3, [r3, #4]
 800c14c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c14e:	693a      	ldr	r2, [r7, #16]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	429a      	cmp	r2, r3
 800c154:	d203      	bcs.n	800c15e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c156:	4a2e      	ldr	r2, [pc, #184]	@ (800c210 <xTaskIncrementTick+0x15c>)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c15c:	e02f      	b.n	800c1be <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	3304      	adds	r3, #4
 800c162:	4618      	mov	r0, r3
 800c164:	f7fe ff62 	bl	800b02c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c168:	68bb      	ldr	r3, [r7, #8]
 800c16a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d004      	beq.n	800c17a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c170:	68bb      	ldr	r3, [r7, #8]
 800c172:	3318      	adds	r3, #24
 800c174:	4618      	mov	r0, r3
 800c176:	f7fe ff59 	bl	800b02c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c17a:	68bb      	ldr	r3, [r7, #8]
 800c17c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c17e:	4b25      	ldr	r3, [pc, #148]	@ (800c214 <xTaskIncrementTick+0x160>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	429a      	cmp	r2, r3
 800c184:	d903      	bls.n	800c18e <xTaskIncrementTick+0xda>
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c18a:	4a22      	ldr	r2, [pc, #136]	@ (800c214 <xTaskIncrementTick+0x160>)
 800c18c:	6013      	str	r3, [r2, #0]
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c192:	4613      	mov	r3, r2
 800c194:	009b      	lsls	r3, r3, #2
 800c196:	4413      	add	r3, r2
 800c198:	009b      	lsls	r3, r3, #2
 800c19a:	4a1f      	ldr	r2, [pc, #124]	@ (800c218 <xTaskIncrementTick+0x164>)
 800c19c:	441a      	add	r2, r3
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	3304      	adds	r3, #4
 800c1a2:	4619      	mov	r1, r3
 800c1a4:	4610      	mov	r0, r2
 800c1a6:	f7fe fee4 	bl	800af72 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1ae:	4b1b      	ldr	r3, [pc, #108]	@ (800c21c <xTaskIncrementTick+0x168>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b4:	429a      	cmp	r2, r3
 800c1b6:	d3b8      	bcc.n	800c12a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c1bc:	e7b5      	b.n	800c12a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c1be:	4b17      	ldr	r3, [pc, #92]	@ (800c21c <xTaskIncrementTick+0x168>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1c4:	4914      	ldr	r1, [pc, #80]	@ (800c218 <xTaskIncrementTick+0x164>)
 800c1c6:	4613      	mov	r3, r2
 800c1c8:	009b      	lsls	r3, r3, #2
 800c1ca:	4413      	add	r3, r2
 800c1cc:	009b      	lsls	r3, r3, #2
 800c1ce:	440b      	add	r3, r1
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	2b01      	cmp	r3, #1
 800c1d4:	d901      	bls.n	800c1da <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c1da:	4b11      	ldr	r3, [pc, #68]	@ (800c220 <xTaskIncrementTick+0x16c>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d007      	beq.n	800c1f2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	617b      	str	r3, [r7, #20]
 800c1e6:	e004      	b.n	800c1f2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c1e8:	4b0e      	ldr	r3, [pc, #56]	@ (800c224 <xTaskIncrementTick+0x170>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	4a0d      	ldr	r2, [pc, #52]	@ (800c224 <xTaskIncrementTick+0x170>)
 800c1f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c1f2:	697b      	ldr	r3, [r7, #20]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3718      	adds	r7, #24
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}
 800c1fc:	24000ee0 	.word	0x24000ee0
 800c200:	24000ebc 	.word	0x24000ebc
 800c204:	24000e70 	.word	0x24000e70
 800c208:	24000e74 	.word	0x24000e74
 800c20c:	24000ed0 	.word	0x24000ed0
 800c210:	24000ed8 	.word	0x24000ed8
 800c214:	24000ec0 	.word	0x24000ec0
 800c218:	240009e8 	.word	0x240009e8
 800c21c:	240009e4 	.word	0x240009e4
 800c220:	24000ecc 	.word	0x24000ecc
 800c224:	24000ec8 	.word	0x24000ec8

0800c228 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c228:	b480      	push	{r7}
 800c22a:	b085      	sub	sp, #20
 800c22c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c22e:	4b2b      	ldr	r3, [pc, #172]	@ (800c2dc <vTaskSwitchContext+0xb4>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d003      	beq.n	800c23e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c236:	4b2a      	ldr	r3, [pc, #168]	@ (800c2e0 <vTaskSwitchContext+0xb8>)
 800c238:	2201      	movs	r2, #1
 800c23a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c23c:	e047      	b.n	800c2ce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c23e:	4b28      	ldr	r3, [pc, #160]	@ (800c2e0 <vTaskSwitchContext+0xb8>)
 800c240:	2200      	movs	r2, #0
 800c242:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c244:	4b27      	ldr	r3, [pc, #156]	@ (800c2e4 <vTaskSwitchContext+0xbc>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	60fb      	str	r3, [r7, #12]
 800c24a:	e011      	b.n	800c270 <vTaskSwitchContext+0x48>
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10b      	bne.n	800c26a <vTaskSwitchContext+0x42>
	__asm volatile
 800c252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c256:	f383 8811 	msr	BASEPRI, r3
 800c25a:	f3bf 8f6f 	isb	sy
 800c25e:	f3bf 8f4f 	dsb	sy
 800c262:	607b      	str	r3, [r7, #4]
}
 800c264:	bf00      	nop
 800c266:	bf00      	nop
 800c268:	e7fd      	b.n	800c266 <vTaskSwitchContext+0x3e>
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	3b01      	subs	r3, #1
 800c26e:	60fb      	str	r3, [r7, #12]
 800c270:	491d      	ldr	r1, [pc, #116]	@ (800c2e8 <vTaskSwitchContext+0xc0>)
 800c272:	68fa      	ldr	r2, [r7, #12]
 800c274:	4613      	mov	r3, r2
 800c276:	009b      	lsls	r3, r3, #2
 800c278:	4413      	add	r3, r2
 800c27a:	009b      	lsls	r3, r3, #2
 800c27c:	440b      	add	r3, r1
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d0e3      	beq.n	800c24c <vTaskSwitchContext+0x24>
 800c284:	68fa      	ldr	r2, [r7, #12]
 800c286:	4613      	mov	r3, r2
 800c288:	009b      	lsls	r3, r3, #2
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4a16      	ldr	r2, [pc, #88]	@ (800c2e8 <vTaskSwitchContext+0xc0>)
 800c290:	4413      	add	r3, r2
 800c292:	60bb      	str	r3, [r7, #8]
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	685b      	ldr	r3, [r3, #4]
 800c298:	685a      	ldr	r2, [r3, #4]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	605a      	str	r2, [r3, #4]
 800c29e:	68bb      	ldr	r3, [r7, #8]
 800c2a0:	685a      	ldr	r2, [r3, #4]
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	3308      	adds	r3, #8
 800c2a6:	429a      	cmp	r2, r3
 800c2a8:	d104      	bne.n	800c2b4 <vTaskSwitchContext+0x8c>
 800c2aa:	68bb      	ldr	r3, [r7, #8]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	685a      	ldr	r2, [r3, #4]
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	605a      	str	r2, [r3, #4]
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	4a0c      	ldr	r2, [pc, #48]	@ (800c2ec <vTaskSwitchContext+0xc4>)
 800c2bc:	6013      	str	r3, [r2, #0]
 800c2be:	4a09      	ldr	r2, [pc, #36]	@ (800c2e4 <vTaskSwitchContext+0xbc>)
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c2c4:	4b09      	ldr	r3, [pc, #36]	@ (800c2ec <vTaskSwitchContext+0xc4>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	3354      	adds	r3, #84	@ 0x54
 800c2ca:	4a09      	ldr	r2, [pc, #36]	@ (800c2f0 <vTaskSwitchContext+0xc8>)
 800c2cc:	6013      	str	r3, [r2, #0]
}
 800c2ce:	bf00      	nop
 800c2d0:	3714      	adds	r7, #20
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr
 800c2da:	bf00      	nop
 800c2dc:	24000ee0 	.word	0x24000ee0
 800c2e0:	24000ecc 	.word	0x24000ecc
 800c2e4:	24000ec0 	.word	0x24000ec0
 800c2e8:	240009e8 	.word	0x240009e8
 800c2ec:	240009e4 	.word	0x240009e4
 800c2f0:	24000034 	.word	0x24000034

0800c2f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b084      	sub	sp, #16
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	2b00      	cmp	r3, #0
 800c302:	d10b      	bne.n	800c31c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c308:	f383 8811 	msr	BASEPRI, r3
 800c30c:	f3bf 8f6f 	isb	sy
 800c310:	f3bf 8f4f 	dsb	sy
 800c314:	60fb      	str	r3, [r7, #12]
}
 800c316:	bf00      	nop
 800c318:	bf00      	nop
 800c31a:	e7fd      	b.n	800c318 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c31c:	4b07      	ldr	r3, [pc, #28]	@ (800c33c <vTaskPlaceOnEventList+0x48>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	3318      	adds	r3, #24
 800c322:	4619      	mov	r1, r3
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f7fe fe48 	bl	800afba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c32a:	2101      	movs	r1, #1
 800c32c:	6838      	ldr	r0, [r7, #0]
 800c32e:	f000 fa87 	bl	800c840 <prvAddCurrentTaskToDelayedList>
}
 800c332:	bf00      	nop
 800c334:	3710      	adds	r7, #16
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	240009e4 	.word	0x240009e4

0800c340 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c340:	b580      	push	{r7, lr}
 800c342:	b086      	sub	sp, #24
 800c344:	af00      	add	r7, sp, #0
 800c346:	60f8      	str	r0, [r7, #12]
 800c348:	60b9      	str	r1, [r7, #8]
 800c34a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d10b      	bne.n	800c36a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c356:	f383 8811 	msr	BASEPRI, r3
 800c35a:	f3bf 8f6f 	isb	sy
 800c35e:	f3bf 8f4f 	dsb	sy
 800c362:	617b      	str	r3, [r7, #20]
}
 800c364:	bf00      	nop
 800c366:	bf00      	nop
 800c368:	e7fd      	b.n	800c366 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c36a:	4b0a      	ldr	r3, [pc, #40]	@ (800c394 <vTaskPlaceOnEventListRestricted+0x54>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	3318      	adds	r3, #24
 800c370:	4619      	mov	r1, r3
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f7fe fdfd 	bl	800af72 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d002      	beq.n	800c384 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c37e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c382:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c384:	6879      	ldr	r1, [r7, #4]
 800c386:	68b8      	ldr	r0, [r7, #8]
 800c388:	f000 fa5a 	bl	800c840 <prvAddCurrentTaskToDelayedList>
	}
 800c38c:	bf00      	nop
 800c38e:	3718      	adds	r7, #24
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}
 800c394:	240009e4 	.word	0x240009e4

0800c398 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	68db      	ldr	r3, [r3, #12]
 800c3a4:	68db      	ldr	r3, [r3, #12]
 800c3a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c3a8:	693b      	ldr	r3, [r7, #16]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d10b      	bne.n	800c3c6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3b2:	f383 8811 	msr	BASEPRI, r3
 800c3b6:	f3bf 8f6f 	isb	sy
 800c3ba:	f3bf 8f4f 	dsb	sy
 800c3be:	60fb      	str	r3, [r7, #12]
}
 800c3c0:	bf00      	nop
 800c3c2:	bf00      	nop
 800c3c4:	e7fd      	b.n	800c3c2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	3318      	adds	r3, #24
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7fe fe2e 	bl	800b02c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3d0:	4b1d      	ldr	r3, [pc, #116]	@ (800c448 <xTaskRemoveFromEventList+0xb0>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d11d      	bne.n	800c414 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	3304      	adds	r3, #4
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f7fe fe25 	bl	800b02c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c3e2:	693b      	ldr	r3, [r7, #16]
 800c3e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3e6:	4b19      	ldr	r3, [pc, #100]	@ (800c44c <xTaskRemoveFromEventList+0xb4>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	429a      	cmp	r2, r3
 800c3ec:	d903      	bls.n	800c3f6 <xTaskRemoveFromEventList+0x5e>
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f2:	4a16      	ldr	r2, [pc, #88]	@ (800c44c <xTaskRemoveFromEventList+0xb4>)
 800c3f4:	6013      	str	r3, [r2, #0]
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3fa:	4613      	mov	r3, r2
 800c3fc:	009b      	lsls	r3, r3, #2
 800c3fe:	4413      	add	r3, r2
 800c400:	009b      	lsls	r3, r3, #2
 800c402:	4a13      	ldr	r2, [pc, #76]	@ (800c450 <xTaskRemoveFromEventList+0xb8>)
 800c404:	441a      	add	r2, r3
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	3304      	adds	r3, #4
 800c40a:	4619      	mov	r1, r3
 800c40c:	4610      	mov	r0, r2
 800c40e:	f7fe fdb0 	bl	800af72 <vListInsertEnd>
 800c412:	e005      	b.n	800c420 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	3318      	adds	r3, #24
 800c418:	4619      	mov	r1, r3
 800c41a:	480e      	ldr	r0, [pc, #56]	@ (800c454 <xTaskRemoveFromEventList+0xbc>)
 800c41c:	f7fe fda9 	bl	800af72 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c424:	4b0c      	ldr	r3, [pc, #48]	@ (800c458 <xTaskRemoveFromEventList+0xc0>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d905      	bls.n	800c43a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c42e:	2301      	movs	r3, #1
 800c430:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c432:	4b0a      	ldr	r3, [pc, #40]	@ (800c45c <xTaskRemoveFromEventList+0xc4>)
 800c434:	2201      	movs	r2, #1
 800c436:	601a      	str	r2, [r3, #0]
 800c438:	e001      	b.n	800c43e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c43a:	2300      	movs	r3, #0
 800c43c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c43e:	697b      	ldr	r3, [r7, #20]
}
 800c440:	4618      	mov	r0, r3
 800c442:	3718      	adds	r7, #24
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}
 800c448:	24000ee0 	.word	0x24000ee0
 800c44c:	24000ec0 	.word	0x24000ec0
 800c450:	240009e8 	.word	0x240009e8
 800c454:	24000e78 	.word	0x24000e78
 800c458:	240009e4 	.word	0x240009e4
 800c45c:	24000ecc 	.word	0x24000ecc

0800c460 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c460:	b480      	push	{r7}
 800c462:	b083      	sub	sp, #12
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c468:	4b06      	ldr	r3, [pc, #24]	@ (800c484 <vTaskInternalSetTimeOutState+0x24>)
 800c46a:	681a      	ldr	r2, [r3, #0]
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c470:	4b05      	ldr	r3, [pc, #20]	@ (800c488 <vTaskInternalSetTimeOutState+0x28>)
 800c472:	681a      	ldr	r2, [r3, #0]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	605a      	str	r2, [r3, #4]
}
 800c478:	bf00      	nop
 800c47a:	370c      	adds	r7, #12
 800c47c:	46bd      	mov	sp, r7
 800c47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c482:	4770      	bx	lr
 800c484:	24000ed0 	.word	0x24000ed0
 800c488:	24000ebc 	.word	0x24000ebc

0800c48c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b088      	sub	sp, #32
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d10b      	bne.n	800c4b4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c49c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4a0:	f383 8811 	msr	BASEPRI, r3
 800c4a4:	f3bf 8f6f 	isb	sy
 800c4a8:	f3bf 8f4f 	dsb	sy
 800c4ac:	613b      	str	r3, [r7, #16]
}
 800c4ae:	bf00      	nop
 800c4b0:	bf00      	nop
 800c4b2:	e7fd      	b.n	800c4b0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c4b4:	683b      	ldr	r3, [r7, #0]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d10b      	bne.n	800c4d2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c4ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4be:	f383 8811 	msr	BASEPRI, r3
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	f3bf 8f4f 	dsb	sy
 800c4ca:	60fb      	str	r3, [r7, #12]
}
 800c4cc:	bf00      	nop
 800c4ce:	bf00      	nop
 800c4d0:	e7fd      	b.n	800c4ce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c4d2:	f000 fe91 	bl	800d1f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c4d6:	4b1d      	ldr	r3, [pc, #116]	@ (800c54c <xTaskCheckForTimeOut+0xc0>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	69ba      	ldr	r2, [r7, #24]
 800c4e2:	1ad3      	subs	r3, r2, r3
 800c4e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c4ee:	d102      	bne.n	800c4f6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	61fb      	str	r3, [r7, #28]
 800c4f4:	e023      	b.n	800c53e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681a      	ldr	r2, [r3, #0]
 800c4fa:	4b15      	ldr	r3, [pc, #84]	@ (800c550 <xTaskCheckForTimeOut+0xc4>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	429a      	cmp	r2, r3
 800c500:	d007      	beq.n	800c512 <xTaskCheckForTimeOut+0x86>
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	69ba      	ldr	r2, [r7, #24]
 800c508:	429a      	cmp	r2, r3
 800c50a:	d302      	bcc.n	800c512 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c50c:	2301      	movs	r3, #1
 800c50e:	61fb      	str	r3, [r7, #28]
 800c510:	e015      	b.n	800c53e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	697a      	ldr	r2, [r7, #20]
 800c518:	429a      	cmp	r2, r3
 800c51a:	d20b      	bcs.n	800c534 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	681a      	ldr	r2, [r3, #0]
 800c520:	697b      	ldr	r3, [r7, #20]
 800c522:	1ad2      	subs	r2, r2, r3
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c528:	6878      	ldr	r0, [r7, #4]
 800c52a:	f7ff ff99 	bl	800c460 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c52e:	2300      	movs	r3, #0
 800c530:	61fb      	str	r3, [r7, #28]
 800c532:	e004      	b.n	800c53e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	2200      	movs	r2, #0
 800c538:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c53a:	2301      	movs	r3, #1
 800c53c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c53e:	f000 fe8d 	bl	800d25c <vPortExitCritical>

	return xReturn;
 800c542:	69fb      	ldr	r3, [r7, #28]
}
 800c544:	4618      	mov	r0, r3
 800c546:	3720      	adds	r7, #32
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	24000ebc 	.word	0x24000ebc
 800c550:	24000ed0 	.word	0x24000ed0

0800c554 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c554:	b480      	push	{r7}
 800c556:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c558:	4b03      	ldr	r3, [pc, #12]	@ (800c568 <vTaskMissedYield+0x14>)
 800c55a:	2201      	movs	r2, #1
 800c55c:	601a      	str	r2, [r3, #0]
}
 800c55e:	bf00      	nop
 800c560:	46bd      	mov	sp, r7
 800c562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c566:	4770      	bx	lr
 800c568:	24000ecc 	.word	0x24000ecc

0800c56c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c574:	f000 f852 	bl	800c61c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c578:	4b06      	ldr	r3, [pc, #24]	@ (800c594 <prvIdleTask+0x28>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b01      	cmp	r3, #1
 800c57e:	d9f9      	bls.n	800c574 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c580:	4b05      	ldr	r3, [pc, #20]	@ (800c598 <prvIdleTask+0x2c>)
 800c582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c586:	601a      	str	r2, [r3, #0]
 800c588:	f3bf 8f4f 	dsb	sy
 800c58c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c590:	e7f0      	b.n	800c574 <prvIdleTask+0x8>
 800c592:	bf00      	nop
 800c594:	240009e8 	.word	0x240009e8
 800c598:	e000ed04 	.word	0xe000ed04

0800c59c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b082      	sub	sp, #8
 800c5a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	607b      	str	r3, [r7, #4]
 800c5a6:	e00c      	b.n	800c5c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c5a8:	687a      	ldr	r2, [r7, #4]
 800c5aa:	4613      	mov	r3, r2
 800c5ac:	009b      	lsls	r3, r3, #2
 800c5ae:	4413      	add	r3, r2
 800c5b0:	009b      	lsls	r3, r3, #2
 800c5b2:	4a12      	ldr	r2, [pc, #72]	@ (800c5fc <prvInitialiseTaskLists+0x60>)
 800c5b4:	4413      	add	r3, r2
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f7fe fcae 	bl	800af18 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	3301      	adds	r3, #1
 800c5c0:	607b      	str	r3, [r7, #4]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2b37      	cmp	r3, #55	@ 0x37
 800c5c6:	d9ef      	bls.n	800c5a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5c8:	480d      	ldr	r0, [pc, #52]	@ (800c600 <prvInitialiseTaskLists+0x64>)
 800c5ca:	f7fe fca5 	bl	800af18 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5ce:	480d      	ldr	r0, [pc, #52]	@ (800c604 <prvInitialiseTaskLists+0x68>)
 800c5d0:	f7fe fca2 	bl	800af18 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5d4:	480c      	ldr	r0, [pc, #48]	@ (800c608 <prvInitialiseTaskLists+0x6c>)
 800c5d6:	f7fe fc9f 	bl	800af18 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5da:	480c      	ldr	r0, [pc, #48]	@ (800c60c <prvInitialiseTaskLists+0x70>)
 800c5dc:	f7fe fc9c 	bl	800af18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c5e0:	480b      	ldr	r0, [pc, #44]	@ (800c610 <prvInitialiseTaskLists+0x74>)
 800c5e2:	f7fe fc99 	bl	800af18 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c5e6:	4b0b      	ldr	r3, [pc, #44]	@ (800c614 <prvInitialiseTaskLists+0x78>)
 800c5e8:	4a05      	ldr	r2, [pc, #20]	@ (800c600 <prvInitialiseTaskLists+0x64>)
 800c5ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c5ec:	4b0a      	ldr	r3, [pc, #40]	@ (800c618 <prvInitialiseTaskLists+0x7c>)
 800c5ee:	4a05      	ldr	r2, [pc, #20]	@ (800c604 <prvInitialiseTaskLists+0x68>)
 800c5f0:	601a      	str	r2, [r3, #0]
}
 800c5f2:	bf00      	nop
 800c5f4:	3708      	adds	r7, #8
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}
 800c5fa:	bf00      	nop
 800c5fc:	240009e8 	.word	0x240009e8
 800c600:	24000e48 	.word	0x24000e48
 800c604:	24000e5c 	.word	0x24000e5c
 800c608:	24000e78 	.word	0x24000e78
 800c60c:	24000e8c 	.word	0x24000e8c
 800c610:	24000ea4 	.word	0x24000ea4
 800c614:	24000e70 	.word	0x24000e70
 800c618:	24000e74 	.word	0x24000e74

0800c61c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b082      	sub	sp, #8
 800c620:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c622:	e019      	b.n	800c658 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c624:	f000 fde8 	bl	800d1f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c628:	4b10      	ldr	r3, [pc, #64]	@ (800c66c <prvCheckTasksWaitingTermination+0x50>)
 800c62a:	68db      	ldr	r3, [r3, #12]
 800c62c:	68db      	ldr	r3, [r3, #12]
 800c62e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	3304      	adds	r3, #4
 800c634:	4618      	mov	r0, r3
 800c636:	f7fe fcf9 	bl	800b02c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c63a:	4b0d      	ldr	r3, [pc, #52]	@ (800c670 <prvCheckTasksWaitingTermination+0x54>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	3b01      	subs	r3, #1
 800c640:	4a0b      	ldr	r2, [pc, #44]	@ (800c670 <prvCheckTasksWaitingTermination+0x54>)
 800c642:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c644:	4b0b      	ldr	r3, [pc, #44]	@ (800c674 <prvCheckTasksWaitingTermination+0x58>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	3b01      	subs	r3, #1
 800c64a:	4a0a      	ldr	r2, [pc, #40]	@ (800c674 <prvCheckTasksWaitingTermination+0x58>)
 800c64c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c64e:	f000 fe05 	bl	800d25c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f000 f810 	bl	800c678 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c658:	4b06      	ldr	r3, [pc, #24]	@ (800c674 <prvCheckTasksWaitingTermination+0x58>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1e1      	bne.n	800c624 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c660:	bf00      	nop
 800c662:	bf00      	nop
 800c664:	3708      	adds	r7, #8
 800c666:	46bd      	mov	sp, r7
 800c668:	bd80      	pop	{r7, pc}
 800c66a:	bf00      	nop
 800c66c:	24000e8c 	.word	0x24000e8c
 800c670:	24000eb8 	.word	0x24000eb8
 800c674:	24000ea0 	.word	0x24000ea0

0800c678 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	3354      	adds	r3, #84	@ 0x54
 800c684:	4618      	mov	r0, r3
 800c686:	f001 f9f7 	bl	800da78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c690:	2b00      	cmp	r3, #0
 800c692:	d108      	bne.n	800c6a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c698:	4618      	mov	r0, r3
 800c69a:	f000 ff9d 	bl	800d5d8 <vPortFree>
				vPortFree( pxTCB );
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f000 ff9a 	bl	800d5d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c6a4:	e019      	b.n	800c6da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d103      	bne.n	800c6b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 ff91 	bl	800d5d8 <vPortFree>
	}
 800c6b6:	e010      	b.n	800c6da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c6be:	2b02      	cmp	r3, #2
 800c6c0:	d00b      	beq.n	800c6da <prvDeleteTCB+0x62>
	__asm volatile
 800c6c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c6:	f383 8811 	msr	BASEPRI, r3
 800c6ca:	f3bf 8f6f 	isb	sy
 800c6ce:	f3bf 8f4f 	dsb	sy
 800c6d2:	60fb      	str	r3, [r7, #12]
}
 800c6d4:	bf00      	nop
 800c6d6:	bf00      	nop
 800c6d8:	e7fd      	b.n	800c6d6 <prvDeleteTCB+0x5e>
	}
 800c6da:	bf00      	nop
 800c6dc:	3710      	adds	r7, #16
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}
	...

0800c6e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b083      	sub	sp, #12
 800c6e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6ea:	4b0c      	ldr	r3, [pc, #48]	@ (800c71c <prvResetNextTaskUnblockTime+0x38>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d104      	bne.n	800c6fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c6f4:	4b0a      	ldr	r3, [pc, #40]	@ (800c720 <prvResetNextTaskUnblockTime+0x3c>)
 800c6f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c6fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c6fc:	e008      	b.n	800c710 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6fe:	4b07      	ldr	r3, [pc, #28]	@ (800c71c <prvResetNextTaskUnblockTime+0x38>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	68db      	ldr	r3, [r3, #12]
 800c704:	68db      	ldr	r3, [r3, #12]
 800c706:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	4a04      	ldr	r2, [pc, #16]	@ (800c720 <prvResetNextTaskUnblockTime+0x3c>)
 800c70e:	6013      	str	r3, [r2, #0]
}
 800c710:	bf00      	nop
 800c712:	370c      	adds	r7, #12
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr
 800c71c:	24000e70 	.word	0x24000e70
 800c720:	24000ed8 	.word	0x24000ed8

0800c724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c724:	b480      	push	{r7}
 800c726:	b083      	sub	sp, #12
 800c728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c72a:	4b0b      	ldr	r3, [pc, #44]	@ (800c758 <xTaskGetSchedulerState+0x34>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d102      	bne.n	800c738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c732:	2301      	movs	r3, #1
 800c734:	607b      	str	r3, [r7, #4]
 800c736:	e008      	b.n	800c74a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c738:	4b08      	ldr	r3, [pc, #32]	@ (800c75c <xTaskGetSchedulerState+0x38>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d102      	bne.n	800c746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c740:	2302      	movs	r3, #2
 800c742:	607b      	str	r3, [r7, #4]
 800c744:	e001      	b.n	800c74a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c746:	2300      	movs	r3, #0
 800c748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c74a:	687b      	ldr	r3, [r7, #4]
	}
 800c74c:	4618      	mov	r0, r3
 800c74e:	370c      	adds	r7, #12
 800c750:	46bd      	mov	sp, r7
 800c752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c756:	4770      	bx	lr
 800c758:	24000ec4 	.word	0x24000ec4
 800c75c:	24000ee0 	.word	0x24000ee0

0800c760 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c760:	b580      	push	{r7, lr}
 800c762:	b086      	sub	sp, #24
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c76c:	2300      	movs	r3, #0
 800c76e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d058      	beq.n	800c828 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c776:	4b2f      	ldr	r3, [pc, #188]	@ (800c834 <xTaskPriorityDisinherit+0xd4>)
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	693a      	ldr	r2, [r7, #16]
 800c77c:	429a      	cmp	r2, r3
 800c77e:	d00b      	beq.n	800c798 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c784:	f383 8811 	msr	BASEPRI, r3
 800c788:	f3bf 8f6f 	isb	sy
 800c78c:	f3bf 8f4f 	dsb	sy
 800c790:	60fb      	str	r3, [r7, #12]
}
 800c792:	bf00      	nop
 800c794:	bf00      	nop
 800c796:	e7fd      	b.n	800c794 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c798:	693b      	ldr	r3, [r7, #16]
 800c79a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d10b      	bne.n	800c7b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c7a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7a4:	f383 8811 	msr	BASEPRI, r3
 800c7a8:	f3bf 8f6f 	isb	sy
 800c7ac:	f3bf 8f4f 	dsb	sy
 800c7b0:	60bb      	str	r3, [r7, #8]
}
 800c7b2:	bf00      	nop
 800c7b4:	bf00      	nop
 800c7b6:	e7fd      	b.n	800c7b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7bc:	1e5a      	subs	r2, r3, #1
 800c7be:	693b      	ldr	r3, [r7, #16]
 800c7c0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d02c      	beq.n	800c828 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d128      	bne.n	800c828 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7d6:	693b      	ldr	r3, [r7, #16]
 800c7d8:	3304      	adds	r3, #4
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe fc26 	bl	800b02c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c7e4:	693b      	ldr	r3, [r7, #16]
 800c7e6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7e8:	693b      	ldr	r3, [r7, #16]
 800c7ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7f8:	4b0f      	ldr	r3, [pc, #60]	@ (800c838 <xTaskPriorityDisinherit+0xd8>)
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	429a      	cmp	r2, r3
 800c7fe:	d903      	bls.n	800c808 <xTaskPriorityDisinherit+0xa8>
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c804:	4a0c      	ldr	r2, [pc, #48]	@ (800c838 <xTaskPriorityDisinherit+0xd8>)
 800c806:	6013      	str	r3, [r2, #0]
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c80c:	4613      	mov	r3, r2
 800c80e:	009b      	lsls	r3, r3, #2
 800c810:	4413      	add	r3, r2
 800c812:	009b      	lsls	r3, r3, #2
 800c814:	4a09      	ldr	r2, [pc, #36]	@ (800c83c <xTaskPriorityDisinherit+0xdc>)
 800c816:	441a      	add	r2, r3
 800c818:	693b      	ldr	r3, [r7, #16]
 800c81a:	3304      	adds	r3, #4
 800c81c:	4619      	mov	r1, r3
 800c81e:	4610      	mov	r0, r2
 800c820:	f7fe fba7 	bl	800af72 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c824:	2301      	movs	r3, #1
 800c826:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c828:	697b      	ldr	r3, [r7, #20]
	}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3718      	adds	r7, #24
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	240009e4 	.word	0x240009e4
 800c838:	24000ec0 	.word	0x24000ec0
 800c83c:	240009e8 	.word	0x240009e8

0800c840 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c84a:	4b21      	ldr	r3, [pc, #132]	@ (800c8d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c850:	4b20      	ldr	r3, [pc, #128]	@ (800c8d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	3304      	adds	r3, #4
 800c856:	4618      	mov	r0, r3
 800c858:	f7fe fbe8 	bl	800b02c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c862:	d10a      	bne.n	800c87a <prvAddCurrentTaskToDelayedList+0x3a>
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	2b00      	cmp	r3, #0
 800c868:	d007      	beq.n	800c87a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c86a:	4b1a      	ldr	r3, [pc, #104]	@ (800c8d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	3304      	adds	r3, #4
 800c870:	4619      	mov	r1, r3
 800c872:	4819      	ldr	r0, [pc, #100]	@ (800c8d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800c874:	f7fe fb7d 	bl	800af72 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c878:	e026      	b.n	800c8c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c87a:	68fa      	ldr	r2, [r7, #12]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	4413      	add	r3, r2
 800c880:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c882:	4b14      	ldr	r3, [pc, #80]	@ (800c8d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	68ba      	ldr	r2, [r7, #8]
 800c888:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c88a:	68ba      	ldr	r2, [r7, #8]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	429a      	cmp	r2, r3
 800c890:	d209      	bcs.n	800c8a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c892:	4b12      	ldr	r3, [pc, #72]	@ (800c8dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800c894:	681a      	ldr	r2, [r3, #0]
 800c896:	4b0f      	ldr	r3, [pc, #60]	@ (800c8d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	3304      	adds	r3, #4
 800c89c:	4619      	mov	r1, r3
 800c89e:	4610      	mov	r0, r2
 800c8a0:	f7fe fb8b 	bl	800afba <vListInsert>
}
 800c8a4:	e010      	b.n	800c8c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c8a6:	4b0e      	ldr	r3, [pc, #56]	@ (800c8e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	4b0a      	ldr	r3, [pc, #40]	@ (800c8d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	3304      	adds	r3, #4
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	4610      	mov	r0, r2
 800c8b4:	f7fe fb81 	bl	800afba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c8b8:	4b0a      	ldr	r3, [pc, #40]	@ (800c8e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	68ba      	ldr	r2, [r7, #8]
 800c8be:	429a      	cmp	r2, r3
 800c8c0:	d202      	bcs.n	800c8c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c8c2:	4a08      	ldr	r2, [pc, #32]	@ (800c8e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	6013      	str	r3, [r2, #0]
}
 800c8c8:	bf00      	nop
 800c8ca:	3710      	adds	r7, #16
 800c8cc:	46bd      	mov	sp, r7
 800c8ce:	bd80      	pop	{r7, pc}
 800c8d0:	24000ebc 	.word	0x24000ebc
 800c8d4:	240009e4 	.word	0x240009e4
 800c8d8:	24000ea4 	.word	0x24000ea4
 800c8dc:	24000e74 	.word	0x24000e74
 800c8e0:	24000e70 	.word	0x24000e70
 800c8e4:	24000ed8 	.word	0x24000ed8

0800c8e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b08a      	sub	sp, #40	@ 0x28
 800c8ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c8f2:	f000 fb13 	bl	800cf1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c8f6:	4b1d      	ldr	r3, [pc, #116]	@ (800c96c <xTimerCreateTimerTask+0x84>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d021      	beq.n	800c942 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c8fe:	2300      	movs	r3, #0
 800c900:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c902:	2300      	movs	r3, #0
 800c904:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c906:	1d3a      	adds	r2, r7, #4
 800c908:	f107 0108 	add.w	r1, r7, #8
 800c90c:	f107 030c 	add.w	r3, r7, #12
 800c910:	4618      	mov	r0, r3
 800c912:	f7fe fae7 	bl	800aee4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c916:	6879      	ldr	r1, [r7, #4]
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	68fa      	ldr	r2, [r7, #12]
 800c91c:	9202      	str	r2, [sp, #8]
 800c91e:	9301      	str	r3, [sp, #4]
 800c920:	2302      	movs	r3, #2
 800c922:	9300      	str	r3, [sp, #0]
 800c924:	2300      	movs	r3, #0
 800c926:	460a      	mov	r2, r1
 800c928:	4911      	ldr	r1, [pc, #68]	@ (800c970 <xTimerCreateTimerTask+0x88>)
 800c92a:	4812      	ldr	r0, [pc, #72]	@ (800c974 <xTimerCreateTimerTask+0x8c>)
 800c92c:	f7ff f8a2 	bl	800ba74 <xTaskCreateStatic>
 800c930:	4603      	mov	r3, r0
 800c932:	4a11      	ldr	r2, [pc, #68]	@ (800c978 <xTimerCreateTimerTask+0x90>)
 800c934:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c936:	4b10      	ldr	r3, [pc, #64]	@ (800c978 <xTimerCreateTimerTask+0x90>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d001      	beq.n	800c942 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c93e:	2301      	movs	r3, #1
 800c940:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c942:	697b      	ldr	r3, [r7, #20]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d10b      	bne.n	800c960 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800c948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c94c:	f383 8811 	msr	BASEPRI, r3
 800c950:	f3bf 8f6f 	isb	sy
 800c954:	f3bf 8f4f 	dsb	sy
 800c958:	613b      	str	r3, [r7, #16]
}
 800c95a:	bf00      	nop
 800c95c:	bf00      	nop
 800c95e:	e7fd      	b.n	800c95c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c960:	697b      	ldr	r3, [r7, #20]
}
 800c962:	4618      	mov	r0, r3
 800c964:	3718      	adds	r7, #24
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	24000f14 	.word	0x24000f14
 800c970:	0800f738 	.word	0x0800f738
 800c974:	0800cab5 	.word	0x0800cab5
 800c978:	24000f18 	.word	0x24000f18

0800c97c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b08a      	sub	sp, #40	@ 0x28
 800c980:	af00      	add	r7, sp, #0
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
 800c988:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c98a:	2300      	movs	r3, #0
 800c98c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d10b      	bne.n	800c9ac <xTimerGenericCommand+0x30>
	__asm volatile
 800c994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c998:	f383 8811 	msr	BASEPRI, r3
 800c99c:	f3bf 8f6f 	isb	sy
 800c9a0:	f3bf 8f4f 	dsb	sy
 800c9a4:	623b      	str	r3, [r7, #32]
}
 800c9a6:	bf00      	nop
 800c9a8:	bf00      	nop
 800c9aa:	e7fd      	b.n	800c9a8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c9ac:	4b19      	ldr	r3, [pc, #100]	@ (800ca14 <xTimerGenericCommand+0x98>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d02a      	beq.n	800ca0a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	2b05      	cmp	r3, #5
 800c9c4:	dc18      	bgt.n	800c9f8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c9c6:	f7ff fead 	bl	800c724 <xTaskGetSchedulerState>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	2b02      	cmp	r3, #2
 800c9ce:	d109      	bne.n	800c9e4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c9d0:	4b10      	ldr	r3, [pc, #64]	@ (800ca14 <xTimerGenericCommand+0x98>)
 800c9d2:	6818      	ldr	r0, [r3, #0]
 800c9d4:	f107 0110 	add.w	r1, r7, #16
 800c9d8:	2300      	movs	r3, #0
 800c9da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9dc:	f7fe fc5a 	bl	800b294 <xQueueGenericSend>
 800c9e0:	6278      	str	r0, [r7, #36]	@ 0x24
 800c9e2:	e012      	b.n	800ca0a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c9e4:	4b0b      	ldr	r3, [pc, #44]	@ (800ca14 <xTimerGenericCommand+0x98>)
 800c9e6:	6818      	ldr	r0, [r3, #0]
 800c9e8:	f107 0110 	add.w	r1, r7, #16
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f7fe fc50 	bl	800b294 <xQueueGenericSend>
 800c9f4:	6278      	str	r0, [r7, #36]	@ 0x24
 800c9f6:	e008      	b.n	800ca0a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c9f8:	4b06      	ldr	r3, [pc, #24]	@ (800ca14 <xTimerGenericCommand+0x98>)
 800c9fa:	6818      	ldr	r0, [r3, #0]
 800c9fc:	f107 0110 	add.w	r1, r7, #16
 800ca00:	2300      	movs	r3, #0
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	f7fe fd48 	bl	800b498 <xQueueGenericSendFromISR>
 800ca08:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ca0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	3728      	adds	r7, #40	@ 0x28
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}
 800ca14:	24000f14 	.word	0x24000f14

0800ca18 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b088      	sub	sp, #32
 800ca1c:	af02      	add	r7, sp, #8
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca22:	4b23      	ldr	r3, [pc, #140]	@ (800cab0 <prvProcessExpiredTimer+0x98>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	68db      	ldr	r3, [r3, #12]
 800ca28:	68db      	ldr	r3, [r3, #12]
 800ca2a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	3304      	adds	r3, #4
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7fe fafb 	bl	800b02c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca36:	697b      	ldr	r3, [r7, #20]
 800ca38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca3c:	f003 0304 	and.w	r3, r3, #4
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d023      	beq.n	800ca8c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ca44:	697b      	ldr	r3, [r7, #20]
 800ca46:	699a      	ldr	r2, [r3, #24]
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	18d1      	adds	r1, r2, r3
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	683a      	ldr	r2, [r7, #0]
 800ca50:	6978      	ldr	r0, [r7, #20]
 800ca52:	f000 f8d5 	bl	800cc00 <prvInsertTimerInActiveList>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d020      	beq.n	800ca9e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	9300      	str	r3, [sp, #0]
 800ca60:	2300      	movs	r3, #0
 800ca62:	687a      	ldr	r2, [r7, #4]
 800ca64:	2100      	movs	r1, #0
 800ca66:	6978      	ldr	r0, [r7, #20]
 800ca68:	f7ff ff88 	bl	800c97c <xTimerGenericCommand>
 800ca6c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d114      	bne.n	800ca9e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ca74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca78:	f383 8811 	msr	BASEPRI, r3
 800ca7c:	f3bf 8f6f 	isb	sy
 800ca80:	f3bf 8f4f 	dsb	sy
 800ca84:	60fb      	str	r3, [r7, #12]
}
 800ca86:	bf00      	nop
 800ca88:	bf00      	nop
 800ca8a:	e7fd      	b.n	800ca88 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ca92:	f023 0301 	bic.w	r3, r3, #1
 800ca96:	b2da      	uxtb	r2, r3
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca9e:	697b      	ldr	r3, [r7, #20]
 800caa0:	6a1b      	ldr	r3, [r3, #32]
 800caa2:	6978      	ldr	r0, [r7, #20]
 800caa4:	4798      	blx	r3
}
 800caa6:	bf00      	nop
 800caa8:	3718      	adds	r7, #24
 800caaa:	46bd      	mov	sp, r7
 800caac:	bd80      	pop	{r7, pc}
 800caae:	bf00      	nop
 800cab0:	24000f0c 	.word	0x24000f0c

0800cab4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b084      	sub	sp, #16
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cabc:	f107 0308 	add.w	r3, r7, #8
 800cac0:	4618      	mov	r0, r3
 800cac2:	f000 f859 	bl	800cb78 <prvGetNextExpireTime>
 800cac6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	4619      	mov	r1, r3
 800cacc:	68f8      	ldr	r0, [r7, #12]
 800cace:	f000 f805 	bl	800cadc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cad2:	f000 f8d7 	bl	800cc84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cad6:	bf00      	nop
 800cad8:	e7f0      	b.n	800cabc <prvTimerTask+0x8>
	...

0800cadc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cae6:	f7ff fa29 	bl	800bf3c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800caea:	f107 0308 	add.w	r3, r7, #8
 800caee:	4618      	mov	r0, r3
 800caf0:	f000 f866 	bl	800cbc0 <prvSampleTimeNow>
 800caf4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d130      	bne.n	800cb5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d10a      	bne.n	800cb18 <prvProcessTimerOrBlockTask+0x3c>
 800cb02:	687a      	ldr	r2, [r7, #4]
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d806      	bhi.n	800cb18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cb0a:	f7ff fa25 	bl	800bf58 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cb0e:	68f9      	ldr	r1, [r7, #12]
 800cb10:	6878      	ldr	r0, [r7, #4]
 800cb12:	f7ff ff81 	bl	800ca18 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cb16:	e024      	b.n	800cb62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d008      	beq.n	800cb30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cb1e:	4b13      	ldr	r3, [pc, #76]	@ (800cb6c <prvProcessTimerOrBlockTask+0x90>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d101      	bne.n	800cb2c <prvProcessTimerOrBlockTask+0x50>
 800cb28:	2301      	movs	r3, #1
 800cb2a:	e000      	b.n	800cb2e <prvProcessTimerOrBlockTask+0x52>
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cb30:	4b0f      	ldr	r3, [pc, #60]	@ (800cb70 <prvProcessTimerOrBlockTask+0x94>)
 800cb32:	6818      	ldr	r0, [r3, #0]
 800cb34:	687a      	ldr	r2, [r7, #4]
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	1ad3      	subs	r3, r2, r3
 800cb3a:	683a      	ldr	r2, [r7, #0]
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	f7fe ff65 	bl	800ba0c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cb42:	f7ff fa09 	bl	800bf58 <xTaskResumeAll>
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10a      	bne.n	800cb62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cb4c:	4b09      	ldr	r3, [pc, #36]	@ (800cb74 <prvProcessTimerOrBlockTask+0x98>)
 800cb4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	f3bf 8f4f 	dsb	sy
 800cb58:	f3bf 8f6f 	isb	sy
}
 800cb5c:	e001      	b.n	800cb62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cb5e:	f7ff f9fb 	bl	800bf58 <xTaskResumeAll>
}
 800cb62:	bf00      	nop
 800cb64:	3710      	adds	r7, #16
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
 800cb6a:	bf00      	nop
 800cb6c:	24000f10 	.word	0x24000f10
 800cb70:	24000f14 	.word	0x24000f14
 800cb74:	e000ed04 	.word	0xe000ed04

0800cb78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b085      	sub	sp, #20
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cb80:	4b0e      	ldr	r3, [pc, #56]	@ (800cbbc <prvGetNextExpireTime+0x44>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d101      	bne.n	800cb8e <prvGetNextExpireTime+0x16>
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	e000      	b.n	800cb90 <prvGetNextExpireTime+0x18>
 800cb8e:	2200      	movs	r2, #0
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d105      	bne.n	800cba8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb9c:	4b07      	ldr	r3, [pc, #28]	@ (800cbbc <prvGetNextExpireTime+0x44>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	68db      	ldr	r3, [r3, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	60fb      	str	r3, [r7, #12]
 800cba6:	e001      	b.n	800cbac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cba8:	2300      	movs	r3, #0
 800cbaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cbac:	68fb      	ldr	r3, [r7, #12]
}
 800cbae:	4618      	mov	r0, r3
 800cbb0:	3714      	adds	r7, #20
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb8:	4770      	bx	lr
 800cbba:	bf00      	nop
 800cbbc:	24000f0c 	.word	0x24000f0c

0800cbc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b084      	sub	sp, #16
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cbc8:	f7ff fa64 	bl	800c094 <xTaskGetTickCount>
 800cbcc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cbce:	4b0b      	ldr	r3, [pc, #44]	@ (800cbfc <prvSampleTimeNow+0x3c>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d205      	bcs.n	800cbe4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cbd8:	f000 f93a 	bl	800ce50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2201      	movs	r2, #1
 800cbe0:	601a      	str	r2, [r3, #0]
 800cbe2:	e002      	b.n	800cbea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cbea:	4a04      	ldr	r2, [pc, #16]	@ (800cbfc <prvSampleTimeNow+0x3c>)
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3710      	adds	r7, #16
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}
 800cbfa:	bf00      	nop
 800cbfc:	24000f1c 	.word	0x24000f1c

0800cc00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b086      	sub	sp, #24
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	60f8      	str	r0, [r7, #12]
 800cc08:	60b9      	str	r1, [r7, #8]
 800cc0a:	607a      	str	r2, [r7, #4]
 800cc0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	68ba      	ldr	r2, [r7, #8]
 800cc16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	68fa      	ldr	r2, [r7, #12]
 800cc1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cc1e:	68ba      	ldr	r2, [r7, #8]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	429a      	cmp	r2, r3
 800cc24:	d812      	bhi.n	800cc4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cc26:	687a      	ldr	r2, [r7, #4]
 800cc28:	683b      	ldr	r3, [r7, #0]
 800cc2a:	1ad2      	subs	r2, r2, r3
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	699b      	ldr	r3, [r3, #24]
 800cc30:	429a      	cmp	r2, r3
 800cc32:	d302      	bcc.n	800cc3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cc34:	2301      	movs	r3, #1
 800cc36:	617b      	str	r3, [r7, #20]
 800cc38:	e01b      	b.n	800cc72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cc3a:	4b10      	ldr	r3, [pc, #64]	@ (800cc7c <prvInsertTimerInActiveList+0x7c>)
 800cc3c:	681a      	ldr	r2, [r3, #0]
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	3304      	adds	r3, #4
 800cc42:	4619      	mov	r1, r3
 800cc44:	4610      	mov	r0, r2
 800cc46:	f7fe f9b8 	bl	800afba <vListInsert>
 800cc4a:	e012      	b.n	800cc72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cc4c:	687a      	ldr	r2, [r7, #4]
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d206      	bcs.n	800cc62 <prvInsertTimerInActiveList+0x62>
 800cc54:	68ba      	ldr	r2, [r7, #8]
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d302      	bcc.n	800cc62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	617b      	str	r3, [r7, #20]
 800cc60:	e007      	b.n	800cc72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cc62:	4b07      	ldr	r3, [pc, #28]	@ (800cc80 <prvInsertTimerInActiveList+0x80>)
 800cc64:	681a      	ldr	r2, [r3, #0]
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	3304      	adds	r3, #4
 800cc6a:	4619      	mov	r1, r3
 800cc6c:	4610      	mov	r0, r2
 800cc6e:	f7fe f9a4 	bl	800afba <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cc72:	697b      	ldr	r3, [r7, #20]
}
 800cc74:	4618      	mov	r0, r3
 800cc76:	3718      	adds	r7, #24
 800cc78:	46bd      	mov	sp, r7
 800cc7a:	bd80      	pop	{r7, pc}
 800cc7c:	24000f10 	.word	0x24000f10
 800cc80:	24000f0c 	.word	0x24000f0c

0800cc84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b08e      	sub	sp, #56	@ 0x38
 800cc88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc8a:	e0ce      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	da19      	bge.n	800ccc6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cc92:	1d3b      	adds	r3, r7, #4
 800cc94:	3304      	adds	r3, #4
 800cc96:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cc98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d10b      	bne.n	800ccb6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cca2:	f383 8811 	msr	BASEPRI, r3
 800cca6:	f3bf 8f6f 	isb	sy
 800ccaa:	f3bf 8f4f 	dsb	sy
 800ccae:	61fb      	str	r3, [r7, #28]
}
 800ccb0:	bf00      	nop
 800ccb2:	bf00      	nop
 800ccb4:	e7fd      	b.n	800ccb2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ccb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccbc:	6850      	ldr	r0, [r2, #4]
 800ccbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccc0:	6892      	ldr	r2, [r2, #8]
 800ccc2:	4611      	mov	r1, r2
 800ccc4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f2c0 80ae 	blt.w	800ce2a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ccd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccd4:	695b      	ldr	r3, [r3, #20]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d004      	beq.n	800cce4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ccda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccdc:	3304      	adds	r3, #4
 800ccde:	4618      	mov	r0, r3
 800cce0:	f7fe f9a4 	bl	800b02c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cce4:	463b      	mov	r3, r7
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7ff ff6a 	bl	800cbc0 <prvSampleTimeNow>
 800ccec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2b09      	cmp	r3, #9
 800ccf2:	f200 8097 	bhi.w	800ce24 <prvProcessReceivedCommands+0x1a0>
 800ccf6:	a201      	add	r2, pc, #4	@ (adr r2, 800ccfc <prvProcessReceivedCommands+0x78>)
 800ccf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccfc:	0800cd25 	.word	0x0800cd25
 800cd00:	0800cd25 	.word	0x0800cd25
 800cd04:	0800cd25 	.word	0x0800cd25
 800cd08:	0800cd9b 	.word	0x0800cd9b
 800cd0c:	0800cdaf 	.word	0x0800cdaf
 800cd10:	0800cdfb 	.word	0x0800cdfb
 800cd14:	0800cd25 	.word	0x0800cd25
 800cd18:	0800cd25 	.word	0x0800cd25
 800cd1c:	0800cd9b 	.word	0x0800cd9b
 800cd20:	0800cdaf 	.word	0x0800cdaf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd2a:	f043 0301 	orr.w	r3, r3, #1
 800cd2e:	b2da      	uxtb	r2, r3
 800cd30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cd36:	68ba      	ldr	r2, [r7, #8]
 800cd38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd3a:	699b      	ldr	r3, [r3, #24]
 800cd3c:	18d1      	adds	r1, r2, r3
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd44:	f7ff ff5c 	bl	800cc00 <prvInsertTimerInActiveList>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d06c      	beq.n	800ce28 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cd4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd50:	6a1b      	ldr	r3, [r3, #32]
 800cd52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd54:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cd5c:	f003 0304 	and.w	r3, r3, #4
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d061      	beq.n	800ce28 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cd64:	68ba      	ldr	r2, [r7, #8]
 800cd66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd68:	699b      	ldr	r3, [r3, #24]
 800cd6a:	441a      	add	r2, r3
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	9300      	str	r3, [sp, #0]
 800cd70:	2300      	movs	r3, #0
 800cd72:	2100      	movs	r1, #0
 800cd74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cd76:	f7ff fe01 	bl	800c97c <xTimerGenericCommand>
 800cd7a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cd7c:	6a3b      	ldr	r3, [r7, #32]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d152      	bne.n	800ce28 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cd82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd86:	f383 8811 	msr	BASEPRI, r3
 800cd8a:	f3bf 8f6f 	isb	sy
 800cd8e:	f3bf 8f4f 	dsb	sy
 800cd92:	61bb      	str	r3, [r7, #24]
}
 800cd94:	bf00      	nop
 800cd96:	bf00      	nop
 800cd98:	e7fd      	b.n	800cd96 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cda0:	f023 0301 	bic.w	r3, r3, #1
 800cda4:	b2da      	uxtb	r2, r3
 800cda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cda8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cdac:	e03d      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cdae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cdb4:	f043 0301 	orr.w	r3, r3, #1
 800cdb8:	b2da      	uxtb	r2, r3
 800cdba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdbc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cdc0:	68ba      	ldr	r2, [r7, #8]
 800cdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cdc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdc8:	699b      	ldr	r3, [r3, #24]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d10b      	bne.n	800cde6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cdce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdd2:	f383 8811 	msr	BASEPRI, r3
 800cdd6:	f3bf 8f6f 	isb	sy
 800cdda:	f3bf 8f4f 	dsb	sy
 800cdde:	617b      	str	r3, [r7, #20]
}
 800cde0:	bf00      	nop
 800cde2:	bf00      	nop
 800cde4:	e7fd      	b.n	800cde2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde8:	699a      	ldr	r2, [r3, #24]
 800cdea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdec:	18d1      	adds	r1, r2, r3
 800cdee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cdf4:	f7ff ff04 	bl	800cc00 <prvInsertTimerInActiveList>
					break;
 800cdf8:	e017      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cdfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdfc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce00:	f003 0302 	and.w	r3, r3, #2
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d103      	bne.n	800ce10 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ce08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce0a:	f000 fbe5 	bl	800d5d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ce0e:	e00c      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ce10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce16:	f023 0301 	bic.w	r3, r3, #1
 800ce1a:	b2da      	uxtb	r2, r3
 800ce1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ce22:	e002      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ce24:	bf00      	nop
 800ce26:	e000      	b.n	800ce2a <prvProcessReceivedCommands+0x1a6>
					break;
 800ce28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce2a:	4b08      	ldr	r3, [pc, #32]	@ (800ce4c <prvProcessReceivedCommands+0x1c8>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	1d39      	adds	r1, r7, #4
 800ce30:	2200      	movs	r2, #0
 800ce32:	4618      	mov	r0, r3
 800ce34:	f7fe fbce 	bl	800b5d4 <xQueueReceive>
 800ce38:	4603      	mov	r3, r0
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	f47f af26 	bne.w	800cc8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ce40:	bf00      	nop
 800ce42:	bf00      	nop
 800ce44:	3730      	adds	r7, #48	@ 0x30
 800ce46:	46bd      	mov	sp, r7
 800ce48:	bd80      	pop	{r7, pc}
 800ce4a:	bf00      	nop
 800ce4c:	24000f14 	.word	0x24000f14

0800ce50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b088      	sub	sp, #32
 800ce54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce56:	e049      	b.n	800ceec <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ce58:	4b2e      	ldr	r3, [pc, #184]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	68db      	ldr	r3, [r3, #12]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce62:	4b2c      	ldr	r3, [pc, #176]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	68db      	ldr	r3, [r3, #12]
 800ce68:	68db      	ldr	r3, [r3, #12]
 800ce6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	3304      	adds	r3, #4
 800ce70:	4618      	mov	r0, r3
 800ce72:	f7fe f8db 	bl	800b02c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	6a1b      	ldr	r3, [r3, #32]
 800ce7a:	68f8      	ldr	r0, [r7, #12]
 800ce7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce84:	f003 0304 	and.w	r3, r3, #4
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d02f      	beq.n	800ceec <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	699b      	ldr	r3, [r3, #24]
 800ce90:	693a      	ldr	r2, [r7, #16]
 800ce92:	4413      	add	r3, r2
 800ce94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ce96:	68ba      	ldr	r2, [r7, #8]
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d90e      	bls.n	800cebc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	68ba      	ldr	r2, [r7, #8]
 800cea2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	68fa      	ldr	r2, [r7, #12]
 800cea8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ceaa:	4b1a      	ldr	r3, [pc, #104]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800ceac:	681a      	ldr	r2, [r3, #0]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	3304      	adds	r3, #4
 800ceb2:	4619      	mov	r1, r3
 800ceb4:	4610      	mov	r0, r2
 800ceb6:	f7fe f880 	bl	800afba <vListInsert>
 800ceba:	e017      	b.n	800ceec <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cebc:	2300      	movs	r3, #0
 800cebe:	9300      	str	r3, [sp, #0]
 800cec0:	2300      	movs	r3, #0
 800cec2:	693a      	ldr	r2, [r7, #16]
 800cec4:	2100      	movs	r1, #0
 800cec6:	68f8      	ldr	r0, [r7, #12]
 800cec8:	f7ff fd58 	bl	800c97c <xTimerGenericCommand>
 800cecc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d10b      	bne.n	800ceec <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ced4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ced8:	f383 8811 	msr	BASEPRI, r3
 800cedc:	f3bf 8f6f 	isb	sy
 800cee0:	f3bf 8f4f 	dsb	sy
 800cee4:	603b      	str	r3, [r7, #0]
}
 800cee6:	bf00      	nop
 800cee8:	bf00      	nop
 800ceea:	e7fd      	b.n	800cee8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ceec:	4b09      	ldr	r3, [pc, #36]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d1b0      	bne.n	800ce58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cef6:	4b07      	ldr	r3, [pc, #28]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cefc:	4b06      	ldr	r3, [pc, #24]	@ (800cf18 <prvSwitchTimerLists+0xc8>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a04      	ldr	r2, [pc, #16]	@ (800cf14 <prvSwitchTimerLists+0xc4>)
 800cf02:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cf04:	4a04      	ldr	r2, [pc, #16]	@ (800cf18 <prvSwitchTimerLists+0xc8>)
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	6013      	str	r3, [r2, #0]
}
 800cf0a:	bf00      	nop
 800cf0c:	3718      	adds	r7, #24
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}
 800cf12:	bf00      	nop
 800cf14:	24000f0c 	.word	0x24000f0c
 800cf18:	24000f10 	.word	0x24000f10

0800cf1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b082      	sub	sp, #8
 800cf20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cf22:	f000 f969 	bl	800d1f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cf26:	4b15      	ldr	r3, [pc, #84]	@ (800cf7c <prvCheckForValidListAndQueue+0x60>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d120      	bne.n	800cf70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cf2e:	4814      	ldr	r0, [pc, #80]	@ (800cf80 <prvCheckForValidListAndQueue+0x64>)
 800cf30:	f7fd fff2 	bl	800af18 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cf34:	4813      	ldr	r0, [pc, #76]	@ (800cf84 <prvCheckForValidListAndQueue+0x68>)
 800cf36:	f7fd ffef 	bl	800af18 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cf3a:	4b13      	ldr	r3, [pc, #76]	@ (800cf88 <prvCheckForValidListAndQueue+0x6c>)
 800cf3c:	4a10      	ldr	r2, [pc, #64]	@ (800cf80 <prvCheckForValidListAndQueue+0x64>)
 800cf3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cf40:	4b12      	ldr	r3, [pc, #72]	@ (800cf8c <prvCheckForValidListAndQueue+0x70>)
 800cf42:	4a10      	ldr	r2, [pc, #64]	@ (800cf84 <prvCheckForValidListAndQueue+0x68>)
 800cf44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cf46:	2300      	movs	r3, #0
 800cf48:	9300      	str	r3, [sp, #0]
 800cf4a:	4b11      	ldr	r3, [pc, #68]	@ (800cf90 <prvCheckForValidListAndQueue+0x74>)
 800cf4c:	4a11      	ldr	r2, [pc, #68]	@ (800cf94 <prvCheckForValidListAndQueue+0x78>)
 800cf4e:	2110      	movs	r1, #16
 800cf50:	200a      	movs	r0, #10
 800cf52:	f7fe f8ff 	bl	800b154 <xQueueGenericCreateStatic>
 800cf56:	4603      	mov	r3, r0
 800cf58:	4a08      	ldr	r2, [pc, #32]	@ (800cf7c <prvCheckForValidListAndQueue+0x60>)
 800cf5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cf5c:	4b07      	ldr	r3, [pc, #28]	@ (800cf7c <prvCheckForValidListAndQueue+0x60>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d005      	beq.n	800cf70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cf64:	4b05      	ldr	r3, [pc, #20]	@ (800cf7c <prvCheckForValidListAndQueue+0x60>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	490b      	ldr	r1, [pc, #44]	@ (800cf98 <prvCheckForValidListAndQueue+0x7c>)
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7fe fd24 	bl	800b9b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cf70:	f000 f974 	bl	800d25c <vPortExitCritical>
}
 800cf74:	bf00      	nop
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop
 800cf7c:	24000f14 	.word	0x24000f14
 800cf80:	24000ee4 	.word	0x24000ee4
 800cf84:	24000ef8 	.word	0x24000ef8
 800cf88:	24000f0c 	.word	0x24000f0c
 800cf8c:	24000f10 	.word	0x24000f10
 800cf90:	24000fc0 	.word	0x24000fc0
 800cf94:	24000f20 	.word	0x24000f20
 800cf98:	0800f740 	.word	0x0800f740

0800cf9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b085      	sub	sp, #20
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	60f8      	str	r0, [r7, #12]
 800cfa4:	60b9      	str	r1, [r7, #8]
 800cfa6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	3b04      	subs	r3, #4
 800cfac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800cfb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3b04      	subs	r3, #4
 800cfba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cfbc:	68bb      	ldr	r3, [r7, #8]
 800cfbe:	f023 0201 	bic.w	r2, r3, #1
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	3b04      	subs	r3, #4
 800cfca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cfcc:	4a0c      	ldr	r2, [pc, #48]	@ (800d000 <pxPortInitialiseStack+0x64>)
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	3b14      	subs	r3, #20
 800cfd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cfd8:	687a      	ldr	r2, [r7, #4]
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	3b04      	subs	r3, #4
 800cfe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	f06f 0202 	mvn.w	r2, #2
 800cfea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	3b20      	subs	r3, #32
 800cff0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cff2:	68fb      	ldr	r3, [r7, #12]
}
 800cff4:	4618      	mov	r0, r3
 800cff6:	3714      	adds	r7, #20
 800cff8:	46bd      	mov	sp, r7
 800cffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffe:	4770      	bx	lr
 800d000:	0800d005 	.word	0x0800d005

0800d004 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d004:	b480      	push	{r7}
 800d006:	b085      	sub	sp, #20
 800d008:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d00a:	2300      	movs	r3, #0
 800d00c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d00e:	4b13      	ldr	r3, [pc, #76]	@ (800d05c <prvTaskExitError+0x58>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d016:	d00b      	beq.n	800d030 <prvTaskExitError+0x2c>
	__asm volatile
 800d018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01c:	f383 8811 	msr	BASEPRI, r3
 800d020:	f3bf 8f6f 	isb	sy
 800d024:	f3bf 8f4f 	dsb	sy
 800d028:	60fb      	str	r3, [r7, #12]
}
 800d02a:	bf00      	nop
 800d02c:	bf00      	nop
 800d02e:	e7fd      	b.n	800d02c <prvTaskExitError+0x28>
	__asm volatile
 800d030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d034:	f383 8811 	msr	BASEPRI, r3
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	60bb      	str	r3, [r7, #8]
}
 800d042:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d044:	bf00      	nop
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d0fc      	beq.n	800d046 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d04c:	bf00      	nop
 800d04e:	bf00      	nop
 800d050:	3714      	adds	r7, #20
 800d052:	46bd      	mov	sp, r7
 800d054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d058:	4770      	bx	lr
 800d05a:	bf00      	nop
 800d05c:	24000024 	.word	0x24000024

0800d060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d060:	4b07      	ldr	r3, [pc, #28]	@ (800d080 <pxCurrentTCBConst2>)
 800d062:	6819      	ldr	r1, [r3, #0]
 800d064:	6808      	ldr	r0, [r1, #0]
 800d066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d06a:	f380 8809 	msr	PSP, r0
 800d06e:	f3bf 8f6f 	isb	sy
 800d072:	f04f 0000 	mov.w	r0, #0
 800d076:	f380 8811 	msr	BASEPRI, r0
 800d07a:	4770      	bx	lr
 800d07c:	f3af 8000 	nop.w

0800d080 <pxCurrentTCBConst2>:
 800d080:	240009e4 	.word	0x240009e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d084:	bf00      	nop
 800d086:	bf00      	nop

0800d088 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d088:	4808      	ldr	r0, [pc, #32]	@ (800d0ac <prvPortStartFirstTask+0x24>)
 800d08a:	6800      	ldr	r0, [r0, #0]
 800d08c:	6800      	ldr	r0, [r0, #0]
 800d08e:	f380 8808 	msr	MSP, r0
 800d092:	f04f 0000 	mov.w	r0, #0
 800d096:	f380 8814 	msr	CONTROL, r0
 800d09a:	b662      	cpsie	i
 800d09c:	b661      	cpsie	f
 800d09e:	f3bf 8f4f 	dsb	sy
 800d0a2:	f3bf 8f6f 	isb	sy
 800d0a6:	df00      	svc	0
 800d0a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d0aa:	bf00      	nop
 800d0ac:	e000ed08 	.word	0xe000ed08

0800d0b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b086      	sub	sp, #24
 800d0b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d0b6:	4b47      	ldr	r3, [pc, #284]	@ (800d1d4 <xPortStartScheduler+0x124>)
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4a47      	ldr	r2, [pc, #284]	@ (800d1d8 <xPortStartScheduler+0x128>)
 800d0bc:	4293      	cmp	r3, r2
 800d0be:	d10b      	bne.n	800d0d8 <xPortStartScheduler+0x28>
	__asm volatile
 800d0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0c4:	f383 8811 	msr	BASEPRI, r3
 800d0c8:	f3bf 8f6f 	isb	sy
 800d0cc:	f3bf 8f4f 	dsb	sy
 800d0d0:	60fb      	str	r3, [r7, #12]
}
 800d0d2:	bf00      	nop
 800d0d4:	bf00      	nop
 800d0d6:	e7fd      	b.n	800d0d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d0d8:	4b3e      	ldr	r3, [pc, #248]	@ (800d1d4 <xPortStartScheduler+0x124>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4a3f      	ldr	r2, [pc, #252]	@ (800d1dc <xPortStartScheduler+0x12c>)
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	d10b      	bne.n	800d0fa <xPortStartScheduler+0x4a>
	__asm volatile
 800d0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e6:	f383 8811 	msr	BASEPRI, r3
 800d0ea:	f3bf 8f6f 	isb	sy
 800d0ee:	f3bf 8f4f 	dsb	sy
 800d0f2:	613b      	str	r3, [r7, #16]
}
 800d0f4:	bf00      	nop
 800d0f6:	bf00      	nop
 800d0f8:	e7fd      	b.n	800d0f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d0fa:	4b39      	ldr	r3, [pc, #228]	@ (800d1e0 <xPortStartScheduler+0x130>)
 800d0fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	b2db      	uxtb	r3, r3
 800d104:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	22ff      	movs	r2, #255	@ 0xff
 800d10a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d10c:	697b      	ldr	r3, [r7, #20]
 800d10e:	781b      	ldrb	r3, [r3, #0]
 800d110:	b2db      	uxtb	r3, r3
 800d112:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d114:	78fb      	ldrb	r3, [r7, #3]
 800d116:	b2db      	uxtb	r3, r3
 800d118:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d11c:	b2da      	uxtb	r2, r3
 800d11e:	4b31      	ldr	r3, [pc, #196]	@ (800d1e4 <xPortStartScheduler+0x134>)
 800d120:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d122:	4b31      	ldr	r3, [pc, #196]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d124:	2207      	movs	r2, #7
 800d126:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d128:	e009      	b.n	800d13e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d12a:	4b2f      	ldr	r3, [pc, #188]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	3b01      	subs	r3, #1
 800d130:	4a2d      	ldr	r2, [pc, #180]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d132:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d134:	78fb      	ldrb	r3, [r7, #3]
 800d136:	b2db      	uxtb	r3, r3
 800d138:	005b      	lsls	r3, r3, #1
 800d13a:	b2db      	uxtb	r3, r3
 800d13c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d13e:	78fb      	ldrb	r3, [r7, #3]
 800d140:	b2db      	uxtb	r3, r3
 800d142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d146:	2b80      	cmp	r3, #128	@ 0x80
 800d148:	d0ef      	beq.n	800d12a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d14a:	4b27      	ldr	r3, [pc, #156]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	f1c3 0307 	rsb	r3, r3, #7
 800d152:	2b04      	cmp	r3, #4
 800d154:	d00b      	beq.n	800d16e <xPortStartScheduler+0xbe>
	__asm volatile
 800d156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d15a:	f383 8811 	msr	BASEPRI, r3
 800d15e:	f3bf 8f6f 	isb	sy
 800d162:	f3bf 8f4f 	dsb	sy
 800d166:	60bb      	str	r3, [r7, #8]
}
 800d168:	bf00      	nop
 800d16a:	bf00      	nop
 800d16c:	e7fd      	b.n	800d16a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d16e:	4b1e      	ldr	r3, [pc, #120]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	021b      	lsls	r3, r3, #8
 800d174:	4a1c      	ldr	r2, [pc, #112]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d176:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d178:	4b1b      	ldr	r3, [pc, #108]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d180:	4a19      	ldr	r2, [pc, #100]	@ (800d1e8 <xPortStartScheduler+0x138>)
 800d182:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	b2da      	uxtb	r2, r3
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d18c:	4b17      	ldr	r3, [pc, #92]	@ (800d1ec <xPortStartScheduler+0x13c>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	4a16      	ldr	r2, [pc, #88]	@ (800d1ec <xPortStartScheduler+0x13c>)
 800d192:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d196:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d198:	4b14      	ldr	r3, [pc, #80]	@ (800d1ec <xPortStartScheduler+0x13c>)
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	4a13      	ldr	r2, [pc, #76]	@ (800d1ec <xPortStartScheduler+0x13c>)
 800d19e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d1a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d1a4:	f000 f8da 	bl	800d35c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d1a8:	4b11      	ldr	r3, [pc, #68]	@ (800d1f0 <xPortStartScheduler+0x140>)
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d1ae:	f000 f8f9 	bl	800d3a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d1b2:	4b10      	ldr	r3, [pc, #64]	@ (800d1f4 <xPortStartScheduler+0x144>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	4a0f      	ldr	r2, [pc, #60]	@ (800d1f4 <xPortStartScheduler+0x144>)
 800d1b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d1bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d1be:	f7ff ff63 	bl	800d088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d1c2:	f7ff f831 	bl	800c228 <vTaskSwitchContext>
	prvTaskExitError();
 800d1c6:	f7ff ff1d 	bl	800d004 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d1ca:	2300      	movs	r3, #0
}
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	3718      	adds	r7, #24
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	e000ed00 	.word	0xe000ed00
 800d1d8:	410fc271 	.word	0x410fc271
 800d1dc:	410fc270 	.word	0x410fc270
 800d1e0:	e000e400 	.word	0xe000e400
 800d1e4:	24001010 	.word	0x24001010
 800d1e8:	24001014 	.word	0x24001014
 800d1ec:	e000ed20 	.word	0xe000ed20
 800d1f0:	24000024 	.word	0x24000024
 800d1f4:	e000ef34 	.word	0xe000ef34

0800d1f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d1f8:	b480      	push	{r7}
 800d1fa:	b083      	sub	sp, #12
 800d1fc:	af00      	add	r7, sp, #0
	__asm volatile
 800d1fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d202:	f383 8811 	msr	BASEPRI, r3
 800d206:	f3bf 8f6f 	isb	sy
 800d20a:	f3bf 8f4f 	dsb	sy
 800d20e:	607b      	str	r3, [r7, #4]
}
 800d210:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d212:	4b10      	ldr	r3, [pc, #64]	@ (800d254 <vPortEnterCritical+0x5c>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	3301      	adds	r3, #1
 800d218:	4a0e      	ldr	r2, [pc, #56]	@ (800d254 <vPortEnterCritical+0x5c>)
 800d21a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d21c:	4b0d      	ldr	r3, [pc, #52]	@ (800d254 <vPortEnterCritical+0x5c>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	2b01      	cmp	r3, #1
 800d222:	d110      	bne.n	800d246 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d224:	4b0c      	ldr	r3, [pc, #48]	@ (800d258 <vPortEnterCritical+0x60>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	b2db      	uxtb	r3, r3
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d00b      	beq.n	800d246 <vPortEnterCritical+0x4e>
	__asm volatile
 800d22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d232:	f383 8811 	msr	BASEPRI, r3
 800d236:	f3bf 8f6f 	isb	sy
 800d23a:	f3bf 8f4f 	dsb	sy
 800d23e:	603b      	str	r3, [r7, #0]
}
 800d240:	bf00      	nop
 800d242:	bf00      	nop
 800d244:	e7fd      	b.n	800d242 <vPortEnterCritical+0x4a>
	}
}
 800d246:	bf00      	nop
 800d248:	370c      	adds	r7, #12
 800d24a:	46bd      	mov	sp, r7
 800d24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d250:	4770      	bx	lr
 800d252:	bf00      	nop
 800d254:	24000024 	.word	0x24000024
 800d258:	e000ed04 	.word	0xe000ed04

0800d25c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d25c:	b480      	push	{r7}
 800d25e:	b083      	sub	sp, #12
 800d260:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d262:	4b12      	ldr	r3, [pc, #72]	@ (800d2ac <vPortExitCritical+0x50>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d10b      	bne.n	800d282 <vPortExitCritical+0x26>
	__asm volatile
 800d26a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d26e:	f383 8811 	msr	BASEPRI, r3
 800d272:	f3bf 8f6f 	isb	sy
 800d276:	f3bf 8f4f 	dsb	sy
 800d27a:	607b      	str	r3, [r7, #4]
}
 800d27c:	bf00      	nop
 800d27e:	bf00      	nop
 800d280:	e7fd      	b.n	800d27e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d282:	4b0a      	ldr	r3, [pc, #40]	@ (800d2ac <vPortExitCritical+0x50>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	3b01      	subs	r3, #1
 800d288:	4a08      	ldr	r2, [pc, #32]	@ (800d2ac <vPortExitCritical+0x50>)
 800d28a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d28c:	4b07      	ldr	r3, [pc, #28]	@ (800d2ac <vPortExitCritical+0x50>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	2b00      	cmp	r3, #0
 800d292:	d105      	bne.n	800d2a0 <vPortExitCritical+0x44>
 800d294:	2300      	movs	r3, #0
 800d296:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d298:	683b      	ldr	r3, [r7, #0]
 800d29a:	f383 8811 	msr	BASEPRI, r3
}
 800d29e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d2a0:	bf00      	nop
 800d2a2:	370c      	adds	r7, #12
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr
 800d2ac:	24000024 	.word	0x24000024

0800d2b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d2b0:	f3ef 8009 	mrs	r0, PSP
 800d2b4:	f3bf 8f6f 	isb	sy
 800d2b8:	4b15      	ldr	r3, [pc, #84]	@ (800d310 <pxCurrentTCBConst>)
 800d2ba:	681a      	ldr	r2, [r3, #0]
 800d2bc:	f01e 0f10 	tst.w	lr, #16
 800d2c0:	bf08      	it	eq
 800d2c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d2c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ca:	6010      	str	r0, [r2, #0]
 800d2cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d2d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d2d4:	f380 8811 	msr	BASEPRI, r0
 800d2d8:	f3bf 8f4f 	dsb	sy
 800d2dc:	f3bf 8f6f 	isb	sy
 800d2e0:	f7fe ffa2 	bl	800c228 <vTaskSwitchContext>
 800d2e4:	f04f 0000 	mov.w	r0, #0
 800d2e8:	f380 8811 	msr	BASEPRI, r0
 800d2ec:	bc09      	pop	{r0, r3}
 800d2ee:	6819      	ldr	r1, [r3, #0]
 800d2f0:	6808      	ldr	r0, [r1, #0]
 800d2f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2f6:	f01e 0f10 	tst.w	lr, #16
 800d2fa:	bf08      	it	eq
 800d2fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d300:	f380 8809 	msr	PSP, r0
 800d304:	f3bf 8f6f 	isb	sy
 800d308:	4770      	bx	lr
 800d30a:	bf00      	nop
 800d30c:	f3af 8000 	nop.w

0800d310 <pxCurrentTCBConst>:
 800d310:	240009e4 	.word	0x240009e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d314:	bf00      	nop
 800d316:	bf00      	nop

0800d318 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b082      	sub	sp, #8
 800d31c:	af00      	add	r7, sp, #0
	__asm volatile
 800d31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d322:	f383 8811 	msr	BASEPRI, r3
 800d326:	f3bf 8f6f 	isb	sy
 800d32a:	f3bf 8f4f 	dsb	sy
 800d32e:	607b      	str	r3, [r7, #4]
}
 800d330:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d332:	f7fe febf 	bl	800c0b4 <xTaskIncrementTick>
 800d336:	4603      	mov	r3, r0
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d003      	beq.n	800d344 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d33c:	4b06      	ldr	r3, [pc, #24]	@ (800d358 <xPortSysTickHandler+0x40>)
 800d33e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d342:	601a      	str	r2, [r3, #0]
 800d344:	2300      	movs	r3, #0
 800d346:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	f383 8811 	msr	BASEPRI, r3
}
 800d34e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d350:	bf00      	nop
 800d352:	3708      	adds	r7, #8
 800d354:	46bd      	mov	sp, r7
 800d356:	bd80      	pop	{r7, pc}
 800d358:	e000ed04 	.word	0xe000ed04

0800d35c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d35c:	b480      	push	{r7}
 800d35e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d360:	4b0b      	ldr	r3, [pc, #44]	@ (800d390 <vPortSetupTimerInterrupt+0x34>)
 800d362:	2200      	movs	r2, #0
 800d364:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d366:	4b0b      	ldr	r3, [pc, #44]	@ (800d394 <vPortSetupTimerInterrupt+0x38>)
 800d368:	2200      	movs	r2, #0
 800d36a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d36c:	4b0a      	ldr	r3, [pc, #40]	@ (800d398 <vPortSetupTimerInterrupt+0x3c>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	4a0a      	ldr	r2, [pc, #40]	@ (800d39c <vPortSetupTimerInterrupt+0x40>)
 800d372:	fba2 2303 	umull	r2, r3, r2, r3
 800d376:	099b      	lsrs	r3, r3, #6
 800d378:	4a09      	ldr	r2, [pc, #36]	@ (800d3a0 <vPortSetupTimerInterrupt+0x44>)
 800d37a:	3b01      	subs	r3, #1
 800d37c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d37e:	4b04      	ldr	r3, [pc, #16]	@ (800d390 <vPortSetupTimerInterrupt+0x34>)
 800d380:	2207      	movs	r2, #7
 800d382:	601a      	str	r2, [r3, #0]
}
 800d384:	bf00      	nop
 800d386:	46bd      	mov	sp, r7
 800d388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop
 800d390:	e000e010 	.word	0xe000e010
 800d394:	e000e018 	.word	0xe000e018
 800d398:	24000000 	.word	0x24000000
 800d39c:	10624dd3 	.word	0x10624dd3
 800d3a0:	e000e014 	.word	0xe000e014

0800d3a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d3a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d3b4 <vPortEnableVFP+0x10>
 800d3a8:	6801      	ldr	r1, [r0, #0]
 800d3aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d3ae:	6001      	str	r1, [r0, #0]
 800d3b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d3b2:	bf00      	nop
 800d3b4:	e000ed88 	.word	0xe000ed88

0800d3b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d3b8:	b480      	push	{r7}
 800d3ba:	b085      	sub	sp, #20
 800d3bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d3be:	f3ef 8305 	mrs	r3, IPSR
 800d3c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	2b0f      	cmp	r3, #15
 800d3c8:	d915      	bls.n	800d3f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d3ca:	4a18      	ldr	r2, [pc, #96]	@ (800d42c <vPortValidateInterruptPriority+0x74>)
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	4413      	add	r3, r2
 800d3d0:	781b      	ldrb	r3, [r3, #0]
 800d3d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d3d4:	4b16      	ldr	r3, [pc, #88]	@ (800d430 <vPortValidateInterruptPriority+0x78>)
 800d3d6:	781b      	ldrb	r3, [r3, #0]
 800d3d8:	7afa      	ldrb	r2, [r7, #11]
 800d3da:	429a      	cmp	r2, r3
 800d3dc:	d20b      	bcs.n	800d3f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e2:	f383 8811 	msr	BASEPRI, r3
 800d3e6:	f3bf 8f6f 	isb	sy
 800d3ea:	f3bf 8f4f 	dsb	sy
 800d3ee:	607b      	str	r3, [r7, #4]
}
 800d3f0:	bf00      	nop
 800d3f2:	bf00      	nop
 800d3f4:	e7fd      	b.n	800d3f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d3f6:	4b0f      	ldr	r3, [pc, #60]	@ (800d434 <vPortValidateInterruptPriority+0x7c>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d3fe:	4b0e      	ldr	r3, [pc, #56]	@ (800d438 <vPortValidateInterruptPriority+0x80>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	429a      	cmp	r2, r3
 800d404:	d90b      	bls.n	800d41e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d40a:	f383 8811 	msr	BASEPRI, r3
 800d40e:	f3bf 8f6f 	isb	sy
 800d412:	f3bf 8f4f 	dsb	sy
 800d416:	603b      	str	r3, [r7, #0]
}
 800d418:	bf00      	nop
 800d41a:	bf00      	nop
 800d41c:	e7fd      	b.n	800d41a <vPortValidateInterruptPriority+0x62>
	}
 800d41e:	bf00      	nop
 800d420:	3714      	adds	r7, #20
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr
 800d42a:	bf00      	nop
 800d42c:	e000e3f0 	.word	0xe000e3f0
 800d430:	24001010 	.word	0x24001010
 800d434:	e000ed0c 	.word	0xe000ed0c
 800d438:	24001014 	.word	0x24001014

0800d43c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b08a      	sub	sp, #40	@ 0x28
 800d440:	af00      	add	r7, sp, #0
 800d442:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d444:	2300      	movs	r3, #0
 800d446:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d448:	f7fe fd78 	bl	800bf3c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d44c:	4b5c      	ldr	r3, [pc, #368]	@ (800d5c0 <pvPortMalloc+0x184>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d101      	bne.n	800d458 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d454:	f000 f924 	bl	800d6a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d458:	4b5a      	ldr	r3, [pc, #360]	@ (800d5c4 <pvPortMalloc+0x188>)
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	4013      	ands	r3, r2
 800d460:	2b00      	cmp	r3, #0
 800d462:	f040 8095 	bne.w	800d590 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d01e      	beq.n	800d4aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d46c:	2208      	movs	r2, #8
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	4413      	add	r3, r2
 800d472:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	f003 0307 	and.w	r3, r3, #7
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d015      	beq.n	800d4aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	f023 0307 	bic.w	r3, r3, #7
 800d484:	3308      	adds	r3, #8
 800d486:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f003 0307 	and.w	r3, r3, #7
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d00b      	beq.n	800d4aa <pvPortMalloc+0x6e>
	__asm volatile
 800d492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d496:	f383 8811 	msr	BASEPRI, r3
 800d49a:	f3bf 8f6f 	isb	sy
 800d49e:	f3bf 8f4f 	dsb	sy
 800d4a2:	617b      	str	r3, [r7, #20]
}
 800d4a4:	bf00      	nop
 800d4a6:	bf00      	nop
 800d4a8:	e7fd      	b.n	800d4a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d06f      	beq.n	800d590 <pvPortMalloc+0x154>
 800d4b0:	4b45      	ldr	r3, [pc, #276]	@ (800d5c8 <pvPortMalloc+0x18c>)
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	687a      	ldr	r2, [r7, #4]
 800d4b6:	429a      	cmp	r2, r3
 800d4b8:	d86a      	bhi.n	800d590 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d4ba:	4b44      	ldr	r3, [pc, #272]	@ (800d5cc <pvPortMalloc+0x190>)
 800d4bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d4be:	4b43      	ldr	r3, [pc, #268]	@ (800d5cc <pvPortMalloc+0x190>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4c4:	e004      	b.n	800d4d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	687a      	ldr	r2, [r7, #4]
 800d4d6:	429a      	cmp	r2, r3
 800d4d8:	d903      	bls.n	800d4e2 <pvPortMalloc+0xa6>
 800d4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d1f1      	bne.n	800d4c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d4e2:	4b37      	ldr	r3, [pc, #220]	@ (800d5c0 <pvPortMalloc+0x184>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4e8:	429a      	cmp	r2, r3
 800d4ea:	d051      	beq.n	800d590 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d4ec:	6a3b      	ldr	r3, [r7, #32]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	2208      	movs	r2, #8
 800d4f2:	4413      	add	r3, r2
 800d4f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4f8:	681a      	ldr	r2, [r3, #0]
 800d4fa:	6a3b      	ldr	r3, [r7, #32]
 800d4fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d500:	685a      	ldr	r2, [r3, #4]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	1ad2      	subs	r2, r2, r3
 800d506:	2308      	movs	r3, #8
 800d508:	005b      	lsls	r3, r3, #1
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d920      	bls.n	800d550 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d50e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	4413      	add	r3, r2
 800d514:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d516:	69bb      	ldr	r3, [r7, #24]
 800d518:	f003 0307 	and.w	r3, r3, #7
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d00b      	beq.n	800d538 <pvPortMalloc+0xfc>
	__asm volatile
 800d520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	613b      	str	r3, [r7, #16]
}
 800d532:	bf00      	nop
 800d534:	bf00      	nop
 800d536:	e7fd      	b.n	800d534 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d53a:	685a      	ldr	r2, [r3, #4]
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	1ad2      	subs	r2, r2, r3
 800d540:	69bb      	ldr	r3, [r7, #24]
 800d542:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d546:	687a      	ldr	r2, [r7, #4]
 800d548:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d54a:	69b8      	ldr	r0, [r7, #24]
 800d54c:	f000 f90a 	bl	800d764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d550:	4b1d      	ldr	r3, [pc, #116]	@ (800d5c8 <pvPortMalloc+0x18c>)
 800d552:	681a      	ldr	r2, [r3, #0]
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	1ad3      	subs	r3, r2, r3
 800d55a:	4a1b      	ldr	r2, [pc, #108]	@ (800d5c8 <pvPortMalloc+0x18c>)
 800d55c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d55e:	4b1a      	ldr	r3, [pc, #104]	@ (800d5c8 <pvPortMalloc+0x18c>)
 800d560:	681a      	ldr	r2, [r3, #0]
 800d562:	4b1b      	ldr	r3, [pc, #108]	@ (800d5d0 <pvPortMalloc+0x194>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	429a      	cmp	r2, r3
 800d568:	d203      	bcs.n	800d572 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d56a:	4b17      	ldr	r3, [pc, #92]	@ (800d5c8 <pvPortMalloc+0x18c>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	4a18      	ldr	r2, [pc, #96]	@ (800d5d0 <pvPortMalloc+0x194>)
 800d570:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d574:	685a      	ldr	r2, [r3, #4]
 800d576:	4b13      	ldr	r3, [pc, #76]	@ (800d5c4 <pvPortMalloc+0x188>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	431a      	orrs	r2, r3
 800d57c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d582:	2200      	movs	r2, #0
 800d584:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d586:	4b13      	ldr	r3, [pc, #76]	@ (800d5d4 <pvPortMalloc+0x198>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	3301      	adds	r3, #1
 800d58c:	4a11      	ldr	r2, [pc, #68]	@ (800d5d4 <pvPortMalloc+0x198>)
 800d58e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d590:	f7fe fce2 	bl	800bf58 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	f003 0307 	and.w	r3, r3, #7
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d00b      	beq.n	800d5b6 <pvPortMalloc+0x17a>
	__asm volatile
 800d59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a2:	f383 8811 	msr	BASEPRI, r3
 800d5a6:	f3bf 8f6f 	isb	sy
 800d5aa:	f3bf 8f4f 	dsb	sy
 800d5ae:	60fb      	str	r3, [r7, #12]
}
 800d5b0:	bf00      	nop
 800d5b2:	bf00      	nop
 800d5b4:	e7fd      	b.n	800d5b2 <pvPortMalloc+0x176>
	return pvReturn;
 800d5b6:	69fb      	ldr	r3, [r7, #28]
}
 800d5b8:	4618      	mov	r0, r3
 800d5ba:	3728      	adds	r7, #40	@ 0x28
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	bd80      	pop	{r7, pc}
 800d5c0:	24004c20 	.word	0x24004c20
 800d5c4:	24004c34 	.word	0x24004c34
 800d5c8:	24004c24 	.word	0x24004c24
 800d5cc:	24004c18 	.word	0x24004c18
 800d5d0:	24004c28 	.word	0x24004c28
 800d5d4:	24004c2c 	.word	0x24004c2c

0800d5d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b086      	sub	sp, #24
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	d04f      	beq.n	800d68a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d5ea:	2308      	movs	r3, #8
 800d5ec:	425b      	negs	r3, r3
 800d5ee:	697a      	ldr	r2, [r7, #20]
 800d5f0:	4413      	add	r3, r2
 800d5f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d5f4:	697b      	ldr	r3, [r7, #20]
 800d5f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	685a      	ldr	r2, [r3, #4]
 800d5fc:	4b25      	ldr	r3, [pc, #148]	@ (800d694 <vPortFree+0xbc>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4013      	ands	r3, r2
 800d602:	2b00      	cmp	r3, #0
 800d604:	d10b      	bne.n	800d61e <vPortFree+0x46>
	__asm volatile
 800d606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d60a:	f383 8811 	msr	BASEPRI, r3
 800d60e:	f3bf 8f6f 	isb	sy
 800d612:	f3bf 8f4f 	dsb	sy
 800d616:	60fb      	str	r3, [r7, #12]
}
 800d618:	bf00      	nop
 800d61a:	bf00      	nop
 800d61c:	e7fd      	b.n	800d61a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d00b      	beq.n	800d63e <vPortFree+0x66>
	__asm volatile
 800d626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d62a:	f383 8811 	msr	BASEPRI, r3
 800d62e:	f3bf 8f6f 	isb	sy
 800d632:	f3bf 8f4f 	dsb	sy
 800d636:	60bb      	str	r3, [r7, #8]
}
 800d638:	bf00      	nop
 800d63a:	bf00      	nop
 800d63c:	e7fd      	b.n	800d63a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	685a      	ldr	r2, [r3, #4]
 800d642:	4b14      	ldr	r3, [pc, #80]	@ (800d694 <vPortFree+0xbc>)
 800d644:	681b      	ldr	r3, [r3, #0]
 800d646:	4013      	ands	r3, r2
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d01e      	beq.n	800d68a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2b00      	cmp	r3, #0
 800d652:	d11a      	bne.n	800d68a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d654:	693b      	ldr	r3, [r7, #16]
 800d656:	685a      	ldr	r2, [r3, #4]
 800d658:	4b0e      	ldr	r3, [pc, #56]	@ (800d694 <vPortFree+0xbc>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	43db      	mvns	r3, r3
 800d65e:	401a      	ands	r2, r3
 800d660:	693b      	ldr	r3, [r7, #16]
 800d662:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d664:	f7fe fc6a 	bl	800bf3c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d668:	693b      	ldr	r3, [r7, #16]
 800d66a:	685a      	ldr	r2, [r3, #4]
 800d66c:	4b0a      	ldr	r3, [pc, #40]	@ (800d698 <vPortFree+0xc0>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	4413      	add	r3, r2
 800d672:	4a09      	ldr	r2, [pc, #36]	@ (800d698 <vPortFree+0xc0>)
 800d674:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d676:	6938      	ldr	r0, [r7, #16]
 800d678:	f000 f874 	bl	800d764 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d67c:	4b07      	ldr	r3, [pc, #28]	@ (800d69c <vPortFree+0xc4>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	3301      	adds	r3, #1
 800d682:	4a06      	ldr	r2, [pc, #24]	@ (800d69c <vPortFree+0xc4>)
 800d684:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d686:	f7fe fc67 	bl	800bf58 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d68a:	bf00      	nop
 800d68c:	3718      	adds	r7, #24
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	24004c34 	.word	0x24004c34
 800d698:	24004c24 	.word	0x24004c24
 800d69c:	24004c30 	.word	0x24004c30

0800d6a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b085      	sub	sp, #20
 800d6a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d6a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d6aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d6ac:	4b27      	ldr	r3, [pc, #156]	@ (800d74c <prvHeapInit+0xac>)
 800d6ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f003 0307 	and.w	r3, r3, #7
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d00c      	beq.n	800d6d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	3307      	adds	r3, #7
 800d6be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f023 0307 	bic.w	r3, r3, #7
 800d6c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d6c8:	68ba      	ldr	r2, [r7, #8]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	1ad3      	subs	r3, r2, r3
 800d6ce:	4a1f      	ldr	r2, [pc, #124]	@ (800d74c <prvHeapInit+0xac>)
 800d6d0:	4413      	add	r3, r2
 800d6d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d6d8:	4a1d      	ldr	r2, [pc, #116]	@ (800d750 <prvHeapInit+0xb0>)
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d6de:	4b1c      	ldr	r3, [pc, #112]	@ (800d750 <prvHeapInit+0xb0>)
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	68ba      	ldr	r2, [r7, #8]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d6ec:	2208      	movs	r2, #8
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	1a9b      	subs	r3, r3, r2
 800d6f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	f023 0307 	bic.w	r3, r3, #7
 800d6fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	4a15      	ldr	r2, [pc, #84]	@ (800d754 <prvHeapInit+0xb4>)
 800d700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d702:	4b14      	ldr	r3, [pc, #80]	@ (800d754 <prvHeapInit+0xb4>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	2200      	movs	r2, #0
 800d708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d70a:	4b12      	ldr	r3, [pc, #72]	@ (800d754 <prvHeapInit+0xb4>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	2200      	movs	r2, #0
 800d710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	68fa      	ldr	r2, [r7, #12]
 800d71a:	1ad2      	subs	r2, r2, r3
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d720:	4b0c      	ldr	r3, [pc, #48]	@ (800d754 <prvHeapInit+0xb4>)
 800d722:	681a      	ldr	r2, [r3, #0]
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d728:	683b      	ldr	r3, [r7, #0]
 800d72a:	685b      	ldr	r3, [r3, #4]
 800d72c:	4a0a      	ldr	r2, [pc, #40]	@ (800d758 <prvHeapInit+0xb8>)
 800d72e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d730:	683b      	ldr	r3, [r7, #0]
 800d732:	685b      	ldr	r3, [r3, #4]
 800d734:	4a09      	ldr	r2, [pc, #36]	@ (800d75c <prvHeapInit+0xbc>)
 800d736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d738:	4b09      	ldr	r3, [pc, #36]	@ (800d760 <prvHeapInit+0xc0>)
 800d73a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d73e:	601a      	str	r2, [r3, #0]
}
 800d740:	bf00      	nop
 800d742:	3714      	adds	r7, #20
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr
 800d74c:	24001018 	.word	0x24001018
 800d750:	24004c18 	.word	0x24004c18
 800d754:	24004c20 	.word	0x24004c20
 800d758:	24004c28 	.word	0x24004c28
 800d75c:	24004c24 	.word	0x24004c24
 800d760:	24004c34 	.word	0x24004c34

0800d764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d764:	b480      	push	{r7}
 800d766:	b085      	sub	sp, #20
 800d768:	af00      	add	r7, sp, #0
 800d76a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d76c:	4b28      	ldr	r3, [pc, #160]	@ (800d810 <prvInsertBlockIntoFreeList+0xac>)
 800d76e:	60fb      	str	r3, [r7, #12]
 800d770:	e002      	b.n	800d778 <prvInsertBlockIntoFreeList+0x14>
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	60fb      	str	r3, [r7, #12]
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	429a      	cmp	r2, r3
 800d780:	d8f7      	bhi.n	800d772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	68ba      	ldr	r2, [r7, #8]
 800d78c:	4413      	add	r3, r2
 800d78e:	687a      	ldr	r2, [r7, #4]
 800d790:	429a      	cmp	r2, r3
 800d792:	d108      	bne.n	800d7a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	685a      	ldr	r2, [r3, #4]
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	685b      	ldr	r3, [r3, #4]
 800d79c:	441a      	add	r2, r3
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	685b      	ldr	r3, [r3, #4]
 800d7ae:	68ba      	ldr	r2, [r7, #8]
 800d7b0:	441a      	add	r2, r3
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	429a      	cmp	r2, r3
 800d7b8:	d118      	bne.n	800d7ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	681a      	ldr	r2, [r3, #0]
 800d7be:	4b15      	ldr	r3, [pc, #84]	@ (800d814 <prvInsertBlockIntoFreeList+0xb0>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d00d      	beq.n	800d7e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	685a      	ldr	r2, [r3, #4]
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	685b      	ldr	r3, [r3, #4]
 800d7d0:	441a      	add	r2, r3
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	601a      	str	r2, [r3, #0]
 800d7e0:	e008      	b.n	800d7f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d7e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d814 <prvInsertBlockIntoFreeList+0xb0>)
 800d7e4:	681a      	ldr	r2, [r3, #0]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	601a      	str	r2, [r3, #0]
 800d7ea:	e003      	b.n	800d7f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681a      	ldr	r2, [r3, #0]
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d7f4:	68fa      	ldr	r2, [r7, #12]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d002      	beq.n	800d802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	687a      	ldr	r2, [r7, #4]
 800d800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d802:	bf00      	nop
 800d804:	3714      	adds	r7, #20
 800d806:	46bd      	mov	sp, r7
 800d808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d80c:	4770      	bx	lr
 800d80e:	bf00      	nop
 800d810:	24004c18 	.word	0x24004c18
 800d814:	24004c20 	.word	0x24004c20

0800d818 <std>:
 800d818:	2300      	movs	r3, #0
 800d81a:	b510      	push	{r4, lr}
 800d81c:	4604      	mov	r4, r0
 800d81e:	e9c0 3300 	strd	r3, r3, [r0]
 800d822:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d826:	6083      	str	r3, [r0, #8]
 800d828:	8181      	strh	r1, [r0, #12]
 800d82a:	6643      	str	r3, [r0, #100]	@ 0x64
 800d82c:	81c2      	strh	r2, [r0, #14]
 800d82e:	6183      	str	r3, [r0, #24]
 800d830:	4619      	mov	r1, r3
 800d832:	2208      	movs	r2, #8
 800d834:	305c      	adds	r0, #92	@ 0x5c
 800d836:	f000 f906 	bl	800da46 <memset>
 800d83a:	4b0d      	ldr	r3, [pc, #52]	@ (800d870 <std+0x58>)
 800d83c:	6263      	str	r3, [r4, #36]	@ 0x24
 800d83e:	4b0d      	ldr	r3, [pc, #52]	@ (800d874 <std+0x5c>)
 800d840:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d842:	4b0d      	ldr	r3, [pc, #52]	@ (800d878 <std+0x60>)
 800d844:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d846:	4b0d      	ldr	r3, [pc, #52]	@ (800d87c <std+0x64>)
 800d848:	6323      	str	r3, [r4, #48]	@ 0x30
 800d84a:	4b0d      	ldr	r3, [pc, #52]	@ (800d880 <std+0x68>)
 800d84c:	6224      	str	r4, [r4, #32]
 800d84e:	429c      	cmp	r4, r3
 800d850:	d006      	beq.n	800d860 <std+0x48>
 800d852:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d856:	4294      	cmp	r4, r2
 800d858:	d002      	beq.n	800d860 <std+0x48>
 800d85a:	33d0      	adds	r3, #208	@ 0xd0
 800d85c:	429c      	cmp	r4, r3
 800d85e:	d105      	bne.n	800d86c <std+0x54>
 800d860:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d868:	f000 b9c4 	b.w	800dbf4 <__retarget_lock_init_recursive>
 800d86c:	bd10      	pop	{r4, pc}
 800d86e:	bf00      	nop
 800d870:	0800d9c1 	.word	0x0800d9c1
 800d874:	0800d9e3 	.word	0x0800d9e3
 800d878:	0800da1b 	.word	0x0800da1b
 800d87c:	0800da3f 	.word	0x0800da3f
 800d880:	24004c38 	.word	0x24004c38

0800d884 <stdio_exit_handler>:
 800d884:	4a02      	ldr	r2, [pc, #8]	@ (800d890 <stdio_exit_handler+0xc>)
 800d886:	4903      	ldr	r1, [pc, #12]	@ (800d894 <stdio_exit_handler+0x10>)
 800d888:	4803      	ldr	r0, [pc, #12]	@ (800d898 <stdio_exit_handler+0x14>)
 800d88a:	f000 b869 	b.w	800d960 <_fwalk_sglue>
 800d88e:	bf00      	nop
 800d890:	24000028 	.word	0x24000028
 800d894:	0800e4ad 	.word	0x0800e4ad
 800d898:	24000038 	.word	0x24000038

0800d89c <cleanup_stdio>:
 800d89c:	6841      	ldr	r1, [r0, #4]
 800d89e:	4b0c      	ldr	r3, [pc, #48]	@ (800d8d0 <cleanup_stdio+0x34>)
 800d8a0:	4299      	cmp	r1, r3
 800d8a2:	b510      	push	{r4, lr}
 800d8a4:	4604      	mov	r4, r0
 800d8a6:	d001      	beq.n	800d8ac <cleanup_stdio+0x10>
 800d8a8:	f000 fe00 	bl	800e4ac <_fflush_r>
 800d8ac:	68a1      	ldr	r1, [r4, #8]
 800d8ae:	4b09      	ldr	r3, [pc, #36]	@ (800d8d4 <cleanup_stdio+0x38>)
 800d8b0:	4299      	cmp	r1, r3
 800d8b2:	d002      	beq.n	800d8ba <cleanup_stdio+0x1e>
 800d8b4:	4620      	mov	r0, r4
 800d8b6:	f000 fdf9 	bl	800e4ac <_fflush_r>
 800d8ba:	68e1      	ldr	r1, [r4, #12]
 800d8bc:	4b06      	ldr	r3, [pc, #24]	@ (800d8d8 <cleanup_stdio+0x3c>)
 800d8be:	4299      	cmp	r1, r3
 800d8c0:	d004      	beq.n	800d8cc <cleanup_stdio+0x30>
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8c8:	f000 bdf0 	b.w	800e4ac <_fflush_r>
 800d8cc:	bd10      	pop	{r4, pc}
 800d8ce:	bf00      	nop
 800d8d0:	24004c38 	.word	0x24004c38
 800d8d4:	24004ca0 	.word	0x24004ca0
 800d8d8:	24004d08 	.word	0x24004d08

0800d8dc <global_stdio_init.part.0>:
 800d8dc:	b510      	push	{r4, lr}
 800d8de:	4b0b      	ldr	r3, [pc, #44]	@ (800d90c <global_stdio_init.part.0+0x30>)
 800d8e0:	4c0b      	ldr	r4, [pc, #44]	@ (800d910 <global_stdio_init.part.0+0x34>)
 800d8e2:	4a0c      	ldr	r2, [pc, #48]	@ (800d914 <global_stdio_init.part.0+0x38>)
 800d8e4:	601a      	str	r2, [r3, #0]
 800d8e6:	4620      	mov	r0, r4
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	2104      	movs	r1, #4
 800d8ec:	f7ff ff94 	bl	800d818 <std>
 800d8f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d8f4:	2201      	movs	r2, #1
 800d8f6:	2109      	movs	r1, #9
 800d8f8:	f7ff ff8e 	bl	800d818 <std>
 800d8fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d900:	2202      	movs	r2, #2
 800d902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d906:	2112      	movs	r1, #18
 800d908:	f7ff bf86 	b.w	800d818 <std>
 800d90c:	24004d70 	.word	0x24004d70
 800d910:	24004c38 	.word	0x24004c38
 800d914:	0800d885 	.word	0x0800d885

0800d918 <__sfp_lock_acquire>:
 800d918:	4801      	ldr	r0, [pc, #4]	@ (800d920 <__sfp_lock_acquire+0x8>)
 800d91a:	f000 b96c 	b.w	800dbf6 <__retarget_lock_acquire_recursive>
 800d91e:	bf00      	nop
 800d920:	24004d79 	.word	0x24004d79

0800d924 <__sfp_lock_release>:
 800d924:	4801      	ldr	r0, [pc, #4]	@ (800d92c <__sfp_lock_release+0x8>)
 800d926:	f000 b967 	b.w	800dbf8 <__retarget_lock_release_recursive>
 800d92a:	bf00      	nop
 800d92c:	24004d79 	.word	0x24004d79

0800d930 <__sinit>:
 800d930:	b510      	push	{r4, lr}
 800d932:	4604      	mov	r4, r0
 800d934:	f7ff fff0 	bl	800d918 <__sfp_lock_acquire>
 800d938:	6a23      	ldr	r3, [r4, #32]
 800d93a:	b11b      	cbz	r3, 800d944 <__sinit+0x14>
 800d93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d940:	f7ff bff0 	b.w	800d924 <__sfp_lock_release>
 800d944:	4b04      	ldr	r3, [pc, #16]	@ (800d958 <__sinit+0x28>)
 800d946:	6223      	str	r3, [r4, #32]
 800d948:	4b04      	ldr	r3, [pc, #16]	@ (800d95c <__sinit+0x2c>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d1f5      	bne.n	800d93c <__sinit+0xc>
 800d950:	f7ff ffc4 	bl	800d8dc <global_stdio_init.part.0>
 800d954:	e7f2      	b.n	800d93c <__sinit+0xc>
 800d956:	bf00      	nop
 800d958:	0800d89d 	.word	0x0800d89d
 800d95c:	24004d70 	.word	0x24004d70

0800d960 <_fwalk_sglue>:
 800d960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d964:	4607      	mov	r7, r0
 800d966:	4688      	mov	r8, r1
 800d968:	4614      	mov	r4, r2
 800d96a:	2600      	movs	r6, #0
 800d96c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d970:	f1b9 0901 	subs.w	r9, r9, #1
 800d974:	d505      	bpl.n	800d982 <_fwalk_sglue+0x22>
 800d976:	6824      	ldr	r4, [r4, #0]
 800d978:	2c00      	cmp	r4, #0
 800d97a:	d1f7      	bne.n	800d96c <_fwalk_sglue+0xc>
 800d97c:	4630      	mov	r0, r6
 800d97e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d982:	89ab      	ldrh	r3, [r5, #12]
 800d984:	2b01      	cmp	r3, #1
 800d986:	d907      	bls.n	800d998 <_fwalk_sglue+0x38>
 800d988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d98c:	3301      	adds	r3, #1
 800d98e:	d003      	beq.n	800d998 <_fwalk_sglue+0x38>
 800d990:	4629      	mov	r1, r5
 800d992:	4638      	mov	r0, r7
 800d994:	47c0      	blx	r8
 800d996:	4306      	orrs	r6, r0
 800d998:	3568      	adds	r5, #104	@ 0x68
 800d99a:	e7e9      	b.n	800d970 <_fwalk_sglue+0x10>

0800d99c <iprintf>:
 800d99c:	b40f      	push	{r0, r1, r2, r3}
 800d99e:	b507      	push	{r0, r1, r2, lr}
 800d9a0:	4906      	ldr	r1, [pc, #24]	@ (800d9bc <iprintf+0x20>)
 800d9a2:	ab04      	add	r3, sp, #16
 800d9a4:	6808      	ldr	r0, [r1, #0]
 800d9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9aa:	6881      	ldr	r1, [r0, #8]
 800d9ac:	9301      	str	r3, [sp, #4]
 800d9ae:	f000 fa55 	bl	800de5c <_vfiprintf_r>
 800d9b2:	b003      	add	sp, #12
 800d9b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d9b8:	b004      	add	sp, #16
 800d9ba:	4770      	bx	lr
 800d9bc:	24000034 	.word	0x24000034

0800d9c0 <__sread>:
 800d9c0:	b510      	push	{r4, lr}
 800d9c2:	460c      	mov	r4, r1
 800d9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9c8:	f000 f8c6 	bl	800db58 <_read_r>
 800d9cc:	2800      	cmp	r0, #0
 800d9ce:	bfab      	itete	ge
 800d9d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d9d2:	89a3      	ldrhlt	r3, [r4, #12]
 800d9d4:	181b      	addge	r3, r3, r0
 800d9d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d9da:	bfac      	ite	ge
 800d9dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d9de:	81a3      	strhlt	r3, [r4, #12]
 800d9e0:	bd10      	pop	{r4, pc}

0800d9e2 <__swrite>:
 800d9e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9e6:	461f      	mov	r7, r3
 800d9e8:	898b      	ldrh	r3, [r1, #12]
 800d9ea:	05db      	lsls	r3, r3, #23
 800d9ec:	4605      	mov	r5, r0
 800d9ee:	460c      	mov	r4, r1
 800d9f0:	4616      	mov	r6, r2
 800d9f2:	d505      	bpl.n	800da00 <__swrite+0x1e>
 800d9f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9f8:	2302      	movs	r3, #2
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	f000 f89a 	bl	800db34 <_lseek_r>
 800da00:	89a3      	ldrh	r3, [r4, #12]
 800da02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da0a:	81a3      	strh	r3, [r4, #12]
 800da0c:	4632      	mov	r2, r6
 800da0e:	463b      	mov	r3, r7
 800da10:	4628      	mov	r0, r5
 800da12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da16:	f000 b8b1 	b.w	800db7c <_write_r>

0800da1a <__sseek>:
 800da1a:	b510      	push	{r4, lr}
 800da1c:	460c      	mov	r4, r1
 800da1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da22:	f000 f887 	bl	800db34 <_lseek_r>
 800da26:	1c43      	adds	r3, r0, #1
 800da28:	89a3      	ldrh	r3, [r4, #12]
 800da2a:	bf15      	itete	ne
 800da2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800da2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800da32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800da36:	81a3      	strheq	r3, [r4, #12]
 800da38:	bf18      	it	ne
 800da3a:	81a3      	strhne	r3, [r4, #12]
 800da3c:	bd10      	pop	{r4, pc}

0800da3e <__sclose>:
 800da3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da42:	f000 b809 	b.w	800da58 <_close_r>

0800da46 <memset>:
 800da46:	4402      	add	r2, r0
 800da48:	4603      	mov	r3, r0
 800da4a:	4293      	cmp	r3, r2
 800da4c:	d100      	bne.n	800da50 <memset+0xa>
 800da4e:	4770      	bx	lr
 800da50:	f803 1b01 	strb.w	r1, [r3], #1
 800da54:	e7f9      	b.n	800da4a <memset+0x4>
	...

0800da58 <_close_r>:
 800da58:	b538      	push	{r3, r4, r5, lr}
 800da5a:	4d06      	ldr	r5, [pc, #24]	@ (800da74 <_close_r+0x1c>)
 800da5c:	2300      	movs	r3, #0
 800da5e:	4604      	mov	r4, r0
 800da60:	4608      	mov	r0, r1
 800da62:	602b      	str	r3, [r5, #0]
 800da64:	f7f6 f99f 	bl	8003da6 <_close>
 800da68:	1c43      	adds	r3, r0, #1
 800da6a:	d102      	bne.n	800da72 <_close_r+0x1a>
 800da6c:	682b      	ldr	r3, [r5, #0]
 800da6e:	b103      	cbz	r3, 800da72 <_close_r+0x1a>
 800da70:	6023      	str	r3, [r4, #0]
 800da72:	bd38      	pop	{r3, r4, r5, pc}
 800da74:	24004d74 	.word	0x24004d74

0800da78 <_reclaim_reent>:
 800da78:	4b2d      	ldr	r3, [pc, #180]	@ (800db30 <_reclaim_reent+0xb8>)
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	4283      	cmp	r3, r0
 800da7e:	b570      	push	{r4, r5, r6, lr}
 800da80:	4604      	mov	r4, r0
 800da82:	d053      	beq.n	800db2c <_reclaim_reent+0xb4>
 800da84:	69c3      	ldr	r3, [r0, #28]
 800da86:	b31b      	cbz	r3, 800dad0 <_reclaim_reent+0x58>
 800da88:	68db      	ldr	r3, [r3, #12]
 800da8a:	b163      	cbz	r3, 800daa6 <_reclaim_reent+0x2e>
 800da8c:	2500      	movs	r5, #0
 800da8e:	69e3      	ldr	r3, [r4, #28]
 800da90:	68db      	ldr	r3, [r3, #12]
 800da92:	5959      	ldr	r1, [r3, r5]
 800da94:	b9b1      	cbnz	r1, 800dac4 <_reclaim_reent+0x4c>
 800da96:	3504      	adds	r5, #4
 800da98:	2d80      	cmp	r5, #128	@ 0x80
 800da9a:	d1f8      	bne.n	800da8e <_reclaim_reent+0x16>
 800da9c:	69e3      	ldr	r3, [r4, #28]
 800da9e:	4620      	mov	r0, r4
 800daa0:	68d9      	ldr	r1, [r3, #12]
 800daa2:	f000 f8b9 	bl	800dc18 <_free_r>
 800daa6:	69e3      	ldr	r3, [r4, #28]
 800daa8:	6819      	ldr	r1, [r3, #0]
 800daaa:	b111      	cbz	r1, 800dab2 <_reclaim_reent+0x3a>
 800daac:	4620      	mov	r0, r4
 800daae:	f000 f8b3 	bl	800dc18 <_free_r>
 800dab2:	69e3      	ldr	r3, [r4, #28]
 800dab4:	689d      	ldr	r5, [r3, #8]
 800dab6:	b15d      	cbz	r5, 800dad0 <_reclaim_reent+0x58>
 800dab8:	4629      	mov	r1, r5
 800daba:	4620      	mov	r0, r4
 800dabc:	682d      	ldr	r5, [r5, #0]
 800dabe:	f000 f8ab 	bl	800dc18 <_free_r>
 800dac2:	e7f8      	b.n	800dab6 <_reclaim_reent+0x3e>
 800dac4:	680e      	ldr	r6, [r1, #0]
 800dac6:	4620      	mov	r0, r4
 800dac8:	f000 f8a6 	bl	800dc18 <_free_r>
 800dacc:	4631      	mov	r1, r6
 800dace:	e7e1      	b.n	800da94 <_reclaim_reent+0x1c>
 800dad0:	6961      	ldr	r1, [r4, #20]
 800dad2:	b111      	cbz	r1, 800dada <_reclaim_reent+0x62>
 800dad4:	4620      	mov	r0, r4
 800dad6:	f000 f89f 	bl	800dc18 <_free_r>
 800dada:	69e1      	ldr	r1, [r4, #28]
 800dadc:	b111      	cbz	r1, 800dae4 <_reclaim_reent+0x6c>
 800dade:	4620      	mov	r0, r4
 800dae0:	f000 f89a 	bl	800dc18 <_free_r>
 800dae4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dae6:	b111      	cbz	r1, 800daee <_reclaim_reent+0x76>
 800dae8:	4620      	mov	r0, r4
 800daea:	f000 f895 	bl	800dc18 <_free_r>
 800daee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800daf0:	b111      	cbz	r1, 800daf8 <_reclaim_reent+0x80>
 800daf2:	4620      	mov	r0, r4
 800daf4:	f000 f890 	bl	800dc18 <_free_r>
 800daf8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800dafa:	b111      	cbz	r1, 800db02 <_reclaim_reent+0x8a>
 800dafc:	4620      	mov	r0, r4
 800dafe:	f000 f88b 	bl	800dc18 <_free_r>
 800db02:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800db04:	b111      	cbz	r1, 800db0c <_reclaim_reent+0x94>
 800db06:	4620      	mov	r0, r4
 800db08:	f000 f886 	bl	800dc18 <_free_r>
 800db0c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800db0e:	b111      	cbz	r1, 800db16 <_reclaim_reent+0x9e>
 800db10:	4620      	mov	r0, r4
 800db12:	f000 f881 	bl	800dc18 <_free_r>
 800db16:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800db18:	b111      	cbz	r1, 800db20 <_reclaim_reent+0xa8>
 800db1a:	4620      	mov	r0, r4
 800db1c:	f000 f87c 	bl	800dc18 <_free_r>
 800db20:	6a23      	ldr	r3, [r4, #32]
 800db22:	b11b      	cbz	r3, 800db2c <_reclaim_reent+0xb4>
 800db24:	4620      	mov	r0, r4
 800db26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800db2a:	4718      	bx	r3
 800db2c:	bd70      	pop	{r4, r5, r6, pc}
 800db2e:	bf00      	nop
 800db30:	24000034 	.word	0x24000034

0800db34 <_lseek_r>:
 800db34:	b538      	push	{r3, r4, r5, lr}
 800db36:	4d07      	ldr	r5, [pc, #28]	@ (800db54 <_lseek_r+0x20>)
 800db38:	4604      	mov	r4, r0
 800db3a:	4608      	mov	r0, r1
 800db3c:	4611      	mov	r1, r2
 800db3e:	2200      	movs	r2, #0
 800db40:	602a      	str	r2, [r5, #0]
 800db42:	461a      	mov	r2, r3
 800db44:	f7f6 f956 	bl	8003df4 <_lseek>
 800db48:	1c43      	adds	r3, r0, #1
 800db4a:	d102      	bne.n	800db52 <_lseek_r+0x1e>
 800db4c:	682b      	ldr	r3, [r5, #0]
 800db4e:	b103      	cbz	r3, 800db52 <_lseek_r+0x1e>
 800db50:	6023      	str	r3, [r4, #0]
 800db52:	bd38      	pop	{r3, r4, r5, pc}
 800db54:	24004d74 	.word	0x24004d74

0800db58 <_read_r>:
 800db58:	b538      	push	{r3, r4, r5, lr}
 800db5a:	4d07      	ldr	r5, [pc, #28]	@ (800db78 <_read_r+0x20>)
 800db5c:	4604      	mov	r4, r0
 800db5e:	4608      	mov	r0, r1
 800db60:	4611      	mov	r1, r2
 800db62:	2200      	movs	r2, #0
 800db64:	602a      	str	r2, [r5, #0]
 800db66:	461a      	mov	r2, r3
 800db68:	f7f6 f8e4 	bl	8003d34 <_read>
 800db6c:	1c43      	adds	r3, r0, #1
 800db6e:	d102      	bne.n	800db76 <_read_r+0x1e>
 800db70:	682b      	ldr	r3, [r5, #0]
 800db72:	b103      	cbz	r3, 800db76 <_read_r+0x1e>
 800db74:	6023      	str	r3, [r4, #0]
 800db76:	bd38      	pop	{r3, r4, r5, pc}
 800db78:	24004d74 	.word	0x24004d74

0800db7c <_write_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4d07      	ldr	r5, [pc, #28]	@ (800db9c <_write_r+0x20>)
 800db80:	4604      	mov	r4, r0
 800db82:	4608      	mov	r0, r1
 800db84:	4611      	mov	r1, r2
 800db86:	2200      	movs	r2, #0
 800db88:	602a      	str	r2, [r5, #0]
 800db8a:	461a      	mov	r2, r3
 800db8c:	f7f6 f8ef 	bl	8003d6e <_write>
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	d102      	bne.n	800db9a <_write_r+0x1e>
 800db94:	682b      	ldr	r3, [r5, #0]
 800db96:	b103      	cbz	r3, 800db9a <_write_r+0x1e>
 800db98:	6023      	str	r3, [r4, #0]
 800db9a:	bd38      	pop	{r3, r4, r5, pc}
 800db9c:	24004d74 	.word	0x24004d74

0800dba0 <__errno>:
 800dba0:	4b01      	ldr	r3, [pc, #4]	@ (800dba8 <__errno+0x8>)
 800dba2:	6818      	ldr	r0, [r3, #0]
 800dba4:	4770      	bx	lr
 800dba6:	bf00      	nop
 800dba8:	24000034 	.word	0x24000034

0800dbac <__libc_init_array>:
 800dbac:	b570      	push	{r4, r5, r6, lr}
 800dbae:	4d0d      	ldr	r5, [pc, #52]	@ (800dbe4 <__libc_init_array+0x38>)
 800dbb0:	4c0d      	ldr	r4, [pc, #52]	@ (800dbe8 <__libc_init_array+0x3c>)
 800dbb2:	1b64      	subs	r4, r4, r5
 800dbb4:	10a4      	asrs	r4, r4, #2
 800dbb6:	2600      	movs	r6, #0
 800dbb8:	42a6      	cmp	r6, r4
 800dbba:	d109      	bne.n	800dbd0 <__libc_init_array+0x24>
 800dbbc:	4d0b      	ldr	r5, [pc, #44]	@ (800dbec <__libc_init_array+0x40>)
 800dbbe:	4c0c      	ldr	r4, [pc, #48]	@ (800dbf0 <__libc_init_array+0x44>)
 800dbc0:	f001 fd96 	bl	800f6f0 <_init>
 800dbc4:	1b64      	subs	r4, r4, r5
 800dbc6:	10a4      	asrs	r4, r4, #2
 800dbc8:	2600      	movs	r6, #0
 800dbca:	42a6      	cmp	r6, r4
 800dbcc:	d105      	bne.n	800dbda <__libc_init_array+0x2e>
 800dbce:	bd70      	pop	{r4, r5, r6, pc}
 800dbd0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbd4:	4798      	blx	r3
 800dbd6:	3601      	adds	r6, #1
 800dbd8:	e7ee      	b.n	800dbb8 <__libc_init_array+0xc>
 800dbda:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbde:	4798      	blx	r3
 800dbe0:	3601      	adds	r6, #1
 800dbe2:	e7f2      	b.n	800dbca <__libc_init_array+0x1e>
 800dbe4:	0800f9f0 	.word	0x0800f9f0
 800dbe8:	0800f9f0 	.word	0x0800f9f0
 800dbec:	0800f9f0 	.word	0x0800f9f0
 800dbf0:	0800f9f4 	.word	0x0800f9f4

0800dbf4 <__retarget_lock_init_recursive>:
 800dbf4:	4770      	bx	lr

0800dbf6 <__retarget_lock_acquire_recursive>:
 800dbf6:	4770      	bx	lr

0800dbf8 <__retarget_lock_release_recursive>:
 800dbf8:	4770      	bx	lr

0800dbfa <memcpy>:
 800dbfa:	440a      	add	r2, r1
 800dbfc:	4291      	cmp	r1, r2
 800dbfe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800dc02:	d100      	bne.n	800dc06 <memcpy+0xc>
 800dc04:	4770      	bx	lr
 800dc06:	b510      	push	{r4, lr}
 800dc08:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc10:	4291      	cmp	r1, r2
 800dc12:	d1f9      	bne.n	800dc08 <memcpy+0xe>
 800dc14:	bd10      	pop	{r4, pc}
	...

0800dc18 <_free_r>:
 800dc18:	b538      	push	{r3, r4, r5, lr}
 800dc1a:	4605      	mov	r5, r0
 800dc1c:	2900      	cmp	r1, #0
 800dc1e:	d041      	beq.n	800dca4 <_free_r+0x8c>
 800dc20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc24:	1f0c      	subs	r4, r1, #4
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	bfb8      	it	lt
 800dc2a:	18e4      	addlt	r4, r4, r3
 800dc2c:	f000 f8e0 	bl	800ddf0 <__malloc_lock>
 800dc30:	4a1d      	ldr	r2, [pc, #116]	@ (800dca8 <_free_r+0x90>)
 800dc32:	6813      	ldr	r3, [r2, #0]
 800dc34:	b933      	cbnz	r3, 800dc44 <_free_r+0x2c>
 800dc36:	6063      	str	r3, [r4, #4]
 800dc38:	6014      	str	r4, [r2, #0]
 800dc3a:	4628      	mov	r0, r5
 800dc3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc40:	f000 b8dc 	b.w	800ddfc <__malloc_unlock>
 800dc44:	42a3      	cmp	r3, r4
 800dc46:	d908      	bls.n	800dc5a <_free_r+0x42>
 800dc48:	6820      	ldr	r0, [r4, #0]
 800dc4a:	1821      	adds	r1, r4, r0
 800dc4c:	428b      	cmp	r3, r1
 800dc4e:	bf01      	itttt	eq
 800dc50:	6819      	ldreq	r1, [r3, #0]
 800dc52:	685b      	ldreq	r3, [r3, #4]
 800dc54:	1809      	addeq	r1, r1, r0
 800dc56:	6021      	streq	r1, [r4, #0]
 800dc58:	e7ed      	b.n	800dc36 <_free_r+0x1e>
 800dc5a:	461a      	mov	r2, r3
 800dc5c:	685b      	ldr	r3, [r3, #4]
 800dc5e:	b10b      	cbz	r3, 800dc64 <_free_r+0x4c>
 800dc60:	42a3      	cmp	r3, r4
 800dc62:	d9fa      	bls.n	800dc5a <_free_r+0x42>
 800dc64:	6811      	ldr	r1, [r2, #0]
 800dc66:	1850      	adds	r0, r2, r1
 800dc68:	42a0      	cmp	r0, r4
 800dc6a:	d10b      	bne.n	800dc84 <_free_r+0x6c>
 800dc6c:	6820      	ldr	r0, [r4, #0]
 800dc6e:	4401      	add	r1, r0
 800dc70:	1850      	adds	r0, r2, r1
 800dc72:	4283      	cmp	r3, r0
 800dc74:	6011      	str	r1, [r2, #0]
 800dc76:	d1e0      	bne.n	800dc3a <_free_r+0x22>
 800dc78:	6818      	ldr	r0, [r3, #0]
 800dc7a:	685b      	ldr	r3, [r3, #4]
 800dc7c:	6053      	str	r3, [r2, #4]
 800dc7e:	4408      	add	r0, r1
 800dc80:	6010      	str	r0, [r2, #0]
 800dc82:	e7da      	b.n	800dc3a <_free_r+0x22>
 800dc84:	d902      	bls.n	800dc8c <_free_r+0x74>
 800dc86:	230c      	movs	r3, #12
 800dc88:	602b      	str	r3, [r5, #0]
 800dc8a:	e7d6      	b.n	800dc3a <_free_r+0x22>
 800dc8c:	6820      	ldr	r0, [r4, #0]
 800dc8e:	1821      	adds	r1, r4, r0
 800dc90:	428b      	cmp	r3, r1
 800dc92:	bf04      	itt	eq
 800dc94:	6819      	ldreq	r1, [r3, #0]
 800dc96:	685b      	ldreq	r3, [r3, #4]
 800dc98:	6063      	str	r3, [r4, #4]
 800dc9a:	bf04      	itt	eq
 800dc9c:	1809      	addeq	r1, r1, r0
 800dc9e:	6021      	streq	r1, [r4, #0]
 800dca0:	6054      	str	r4, [r2, #4]
 800dca2:	e7ca      	b.n	800dc3a <_free_r+0x22>
 800dca4:	bd38      	pop	{r3, r4, r5, pc}
 800dca6:	bf00      	nop
 800dca8:	24004d80 	.word	0x24004d80

0800dcac <sbrk_aligned>:
 800dcac:	b570      	push	{r4, r5, r6, lr}
 800dcae:	4e0f      	ldr	r6, [pc, #60]	@ (800dcec <sbrk_aligned+0x40>)
 800dcb0:	460c      	mov	r4, r1
 800dcb2:	6831      	ldr	r1, [r6, #0]
 800dcb4:	4605      	mov	r5, r0
 800dcb6:	b911      	cbnz	r1, 800dcbe <sbrk_aligned+0x12>
 800dcb8:	f000 fcb4 	bl	800e624 <_sbrk_r>
 800dcbc:	6030      	str	r0, [r6, #0]
 800dcbe:	4621      	mov	r1, r4
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	f000 fcaf 	bl	800e624 <_sbrk_r>
 800dcc6:	1c43      	adds	r3, r0, #1
 800dcc8:	d103      	bne.n	800dcd2 <sbrk_aligned+0x26>
 800dcca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800dcce:	4620      	mov	r0, r4
 800dcd0:	bd70      	pop	{r4, r5, r6, pc}
 800dcd2:	1cc4      	adds	r4, r0, #3
 800dcd4:	f024 0403 	bic.w	r4, r4, #3
 800dcd8:	42a0      	cmp	r0, r4
 800dcda:	d0f8      	beq.n	800dcce <sbrk_aligned+0x22>
 800dcdc:	1a21      	subs	r1, r4, r0
 800dcde:	4628      	mov	r0, r5
 800dce0:	f000 fca0 	bl	800e624 <_sbrk_r>
 800dce4:	3001      	adds	r0, #1
 800dce6:	d1f2      	bne.n	800dcce <sbrk_aligned+0x22>
 800dce8:	e7ef      	b.n	800dcca <sbrk_aligned+0x1e>
 800dcea:	bf00      	nop
 800dcec:	24004d7c 	.word	0x24004d7c

0800dcf0 <_malloc_r>:
 800dcf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcf4:	1ccd      	adds	r5, r1, #3
 800dcf6:	f025 0503 	bic.w	r5, r5, #3
 800dcfa:	3508      	adds	r5, #8
 800dcfc:	2d0c      	cmp	r5, #12
 800dcfe:	bf38      	it	cc
 800dd00:	250c      	movcc	r5, #12
 800dd02:	2d00      	cmp	r5, #0
 800dd04:	4606      	mov	r6, r0
 800dd06:	db01      	blt.n	800dd0c <_malloc_r+0x1c>
 800dd08:	42a9      	cmp	r1, r5
 800dd0a:	d904      	bls.n	800dd16 <_malloc_r+0x26>
 800dd0c:	230c      	movs	r3, #12
 800dd0e:	6033      	str	r3, [r6, #0]
 800dd10:	2000      	movs	r0, #0
 800dd12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ddec <_malloc_r+0xfc>
 800dd1a:	f000 f869 	bl	800ddf0 <__malloc_lock>
 800dd1e:	f8d8 3000 	ldr.w	r3, [r8]
 800dd22:	461c      	mov	r4, r3
 800dd24:	bb44      	cbnz	r4, 800dd78 <_malloc_r+0x88>
 800dd26:	4629      	mov	r1, r5
 800dd28:	4630      	mov	r0, r6
 800dd2a:	f7ff ffbf 	bl	800dcac <sbrk_aligned>
 800dd2e:	1c43      	adds	r3, r0, #1
 800dd30:	4604      	mov	r4, r0
 800dd32:	d158      	bne.n	800dde6 <_malloc_r+0xf6>
 800dd34:	f8d8 4000 	ldr.w	r4, [r8]
 800dd38:	4627      	mov	r7, r4
 800dd3a:	2f00      	cmp	r7, #0
 800dd3c:	d143      	bne.n	800ddc6 <_malloc_r+0xd6>
 800dd3e:	2c00      	cmp	r4, #0
 800dd40:	d04b      	beq.n	800ddda <_malloc_r+0xea>
 800dd42:	6823      	ldr	r3, [r4, #0]
 800dd44:	4639      	mov	r1, r7
 800dd46:	4630      	mov	r0, r6
 800dd48:	eb04 0903 	add.w	r9, r4, r3
 800dd4c:	f000 fc6a 	bl	800e624 <_sbrk_r>
 800dd50:	4581      	cmp	r9, r0
 800dd52:	d142      	bne.n	800ddda <_malloc_r+0xea>
 800dd54:	6821      	ldr	r1, [r4, #0]
 800dd56:	1a6d      	subs	r5, r5, r1
 800dd58:	4629      	mov	r1, r5
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f7ff ffa6 	bl	800dcac <sbrk_aligned>
 800dd60:	3001      	adds	r0, #1
 800dd62:	d03a      	beq.n	800ddda <_malloc_r+0xea>
 800dd64:	6823      	ldr	r3, [r4, #0]
 800dd66:	442b      	add	r3, r5
 800dd68:	6023      	str	r3, [r4, #0]
 800dd6a:	f8d8 3000 	ldr.w	r3, [r8]
 800dd6e:	685a      	ldr	r2, [r3, #4]
 800dd70:	bb62      	cbnz	r2, 800ddcc <_malloc_r+0xdc>
 800dd72:	f8c8 7000 	str.w	r7, [r8]
 800dd76:	e00f      	b.n	800dd98 <_malloc_r+0xa8>
 800dd78:	6822      	ldr	r2, [r4, #0]
 800dd7a:	1b52      	subs	r2, r2, r5
 800dd7c:	d420      	bmi.n	800ddc0 <_malloc_r+0xd0>
 800dd7e:	2a0b      	cmp	r2, #11
 800dd80:	d917      	bls.n	800ddb2 <_malloc_r+0xc2>
 800dd82:	1961      	adds	r1, r4, r5
 800dd84:	42a3      	cmp	r3, r4
 800dd86:	6025      	str	r5, [r4, #0]
 800dd88:	bf18      	it	ne
 800dd8a:	6059      	strne	r1, [r3, #4]
 800dd8c:	6863      	ldr	r3, [r4, #4]
 800dd8e:	bf08      	it	eq
 800dd90:	f8c8 1000 	streq.w	r1, [r8]
 800dd94:	5162      	str	r2, [r4, r5]
 800dd96:	604b      	str	r3, [r1, #4]
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f000 f82f 	bl	800ddfc <__malloc_unlock>
 800dd9e:	f104 000b 	add.w	r0, r4, #11
 800dda2:	1d23      	adds	r3, r4, #4
 800dda4:	f020 0007 	bic.w	r0, r0, #7
 800dda8:	1ac2      	subs	r2, r0, r3
 800ddaa:	bf1c      	itt	ne
 800ddac:	1a1b      	subne	r3, r3, r0
 800ddae:	50a3      	strne	r3, [r4, r2]
 800ddb0:	e7af      	b.n	800dd12 <_malloc_r+0x22>
 800ddb2:	6862      	ldr	r2, [r4, #4]
 800ddb4:	42a3      	cmp	r3, r4
 800ddb6:	bf0c      	ite	eq
 800ddb8:	f8c8 2000 	streq.w	r2, [r8]
 800ddbc:	605a      	strne	r2, [r3, #4]
 800ddbe:	e7eb      	b.n	800dd98 <_malloc_r+0xa8>
 800ddc0:	4623      	mov	r3, r4
 800ddc2:	6864      	ldr	r4, [r4, #4]
 800ddc4:	e7ae      	b.n	800dd24 <_malloc_r+0x34>
 800ddc6:	463c      	mov	r4, r7
 800ddc8:	687f      	ldr	r7, [r7, #4]
 800ddca:	e7b6      	b.n	800dd3a <_malloc_r+0x4a>
 800ddcc:	461a      	mov	r2, r3
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	42a3      	cmp	r3, r4
 800ddd2:	d1fb      	bne.n	800ddcc <_malloc_r+0xdc>
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	6053      	str	r3, [r2, #4]
 800ddd8:	e7de      	b.n	800dd98 <_malloc_r+0xa8>
 800ddda:	230c      	movs	r3, #12
 800dddc:	6033      	str	r3, [r6, #0]
 800ddde:	4630      	mov	r0, r6
 800dde0:	f000 f80c 	bl	800ddfc <__malloc_unlock>
 800dde4:	e794      	b.n	800dd10 <_malloc_r+0x20>
 800dde6:	6005      	str	r5, [r0, #0]
 800dde8:	e7d6      	b.n	800dd98 <_malloc_r+0xa8>
 800ddea:	bf00      	nop
 800ddec:	24004d80 	.word	0x24004d80

0800ddf0 <__malloc_lock>:
 800ddf0:	4801      	ldr	r0, [pc, #4]	@ (800ddf8 <__malloc_lock+0x8>)
 800ddf2:	f7ff bf00 	b.w	800dbf6 <__retarget_lock_acquire_recursive>
 800ddf6:	bf00      	nop
 800ddf8:	24004d78 	.word	0x24004d78

0800ddfc <__malloc_unlock>:
 800ddfc:	4801      	ldr	r0, [pc, #4]	@ (800de04 <__malloc_unlock+0x8>)
 800ddfe:	f7ff befb 	b.w	800dbf8 <__retarget_lock_release_recursive>
 800de02:	bf00      	nop
 800de04:	24004d78 	.word	0x24004d78

0800de08 <__sfputc_r>:
 800de08:	6893      	ldr	r3, [r2, #8]
 800de0a:	3b01      	subs	r3, #1
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	b410      	push	{r4}
 800de10:	6093      	str	r3, [r2, #8]
 800de12:	da08      	bge.n	800de26 <__sfputc_r+0x1e>
 800de14:	6994      	ldr	r4, [r2, #24]
 800de16:	42a3      	cmp	r3, r4
 800de18:	db01      	blt.n	800de1e <__sfputc_r+0x16>
 800de1a:	290a      	cmp	r1, #10
 800de1c:	d103      	bne.n	800de26 <__sfputc_r+0x1e>
 800de1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de22:	f000 bb6b 	b.w	800e4fc <__swbuf_r>
 800de26:	6813      	ldr	r3, [r2, #0]
 800de28:	1c58      	adds	r0, r3, #1
 800de2a:	6010      	str	r0, [r2, #0]
 800de2c:	7019      	strb	r1, [r3, #0]
 800de2e:	4608      	mov	r0, r1
 800de30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de34:	4770      	bx	lr

0800de36 <__sfputs_r>:
 800de36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de38:	4606      	mov	r6, r0
 800de3a:	460f      	mov	r7, r1
 800de3c:	4614      	mov	r4, r2
 800de3e:	18d5      	adds	r5, r2, r3
 800de40:	42ac      	cmp	r4, r5
 800de42:	d101      	bne.n	800de48 <__sfputs_r+0x12>
 800de44:	2000      	movs	r0, #0
 800de46:	e007      	b.n	800de58 <__sfputs_r+0x22>
 800de48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de4c:	463a      	mov	r2, r7
 800de4e:	4630      	mov	r0, r6
 800de50:	f7ff ffda 	bl	800de08 <__sfputc_r>
 800de54:	1c43      	adds	r3, r0, #1
 800de56:	d1f3      	bne.n	800de40 <__sfputs_r+0xa>
 800de58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de5c <_vfiprintf_r>:
 800de5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de60:	460d      	mov	r5, r1
 800de62:	b09d      	sub	sp, #116	@ 0x74
 800de64:	4614      	mov	r4, r2
 800de66:	4698      	mov	r8, r3
 800de68:	4606      	mov	r6, r0
 800de6a:	b118      	cbz	r0, 800de74 <_vfiprintf_r+0x18>
 800de6c:	6a03      	ldr	r3, [r0, #32]
 800de6e:	b90b      	cbnz	r3, 800de74 <_vfiprintf_r+0x18>
 800de70:	f7ff fd5e 	bl	800d930 <__sinit>
 800de74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de76:	07d9      	lsls	r1, r3, #31
 800de78:	d405      	bmi.n	800de86 <_vfiprintf_r+0x2a>
 800de7a:	89ab      	ldrh	r3, [r5, #12]
 800de7c:	059a      	lsls	r2, r3, #22
 800de7e:	d402      	bmi.n	800de86 <_vfiprintf_r+0x2a>
 800de80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de82:	f7ff feb8 	bl	800dbf6 <__retarget_lock_acquire_recursive>
 800de86:	89ab      	ldrh	r3, [r5, #12]
 800de88:	071b      	lsls	r3, r3, #28
 800de8a:	d501      	bpl.n	800de90 <_vfiprintf_r+0x34>
 800de8c:	692b      	ldr	r3, [r5, #16]
 800de8e:	b99b      	cbnz	r3, 800deb8 <_vfiprintf_r+0x5c>
 800de90:	4629      	mov	r1, r5
 800de92:	4630      	mov	r0, r6
 800de94:	f000 fb70 	bl	800e578 <__swsetup_r>
 800de98:	b170      	cbz	r0, 800deb8 <_vfiprintf_r+0x5c>
 800de9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de9c:	07dc      	lsls	r4, r3, #31
 800de9e:	d504      	bpl.n	800deaa <_vfiprintf_r+0x4e>
 800dea0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dea4:	b01d      	add	sp, #116	@ 0x74
 800dea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deaa:	89ab      	ldrh	r3, [r5, #12]
 800deac:	0598      	lsls	r0, r3, #22
 800deae:	d4f7      	bmi.n	800dea0 <_vfiprintf_r+0x44>
 800deb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800deb2:	f7ff fea1 	bl	800dbf8 <__retarget_lock_release_recursive>
 800deb6:	e7f3      	b.n	800dea0 <_vfiprintf_r+0x44>
 800deb8:	2300      	movs	r3, #0
 800deba:	9309      	str	r3, [sp, #36]	@ 0x24
 800debc:	2320      	movs	r3, #32
 800debe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dec2:	f8cd 800c 	str.w	r8, [sp, #12]
 800dec6:	2330      	movs	r3, #48	@ 0x30
 800dec8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e078 <_vfiprintf_r+0x21c>
 800decc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ded0:	f04f 0901 	mov.w	r9, #1
 800ded4:	4623      	mov	r3, r4
 800ded6:	469a      	mov	sl, r3
 800ded8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dedc:	b10a      	cbz	r2, 800dee2 <_vfiprintf_r+0x86>
 800dede:	2a25      	cmp	r2, #37	@ 0x25
 800dee0:	d1f9      	bne.n	800ded6 <_vfiprintf_r+0x7a>
 800dee2:	ebba 0b04 	subs.w	fp, sl, r4
 800dee6:	d00b      	beq.n	800df00 <_vfiprintf_r+0xa4>
 800dee8:	465b      	mov	r3, fp
 800deea:	4622      	mov	r2, r4
 800deec:	4629      	mov	r1, r5
 800deee:	4630      	mov	r0, r6
 800def0:	f7ff ffa1 	bl	800de36 <__sfputs_r>
 800def4:	3001      	adds	r0, #1
 800def6:	f000 80a7 	beq.w	800e048 <_vfiprintf_r+0x1ec>
 800defa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800defc:	445a      	add	r2, fp
 800defe:	9209      	str	r2, [sp, #36]	@ 0x24
 800df00:	f89a 3000 	ldrb.w	r3, [sl]
 800df04:	2b00      	cmp	r3, #0
 800df06:	f000 809f 	beq.w	800e048 <_vfiprintf_r+0x1ec>
 800df0a:	2300      	movs	r3, #0
 800df0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800df10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df14:	f10a 0a01 	add.w	sl, sl, #1
 800df18:	9304      	str	r3, [sp, #16]
 800df1a:	9307      	str	r3, [sp, #28]
 800df1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800df20:	931a      	str	r3, [sp, #104]	@ 0x68
 800df22:	4654      	mov	r4, sl
 800df24:	2205      	movs	r2, #5
 800df26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df2a:	4853      	ldr	r0, [pc, #332]	@ (800e078 <_vfiprintf_r+0x21c>)
 800df2c:	f7f2 f9d8 	bl	80002e0 <memchr>
 800df30:	9a04      	ldr	r2, [sp, #16]
 800df32:	b9d8      	cbnz	r0, 800df6c <_vfiprintf_r+0x110>
 800df34:	06d1      	lsls	r1, r2, #27
 800df36:	bf44      	itt	mi
 800df38:	2320      	movmi	r3, #32
 800df3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df3e:	0713      	lsls	r3, r2, #28
 800df40:	bf44      	itt	mi
 800df42:	232b      	movmi	r3, #43	@ 0x2b
 800df44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800df48:	f89a 3000 	ldrb.w	r3, [sl]
 800df4c:	2b2a      	cmp	r3, #42	@ 0x2a
 800df4e:	d015      	beq.n	800df7c <_vfiprintf_r+0x120>
 800df50:	9a07      	ldr	r2, [sp, #28]
 800df52:	4654      	mov	r4, sl
 800df54:	2000      	movs	r0, #0
 800df56:	f04f 0c0a 	mov.w	ip, #10
 800df5a:	4621      	mov	r1, r4
 800df5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df60:	3b30      	subs	r3, #48	@ 0x30
 800df62:	2b09      	cmp	r3, #9
 800df64:	d94b      	bls.n	800dffe <_vfiprintf_r+0x1a2>
 800df66:	b1b0      	cbz	r0, 800df96 <_vfiprintf_r+0x13a>
 800df68:	9207      	str	r2, [sp, #28]
 800df6a:	e014      	b.n	800df96 <_vfiprintf_r+0x13a>
 800df6c:	eba0 0308 	sub.w	r3, r0, r8
 800df70:	fa09 f303 	lsl.w	r3, r9, r3
 800df74:	4313      	orrs	r3, r2
 800df76:	9304      	str	r3, [sp, #16]
 800df78:	46a2      	mov	sl, r4
 800df7a:	e7d2      	b.n	800df22 <_vfiprintf_r+0xc6>
 800df7c:	9b03      	ldr	r3, [sp, #12]
 800df7e:	1d19      	adds	r1, r3, #4
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	9103      	str	r1, [sp, #12]
 800df84:	2b00      	cmp	r3, #0
 800df86:	bfbb      	ittet	lt
 800df88:	425b      	neglt	r3, r3
 800df8a:	f042 0202 	orrlt.w	r2, r2, #2
 800df8e:	9307      	strge	r3, [sp, #28]
 800df90:	9307      	strlt	r3, [sp, #28]
 800df92:	bfb8      	it	lt
 800df94:	9204      	strlt	r2, [sp, #16]
 800df96:	7823      	ldrb	r3, [r4, #0]
 800df98:	2b2e      	cmp	r3, #46	@ 0x2e
 800df9a:	d10a      	bne.n	800dfb2 <_vfiprintf_r+0x156>
 800df9c:	7863      	ldrb	r3, [r4, #1]
 800df9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800dfa0:	d132      	bne.n	800e008 <_vfiprintf_r+0x1ac>
 800dfa2:	9b03      	ldr	r3, [sp, #12]
 800dfa4:	1d1a      	adds	r2, r3, #4
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	9203      	str	r2, [sp, #12]
 800dfaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dfae:	3402      	adds	r4, #2
 800dfb0:	9305      	str	r3, [sp, #20]
 800dfb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e088 <_vfiprintf_r+0x22c>
 800dfb6:	7821      	ldrb	r1, [r4, #0]
 800dfb8:	2203      	movs	r2, #3
 800dfba:	4650      	mov	r0, sl
 800dfbc:	f7f2 f990 	bl	80002e0 <memchr>
 800dfc0:	b138      	cbz	r0, 800dfd2 <_vfiprintf_r+0x176>
 800dfc2:	9b04      	ldr	r3, [sp, #16]
 800dfc4:	eba0 000a 	sub.w	r0, r0, sl
 800dfc8:	2240      	movs	r2, #64	@ 0x40
 800dfca:	4082      	lsls	r2, r0
 800dfcc:	4313      	orrs	r3, r2
 800dfce:	3401      	adds	r4, #1
 800dfd0:	9304      	str	r3, [sp, #16]
 800dfd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfd6:	4829      	ldr	r0, [pc, #164]	@ (800e07c <_vfiprintf_r+0x220>)
 800dfd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dfdc:	2206      	movs	r2, #6
 800dfde:	f7f2 f97f 	bl	80002e0 <memchr>
 800dfe2:	2800      	cmp	r0, #0
 800dfe4:	d03f      	beq.n	800e066 <_vfiprintf_r+0x20a>
 800dfe6:	4b26      	ldr	r3, [pc, #152]	@ (800e080 <_vfiprintf_r+0x224>)
 800dfe8:	bb1b      	cbnz	r3, 800e032 <_vfiprintf_r+0x1d6>
 800dfea:	9b03      	ldr	r3, [sp, #12]
 800dfec:	3307      	adds	r3, #7
 800dfee:	f023 0307 	bic.w	r3, r3, #7
 800dff2:	3308      	adds	r3, #8
 800dff4:	9303      	str	r3, [sp, #12]
 800dff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dff8:	443b      	add	r3, r7
 800dffa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dffc:	e76a      	b.n	800ded4 <_vfiprintf_r+0x78>
 800dffe:	fb0c 3202 	mla	r2, ip, r2, r3
 800e002:	460c      	mov	r4, r1
 800e004:	2001      	movs	r0, #1
 800e006:	e7a8      	b.n	800df5a <_vfiprintf_r+0xfe>
 800e008:	2300      	movs	r3, #0
 800e00a:	3401      	adds	r4, #1
 800e00c:	9305      	str	r3, [sp, #20]
 800e00e:	4619      	mov	r1, r3
 800e010:	f04f 0c0a 	mov.w	ip, #10
 800e014:	4620      	mov	r0, r4
 800e016:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e01a:	3a30      	subs	r2, #48	@ 0x30
 800e01c:	2a09      	cmp	r2, #9
 800e01e:	d903      	bls.n	800e028 <_vfiprintf_r+0x1cc>
 800e020:	2b00      	cmp	r3, #0
 800e022:	d0c6      	beq.n	800dfb2 <_vfiprintf_r+0x156>
 800e024:	9105      	str	r1, [sp, #20]
 800e026:	e7c4      	b.n	800dfb2 <_vfiprintf_r+0x156>
 800e028:	fb0c 2101 	mla	r1, ip, r1, r2
 800e02c:	4604      	mov	r4, r0
 800e02e:	2301      	movs	r3, #1
 800e030:	e7f0      	b.n	800e014 <_vfiprintf_r+0x1b8>
 800e032:	ab03      	add	r3, sp, #12
 800e034:	9300      	str	r3, [sp, #0]
 800e036:	462a      	mov	r2, r5
 800e038:	4b12      	ldr	r3, [pc, #72]	@ (800e084 <_vfiprintf_r+0x228>)
 800e03a:	a904      	add	r1, sp, #16
 800e03c:	4630      	mov	r0, r6
 800e03e:	f3af 8000 	nop.w
 800e042:	4607      	mov	r7, r0
 800e044:	1c78      	adds	r0, r7, #1
 800e046:	d1d6      	bne.n	800dff6 <_vfiprintf_r+0x19a>
 800e048:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e04a:	07d9      	lsls	r1, r3, #31
 800e04c:	d405      	bmi.n	800e05a <_vfiprintf_r+0x1fe>
 800e04e:	89ab      	ldrh	r3, [r5, #12]
 800e050:	059a      	lsls	r2, r3, #22
 800e052:	d402      	bmi.n	800e05a <_vfiprintf_r+0x1fe>
 800e054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e056:	f7ff fdcf 	bl	800dbf8 <__retarget_lock_release_recursive>
 800e05a:	89ab      	ldrh	r3, [r5, #12]
 800e05c:	065b      	lsls	r3, r3, #25
 800e05e:	f53f af1f 	bmi.w	800dea0 <_vfiprintf_r+0x44>
 800e062:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e064:	e71e      	b.n	800dea4 <_vfiprintf_r+0x48>
 800e066:	ab03      	add	r3, sp, #12
 800e068:	9300      	str	r3, [sp, #0]
 800e06a:	462a      	mov	r2, r5
 800e06c:	4b05      	ldr	r3, [pc, #20]	@ (800e084 <_vfiprintf_r+0x228>)
 800e06e:	a904      	add	r1, sp, #16
 800e070:	4630      	mov	r0, r6
 800e072:	f000 f879 	bl	800e168 <_printf_i>
 800e076:	e7e4      	b.n	800e042 <_vfiprintf_r+0x1e6>
 800e078:	0800f7a4 	.word	0x0800f7a4
 800e07c:	0800f7ae 	.word	0x0800f7ae
 800e080:	00000000 	.word	0x00000000
 800e084:	0800de37 	.word	0x0800de37
 800e088:	0800f7aa 	.word	0x0800f7aa

0800e08c <_printf_common>:
 800e08c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e090:	4616      	mov	r6, r2
 800e092:	4698      	mov	r8, r3
 800e094:	688a      	ldr	r2, [r1, #8]
 800e096:	690b      	ldr	r3, [r1, #16]
 800e098:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e09c:	4293      	cmp	r3, r2
 800e09e:	bfb8      	it	lt
 800e0a0:	4613      	movlt	r3, r2
 800e0a2:	6033      	str	r3, [r6, #0]
 800e0a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e0a8:	4607      	mov	r7, r0
 800e0aa:	460c      	mov	r4, r1
 800e0ac:	b10a      	cbz	r2, 800e0b2 <_printf_common+0x26>
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	6033      	str	r3, [r6, #0]
 800e0b2:	6823      	ldr	r3, [r4, #0]
 800e0b4:	0699      	lsls	r1, r3, #26
 800e0b6:	bf42      	ittt	mi
 800e0b8:	6833      	ldrmi	r3, [r6, #0]
 800e0ba:	3302      	addmi	r3, #2
 800e0bc:	6033      	strmi	r3, [r6, #0]
 800e0be:	6825      	ldr	r5, [r4, #0]
 800e0c0:	f015 0506 	ands.w	r5, r5, #6
 800e0c4:	d106      	bne.n	800e0d4 <_printf_common+0x48>
 800e0c6:	f104 0a19 	add.w	sl, r4, #25
 800e0ca:	68e3      	ldr	r3, [r4, #12]
 800e0cc:	6832      	ldr	r2, [r6, #0]
 800e0ce:	1a9b      	subs	r3, r3, r2
 800e0d0:	42ab      	cmp	r3, r5
 800e0d2:	dc26      	bgt.n	800e122 <_printf_common+0x96>
 800e0d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e0d8:	6822      	ldr	r2, [r4, #0]
 800e0da:	3b00      	subs	r3, #0
 800e0dc:	bf18      	it	ne
 800e0de:	2301      	movne	r3, #1
 800e0e0:	0692      	lsls	r2, r2, #26
 800e0e2:	d42b      	bmi.n	800e13c <_printf_common+0xb0>
 800e0e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e0e8:	4641      	mov	r1, r8
 800e0ea:	4638      	mov	r0, r7
 800e0ec:	47c8      	blx	r9
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	d01e      	beq.n	800e130 <_printf_common+0xa4>
 800e0f2:	6823      	ldr	r3, [r4, #0]
 800e0f4:	6922      	ldr	r2, [r4, #16]
 800e0f6:	f003 0306 	and.w	r3, r3, #6
 800e0fa:	2b04      	cmp	r3, #4
 800e0fc:	bf02      	ittt	eq
 800e0fe:	68e5      	ldreq	r5, [r4, #12]
 800e100:	6833      	ldreq	r3, [r6, #0]
 800e102:	1aed      	subeq	r5, r5, r3
 800e104:	68a3      	ldr	r3, [r4, #8]
 800e106:	bf0c      	ite	eq
 800e108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e10c:	2500      	movne	r5, #0
 800e10e:	4293      	cmp	r3, r2
 800e110:	bfc4      	itt	gt
 800e112:	1a9b      	subgt	r3, r3, r2
 800e114:	18ed      	addgt	r5, r5, r3
 800e116:	2600      	movs	r6, #0
 800e118:	341a      	adds	r4, #26
 800e11a:	42b5      	cmp	r5, r6
 800e11c:	d11a      	bne.n	800e154 <_printf_common+0xc8>
 800e11e:	2000      	movs	r0, #0
 800e120:	e008      	b.n	800e134 <_printf_common+0xa8>
 800e122:	2301      	movs	r3, #1
 800e124:	4652      	mov	r2, sl
 800e126:	4641      	mov	r1, r8
 800e128:	4638      	mov	r0, r7
 800e12a:	47c8      	blx	r9
 800e12c:	3001      	adds	r0, #1
 800e12e:	d103      	bne.n	800e138 <_printf_common+0xac>
 800e130:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e138:	3501      	adds	r5, #1
 800e13a:	e7c6      	b.n	800e0ca <_printf_common+0x3e>
 800e13c:	18e1      	adds	r1, r4, r3
 800e13e:	1c5a      	adds	r2, r3, #1
 800e140:	2030      	movs	r0, #48	@ 0x30
 800e142:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e146:	4422      	add	r2, r4
 800e148:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e14c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e150:	3302      	adds	r3, #2
 800e152:	e7c7      	b.n	800e0e4 <_printf_common+0x58>
 800e154:	2301      	movs	r3, #1
 800e156:	4622      	mov	r2, r4
 800e158:	4641      	mov	r1, r8
 800e15a:	4638      	mov	r0, r7
 800e15c:	47c8      	blx	r9
 800e15e:	3001      	adds	r0, #1
 800e160:	d0e6      	beq.n	800e130 <_printf_common+0xa4>
 800e162:	3601      	adds	r6, #1
 800e164:	e7d9      	b.n	800e11a <_printf_common+0x8e>
	...

0800e168 <_printf_i>:
 800e168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e16c:	7e0f      	ldrb	r7, [r1, #24]
 800e16e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e170:	2f78      	cmp	r7, #120	@ 0x78
 800e172:	4691      	mov	r9, r2
 800e174:	4680      	mov	r8, r0
 800e176:	460c      	mov	r4, r1
 800e178:	469a      	mov	sl, r3
 800e17a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e17e:	d807      	bhi.n	800e190 <_printf_i+0x28>
 800e180:	2f62      	cmp	r7, #98	@ 0x62
 800e182:	d80a      	bhi.n	800e19a <_printf_i+0x32>
 800e184:	2f00      	cmp	r7, #0
 800e186:	f000 80d1 	beq.w	800e32c <_printf_i+0x1c4>
 800e18a:	2f58      	cmp	r7, #88	@ 0x58
 800e18c:	f000 80b8 	beq.w	800e300 <_printf_i+0x198>
 800e190:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e194:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e198:	e03a      	b.n	800e210 <_printf_i+0xa8>
 800e19a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e19e:	2b15      	cmp	r3, #21
 800e1a0:	d8f6      	bhi.n	800e190 <_printf_i+0x28>
 800e1a2:	a101      	add	r1, pc, #4	@ (adr r1, 800e1a8 <_printf_i+0x40>)
 800e1a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e1a8:	0800e201 	.word	0x0800e201
 800e1ac:	0800e215 	.word	0x0800e215
 800e1b0:	0800e191 	.word	0x0800e191
 800e1b4:	0800e191 	.word	0x0800e191
 800e1b8:	0800e191 	.word	0x0800e191
 800e1bc:	0800e191 	.word	0x0800e191
 800e1c0:	0800e215 	.word	0x0800e215
 800e1c4:	0800e191 	.word	0x0800e191
 800e1c8:	0800e191 	.word	0x0800e191
 800e1cc:	0800e191 	.word	0x0800e191
 800e1d0:	0800e191 	.word	0x0800e191
 800e1d4:	0800e313 	.word	0x0800e313
 800e1d8:	0800e23f 	.word	0x0800e23f
 800e1dc:	0800e2cd 	.word	0x0800e2cd
 800e1e0:	0800e191 	.word	0x0800e191
 800e1e4:	0800e191 	.word	0x0800e191
 800e1e8:	0800e335 	.word	0x0800e335
 800e1ec:	0800e191 	.word	0x0800e191
 800e1f0:	0800e23f 	.word	0x0800e23f
 800e1f4:	0800e191 	.word	0x0800e191
 800e1f8:	0800e191 	.word	0x0800e191
 800e1fc:	0800e2d5 	.word	0x0800e2d5
 800e200:	6833      	ldr	r3, [r6, #0]
 800e202:	1d1a      	adds	r2, r3, #4
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	6032      	str	r2, [r6, #0]
 800e208:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e20c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e210:	2301      	movs	r3, #1
 800e212:	e09c      	b.n	800e34e <_printf_i+0x1e6>
 800e214:	6833      	ldr	r3, [r6, #0]
 800e216:	6820      	ldr	r0, [r4, #0]
 800e218:	1d19      	adds	r1, r3, #4
 800e21a:	6031      	str	r1, [r6, #0]
 800e21c:	0606      	lsls	r6, r0, #24
 800e21e:	d501      	bpl.n	800e224 <_printf_i+0xbc>
 800e220:	681d      	ldr	r5, [r3, #0]
 800e222:	e003      	b.n	800e22c <_printf_i+0xc4>
 800e224:	0645      	lsls	r5, r0, #25
 800e226:	d5fb      	bpl.n	800e220 <_printf_i+0xb8>
 800e228:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e22c:	2d00      	cmp	r5, #0
 800e22e:	da03      	bge.n	800e238 <_printf_i+0xd0>
 800e230:	232d      	movs	r3, #45	@ 0x2d
 800e232:	426d      	negs	r5, r5
 800e234:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e238:	4858      	ldr	r0, [pc, #352]	@ (800e39c <_printf_i+0x234>)
 800e23a:	230a      	movs	r3, #10
 800e23c:	e011      	b.n	800e262 <_printf_i+0xfa>
 800e23e:	6821      	ldr	r1, [r4, #0]
 800e240:	6833      	ldr	r3, [r6, #0]
 800e242:	0608      	lsls	r0, r1, #24
 800e244:	f853 5b04 	ldr.w	r5, [r3], #4
 800e248:	d402      	bmi.n	800e250 <_printf_i+0xe8>
 800e24a:	0649      	lsls	r1, r1, #25
 800e24c:	bf48      	it	mi
 800e24e:	b2ad      	uxthmi	r5, r5
 800e250:	2f6f      	cmp	r7, #111	@ 0x6f
 800e252:	4852      	ldr	r0, [pc, #328]	@ (800e39c <_printf_i+0x234>)
 800e254:	6033      	str	r3, [r6, #0]
 800e256:	bf14      	ite	ne
 800e258:	230a      	movne	r3, #10
 800e25a:	2308      	moveq	r3, #8
 800e25c:	2100      	movs	r1, #0
 800e25e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e262:	6866      	ldr	r6, [r4, #4]
 800e264:	60a6      	str	r6, [r4, #8]
 800e266:	2e00      	cmp	r6, #0
 800e268:	db05      	blt.n	800e276 <_printf_i+0x10e>
 800e26a:	6821      	ldr	r1, [r4, #0]
 800e26c:	432e      	orrs	r6, r5
 800e26e:	f021 0104 	bic.w	r1, r1, #4
 800e272:	6021      	str	r1, [r4, #0]
 800e274:	d04b      	beq.n	800e30e <_printf_i+0x1a6>
 800e276:	4616      	mov	r6, r2
 800e278:	fbb5 f1f3 	udiv	r1, r5, r3
 800e27c:	fb03 5711 	mls	r7, r3, r1, r5
 800e280:	5dc7      	ldrb	r7, [r0, r7]
 800e282:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e286:	462f      	mov	r7, r5
 800e288:	42bb      	cmp	r3, r7
 800e28a:	460d      	mov	r5, r1
 800e28c:	d9f4      	bls.n	800e278 <_printf_i+0x110>
 800e28e:	2b08      	cmp	r3, #8
 800e290:	d10b      	bne.n	800e2aa <_printf_i+0x142>
 800e292:	6823      	ldr	r3, [r4, #0]
 800e294:	07df      	lsls	r7, r3, #31
 800e296:	d508      	bpl.n	800e2aa <_printf_i+0x142>
 800e298:	6923      	ldr	r3, [r4, #16]
 800e29a:	6861      	ldr	r1, [r4, #4]
 800e29c:	4299      	cmp	r1, r3
 800e29e:	bfde      	ittt	le
 800e2a0:	2330      	movle	r3, #48	@ 0x30
 800e2a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e2a6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e2aa:	1b92      	subs	r2, r2, r6
 800e2ac:	6122      	str	r2, [r4, #16]
 800e2ae:	f8cd a000 	str.w	sl, [sp]
 800e2b2:	464b      	mov	r3, r9
 800e2b4:	aa03      	add	r2, sp, #12
 800e2b6:	4621      	mov	r1, r4
 800e2b8:	4640      	mov	r0, r8
 800e2ba:	f7ff fee7 	bl	800e08c <_printf_common>
 800e2be:	3001      	adds	r0, #1
 800e2c0:	d14a      	bne.n	800e358 <_printf_i+0x1f0>
 800e2c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e2c6:	b004      	add	sp, #16
 800e2c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2cc:	6823      	ldr	r3, [r4, #0]
 800e2ce:	f043 0320 	orr.w	r3, r3, #32
 800e2d2:	6023      	str	r3, [r4, #0]
 800e2d4:	4832      	ldr	r0, [pc, #200]	@ (800e3a0 <_printf_i+0x238>)
 800e2d6:	2778      	movs	r7, #120	@ 0x78
 800e2d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e2dc:	6823      	ldr	r3, [r4, #0]
 800e2de:	6831      	ldr	r1, [r6, #0]
 800e2e0:	061f      	lsls	r7, r3, #24
 800e2e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800e2e6:	d402      	bmi.n	800e2ee <_printf_i+0x186>
 800e2e8:	065f      	lsls	r7, r3, #25
 800e2ea:	bf48      	it	mi
 800e2ec:	b2ad      	uxthmi	r5, r5
 800e2ee:	6031      	str	r1, [r6, #0]
 800e2f0:	07d9      	lsls	r1, r3, #31
 800e2f2:	bf44      	itt	mi
 800e2f4:	f043 0320 	orrmi.w	r3, r3, #32
 800e2f8:	6023      	strmi	r3, [r4, #0]
 800e2fa:	b11d      	cbz	r5, 800e304 <_printf_i+0x19c>
 800e2fc:	2310      	movs	r3, #16
 800e2fe:	e7ad      	b.n	800e25c <_printf_i+0xf4>
 800e300:	4826      	ldr	r0, [pc, #152]	@ (800e39c <_printf_i+0x234>)
 800e302:	e7e9      	b.n	800e2d8 <_printf_i+0x170>
 800e304:	6823      	ldr	r3, [r4, #0]
 800e306:	f023 0320 	bic.w	r3, r3, #32
 800e30a:	6023      	str	r3, [r4, #0]
 800e30c:	e7f6      	b.n	800e2fc <_printf_i+0x194>
 800e30e:	4616      	mov	r6, r2
 800e310:	e7bd      	b.n	800e28e <_printf_i+0x126>
 800e312:	6833      	ldr	r3, [r6, #0]
 800e314:	6825      	ldr	r5, [r4, #0]
 800e316:	6961      	ldr	r1, [r4, #20]
 800e318:	1d18      	adds	r0, r3, #4
 800e31a:	6030      	str	r0, [r6, #0]
 800e31c:	062e      	lsls	r6, r5, #24
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	d501      	bpl.n	800e326 <_printf_i+0x1be>
 800e322:	6019      	str	r1, [r3, #0]
 800e324:	e002      	b.n	800e32c <_printf_i+0x1c4>
 800e326:	0668      	lsls	r0, r5, #25
 800e328:	d5fb      	bpl.n	800e322 <_printf_i+0x1ba>
 800e32a:	8019      	strh	r1, [r3, #0]
 800e32c:	2300      	movs	r3, #0
 800e32e:	6123      	str	r3, [r4, #16]
 800e330:	4616      	mov	r6, r2
 800e332:	e7bc      	b.n	800e2ae <_printf_i+0x146>
 800e334:	6833      	ldr	r3, [r6, #0]
 800e336:	1d1a      	adds	r2, r3, #4
 800e338:	6032      	str	r2, [r6, #0]
 800e33a:	681e      	ldr	r6, [r3, #0]
 800e33c:	6862      	ldr	r2, [r4, #4]
 800e33e:	2100      	movs	r1, #0
 800e340:	4630      	mov	r0, r6
 800e342:	f7f1 ffcd 	bl	80002e0 <memchr>
 800e346:	b108      	cbz	r0, 800e34c <_printf_i+0x1e4>
 800e348:	1b80      	subs	r0, r0, r6
 800e34a:	6060      	str	r0, [r4, #4]
 800e34c:	6863      	ldr	r3, [r4, #4]
 800e34e:	6123      	str	r3, [r4, #16]
 800e350:	2300      	movs	r3, #0
 800e352:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e356:	e7aa      	b.n	800e2ae <_printf_i+0x146>
 800e358:	6923      	ldr	r3, [r4, #16]
 800e35a:	4632      	mov	r2, r6
 800e35c:	4649      	mov	r1, r9
 800e35e:	4640      	mov	r0, r8
 800e360:	47d0      	blx	sl
 800e362:	3001      	adds	r0, #1
 800e364:	d0ad      	beq.n	800e2c2 <_printf_i+0x15a>
 800e366:	6823      	ldr	r3, [r4, #0]
 800e368:	079b      	lsls	r3, r3, #30
 800e36a:	d413      	bmi.n	800e394 <_printf_i+0x22c>
 800e36c:	68e0      	ldr	r0, [r4, #12]
 800e36e:	9b03      	ldr	r3, [sp, #12]
 800e370:	4298      	cmp	r0, r3
 800e372:	bfb8      	it	lt
 800e374:	4618      	movlt	r0, r3
 800e376:	e7a6      	b.n	800e2c6 <_printf_i+0x15e>
 800e378:	2301      	movs	r3, #1
 800e37a:	4632      	mov	r2, r6
 800e37c:	4649      	mov	r1, r9
 800e37e:	4640      	mov	r0, r8
 800e380:	47d0      	blx	sl
 800e382:	3001      	adds	r0, #1
 800e384:	d09d      	beq.n	800e2c2 <_printf_i+0x15a>
 800e386:	3501      	adds	r5, #1
 800e388:	68e3      	ldr	r3, [r4, #12]
 800e38a:	9903      	ldr	r1, [sp, #12]
 800e38c:	1a5b      	subs	r3, r3, r1
 800e38e:	42ab      	cmp	r3, r5
 800e390:	dcf2      	bgt.n	800e378 <_printf_i+0x210>
 800e392:	e7eb      	b.n	800e36c <_printf_i+0x204>
 800e394:	2500      	movs	r5, #0
 800e396:	f104 0619 	add.w	r6, r4, #25
 800e39a:	e7f5      	b.n	800e388 <_printf_i+0x220>
 800e39c:	0800f7b5 	.word	0x0800f7b5
 800e3a0:	0800f7c6 	.word	0x0800f7c6

0800e3a4 <__sflush_r>:
 800e3a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ac:	0716      	lsls	r6, r2, #28
 800e3ae:	4605      	mov	r5, r0
 800e3b0:	460c      	mov	r4, r1
 800e3b2:	d454      	bmi.n	800e45e <__sflush_r+0xba>
 800e3b4:	684b      	ldr	r3, [r1, #4]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	dc02      	bgt.n	800e3c0 <__sflush_r+0x1c>
 800e3ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	dd48      	ble.n	800e452 <__sflush_r+0xae>
 800e3c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e3c2:	2e00      	cmp	r6, #0
 800e3c4:	d045      	beq.n	800e452 <__sflush_r+0xae>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e3cc:	682f      	ldr	r7, [r5, #0]
 800e3ce:	6a21      	ldr	r1, [r4, #32]
 800e3d0:	602b      	str	r3, [r5, #0]
 800e3d2:	d030      	beq.n	800e436 <__sflush_r+0x92>
 800e3d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e3d6:	89a3      	ldrh	r3, [r4, #12]
 800e3d8:	0759      	lsls	r1, r3, #29
 800e3da:	d505      	bpl.n	800e3e8 <__sflush_r+0x44>
 800e3dc:	6863      	ldr	r3, [r4, #4]
 800e3de:	1ad2      	subs	r2, r2, r3
 800e3e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e3e2:	b10b      	cbz	r3, 800e3e8 <__sflush_r+0x44>
 800e3e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e3e6:	1ad2      	subs	r2, r2, r3
 800e3e8:	2300      	movs	r3, #0
 800e3ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e3ec:	6a21      	ldr	r1, [r4, #32]
 800e3ee:	4628      	mov	r0, r5
 800e3f0:	47b0      	blx	r6
 800e3f2:	1c43      	adds	r3, r0, #1
 800e3f4:	89a3      	ldrh	r3, [r4, #12]
 800e3f6:	d106      	bne.n	800e406 <__sflush_r+0x62>
 800e3f8:	6829      	ldr	r1, [r5, #0]
 800e3fa:	291d      	cmp	r1, #29
 800e3fc:	d82b      	bhi.n	800e456 <__sflush_r+0xb2>
 800e3fe:	4a2a      	ldr	r2, [pc, #168]	@ (800e4a8 <__sflush_r+0x104>)
 800e400:	40ca      	lsrs	r2, r1
 800e402:	07d6      	lsls	r6, r2, #31
 800e404:	d527      	bpl.n	800e456 <__sflush_r+0xb2>
 800e406:	2200      	movs	r2, #0
 800e408:	6062      	str	r2, [r4, #4]
 800e40a:	04d9      	lsls	r1, r3, #19
 800e40c:	6922      	ldr	r2, [r4, #16]
 800e40e:	6022      	str	r2, [r4, #0]
 800e410:	d504      	bpl.n	800e41c <__sflush_r+0x78>
 800e412:	1c42      	adds	r2, r0, #1
 800e414:	d101      	bne.n	800e41a <__sflush_r+0x76>
 800e416:	682b      	ldr	r3, [r5, #0]
 800e418:	b903      	cbnz	r3, 800e41c <__sflush_r+0x78>
 800e41a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e41c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e41e:	602f      	str	r7, [r5, #0]
 800e420:	b1b9      	cbz	r1, 800e452 <__sflush_r+0xae>
 800e422:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e426:	4299      	cmp	r1, r3
 800e428:	d002      	beq.n	800e430 <__sflush_r+0x8c>
 800e42a:	4628      	mov	r0, r5
 800e42c:	f7ff fbf4 	bl	800dc18 <_free_r>
 800e430:	2300      	movs	r3, #0
 800e432:	6363      	str	r3, [r4, #52]	@ 0x34
 800e434:	e00d      	b.n	800e452 <__sflush_r+0xae>
 800e436:	2301      	movs	r3, #1
 800e438:	4628      	mov	r0, r5
 800e43a:	47b0      	blx	r6
 800e43c:	4602      	mov	r2, r0
 800e43e:	1c50      	adds	r0, r2, #1
 800e440:	d1c9      	bne.n	800e3d6 <__sflush_r+0x32>
 800e442:	682b      	ldr	r3, [r5, #0]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d0c6      	beq.n	800e3d6 <__sflush_r+0x32>
 800e448:	2b1d      	cmp	r3, #29
 800e44a:	d001      	beq.n	800e450 <__sflush_r+0xac>
 800e44c:	2b16      	cmp	r3, #22
 800e44e:	d11e      	bne.n	800e48e <__sflush_r+0xea>
 800e450:	602f      	str	r7, [r5, #0]
 800e452:	2000      	movs	r0, #0
 800e454:	e022      	b.n	800e49c <__sflush_r+0xf8>
 800e456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e45a:	b21b      	sxth	r3, r3
 800e45c:	e01b      	b.n	800e496 <__sflush_r+0xf2>
 800e45e:	690f      	ldr	r7, [r1, #16]
 800e460:	2f00      	cmp	r7, #0
 800e462:	d0f6      	beq.n	800e452 <__sflush_r+0xae>
 800e464:	0793      	lsls	r3, r2, #30
 800e466:	680e      	ldr	r6, [r1, #0]
 800e468:	bf08      	it	eq
 800e46a:	694b      	ldreq	r3, [r1, #20]
 800e46c:	600f      	str	r7, [r1, #0]
 800e46e:	bf18      	it	ne
 800e470:	2300      	movne	r3, #0
 800e472:	eba6 0807 	sub.w	r8, r6, r7
 800e476:	608b      	str	r3, [r1, #8]
 800e478:	f1b8 0f00 	cmp.w	r8, #0
 800e47c:	dde9      	ble.n	800e452 <__sflush_r+0xae>
 800e47e:	6a21      	ldr	r1, [r4, #32]
 800e480:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e482:	4643      	mov	r3, r8
 800e484:	463a      	mov	r2, r7
 800e486:	4628      	mov	r0, r5
 800e488:	47b0      	blx	r6
 800e48a:	2800      	cmp	r0, #0
 800e48c:	dc08      	bgt.n	800e4a0 <__sflush_r+0xfc>
 800e48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e492:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e496:	81a3      	strh	r3, [r4, #12]
 800e498:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e49c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4a0:	4407      	add	r7, r0
 800e4a2:	eba8 0800 	sub.w	r8, r8, r0
 800e4a6:	e7e7      	b.n	800e478 <__sflush_r+0xd4>
 800e4a8:	20400001 	.word	0x20400001

0800e4ac <_fflush_r>:
 800e4ac:	b538      	push	{r3, r4, r5, lr}
 800e4ae:	690b      	ldr	r3, [r1, #16]
 800e4b0:	4605      	mov	r5, r0
 800e4b2:	460c      	mov	r4, r1
 800e4b4:	b913      	cbnz	r3, 800e4bc <_fflush_r+0x10>
 800e4b6:	2500      	movs	r5, #0
 800e4b8:	4628      	mov	r0, r5
 800e4ba:	bd38      	pop	{r3, r4, r5, pc}
 800e4bc:	b118      	cbz	r0, 800e4c6 <_fflush_r+0x1a>
 800e4be:	6a03      	ldr	r3, [r0, #32]
 800e4c0:	b90b      	cbnz	r3, 800e4c6 <_fflush_r+0x1a>
 800e4c2:	f7ff fa35 	bl	800d930 <__sinit>
 800e4c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d0f3      	beq.n	800e4b6 <_fflush_r+0xa>
 800e4ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e4d0:	07d0      	lsls	r0, r2, #31
 800e4d2:	d404      	bmi.n	800e4de <_fflush_r+0x32>
 800e4d4:	0599      	lsls	r1, r3, #22
 800e4d6:	d402      	bmi.n	800e4de <_fflush_r+0x32>
 800e4d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4da:	f7ff fb8c 	bl	800dbf6 <__retarget_lock_acquire_recursive>
 800e4de:	4628      	mov	r0, r5
 800e4e0:	4621      	mov	r1, r4
 800e4e2:	f7ff ff5f 	bl	800e3a4 <__sflush_r>
 800e4e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e4e8:	07da      	lsls	r2, r3, #31
 800e4ea:	4605      	mov	r5, r0
 800e4ec:	d4e4      	bmi.n	800e4b8 <_fflush_r+0xc>
 800e4ee:	89a3      	ldrh	r3, [r4, #12]
 800e4f0:	059b      	lsls	r3, r3, #22
 800e4f2:	d4e1      	bmi.n	800e4b8 <_fflush_r+0xc>
 800e4f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4f6:	f7ff fb7f 	bl	800dbf8 <__retarget_lock_release_recursive>
 800e4fa:	e7dd      	b.n	800e4b8 <_fflush_r+0xc>

0800e4fc <__swbuf_r>:
 800e4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4fe:	460e      	mov	r6, r1
 800e500:	4614      	mov	r4, r2
 800e502:	4605      	mov	r5, r0
 800e504:	b118      	cbz	r0, 800e50e <__swbuf_r+0x12>
 800e506:	6a03      	ldr	r3, [r0, #32]
 800e508:	b90b      	cbnz	r3, 800e50e <__swbuf_r+0x12>
 800e50a:	f7ff fa11 	bl	800d930 <__sinit>
 800e50e:	69a3      	ldr	r3, [r4, #24]
 800e510:	60a3      	str	r3, [r4, #8]
 800e512:	89a3      	ldrh	r3, [r4, #12]
 800e514:	071a      	lsls	r2, r3, #28
 800e516:	d501      	bpl.n	800e51c <__swbuf_r+0x20>
 800e518:	6923      	ldr	r3, [r4, #16]
 800e51a:	b943      	cbnz	r3, 800e52e <__swbuf_r+0x32>
 800e51c:	4621      	mov	r1, r4
 800e51e:	4628      	mov	r0, r5
 800e520:	f000 f82a 	bl	800e578 <__swsetup_r>
 800e524:	b118      	cbz	r0, 800e52e <__swbuf_r+0x32>
 800e526:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e52a:	4638      	mov	r0, r7
 800e52c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e52e:	6823      	ldr	r3, [r4, #0]
 800e530:	6922      	ldr	r2, [r4, #16]
 800e532:	1a98      	subs	r0, r3, r2
 800e534:	6963      	ldr	r3, [r4, #20]
 800e536:	b2f6      	uxtb	r6, r6
 800e538:	4283      	cmp	r3, r0
 800e53a:	4637      	mov	r7, r6
 800e53c:	dc05      	bgt.n	800e54a <__swbuf_r+0x4e>
 800e53e:	4621      	mov	r1, r4
 800e540:	4628      	mov	r0, r5
 800e542:	f7ff ffb3 	bl	800e4ac <_fflush_r>
 800e546:	2800      	cmp	r0, #0
 800e548:	d1ed      	bne.n	800e526 <__swbuf_r+0x2a>
 800e54a:	68a3      	ldr	r3, [r4, #8]
 800e54c:	3b01      	subs	r3, #1
 800e54e:	60a3      	str	r3, [r4, #8]
 800e550:	6823      	ldr	r3, [r4, #0]
 800e552:	1c5a      	adds	r2, r3, #1
 800e554:	6022      	str	r2, [r4, #0]
 800e556:	701e      	strb	r6, [r3, #0]
 800e558:	6962      	ldr	r2, [r4, #20]
 800e55a:	1c43      	adds	r3, r0, #1
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d004      	beq.n	800e56a <__swbuf_r+0x6e>
 800e560:	89a3      	ldrh	r3, [r4, #12]
 800e562:	07db      	lsls	r3, r3, #31
 800e564:	d5e1      	bpl.n	800e52a <__swbuf_r+0x2e>
 800e566:	2e0a      	cmp	r6, #10
 800e568:	d1df      	bne.n	800e52a <__swbuf_r+0x2e>
 800e56a:	4621      	mov	r1, r4
 800e56c:	4628      	mov	r0, r5
 800e56e:	f7ff ff9d 	bl	800e4ac <_fflush_r>
 800e572:	2800      	cmp	r0, #0
 800e574:	d0d9      	beq.n	800e52a <__swbuf_r+0x2e>
 800e576:	e7d6      	b.n	800e526 <__swbuf_r+0x2a>

0800e578 <__swsetup_r>:
 800e578:	b538      	push	{r3, r4, r5, lr}
 800e57a:	4b29      	ldr	r3, [pc, #164]	@ (800e620 <__swsetup_r+0xa8>)
 800e57c:	4605      	mov	r5, r0
 800e57e:	6818      	ldr	r0, [r3, #0]
 800e580:	460c      	mov	r4, r1
 800e582:	b118      	cbz	r0, 800e58c <__swsetup_r+0x14>
 800e584:	6a03      	ldr	r3, [r0, #32]
 800e586:	b90b      	cbnz	r3, 800e58c <__swsetup_r+0x14>
 800e588:	f7ff f9d2 	bl	800d930 <__sinit>
 800e58c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e590:	0719      	lsls	r1, r3, #28
 800e592:	d422      	bmi.n	800e5da <__swsetup_r+0x62>
 800e594:	06da      	lsls	r2, r3, #27
 800e596:	d407      	bmi.n	800e5a8 <__swsetup_r+0x30>
 800e598:	2209      	movs	r2, #9
 800e59a:	602a      	str	r2, [r5, #0]
 800e59c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5a0:	81a3      	strh	r3, [r4, #12]
 800e5a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e5a6:	e033      	b.n	800e610 <__swsetup_r+0x98>
 800e5a8:	0758      	lsls	r0, r3, #29
 800e5aa:	d512      	bpl.n	800e5d2 <__swsetup_r+0x5a>
 800e5ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e5ae:	b141      	cbz	r1, 800e5c2 <__swsetup_r+0x4a>
 800e5b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e5b4:	4299      	cmp	r1, r3
 800e5b6:	d002      	beq.n	800e5be <__swsetup_r+0x46>
 800e5b8:	4628      	mov	r0, r5
 800e5ba:	f7ff fb2d 	bl	800dc18 <_free_r>
 800e5be:	2300      	movs	r3, #0
 800e5c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e5c2:	89a3      	ldrh	r3, [r4, #12]
 800e5c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e5c8:	81a3      	strh	r3, [r4, #12]
 800e5ca:	2300      	movs	r3, #0
 800e5cc:	6063      	str	r3, [r4, #4]
 800e5ce:	6923      	ldr	r3, [r4, #16]
 800e5d0:	6023      	str	r3, [r4, #0]
 800e5d2:	89a3      	ldrh	r3, [r4, #12]
 800e5d4:	f043 0308 	orr.w	r3, r3, #8
 800e5d8:	81a3      	strh	r3, [r4, #12]
 800e5da:	6923      	ldr	r3, [r4, #16]
 800e5dc:	b94b      	cbnz	r3, 800e5f2 <__swsetup_r+0x7a>
 800e5de:	89a3      	ldrh	r3, [r4, #12]
 800e5e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e5e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e5e8:	d003      	beq.n	800e5f2 <__swsetup_r+0x7a>
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	4628      	mov	r0, r5
 800e5ee:	f000 f84f 	bl	800e690 <__smakebuf_r>
 800e5f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5f6:	f013 0201 	ands.w	r2, r3, #1
 800e5fa:	d00a      	beq.n	800e612 <__swsetup_r+0x9a>
 800e5fc:	2200      	movs	r2, #0
 800e5fe:	60a2      	str	r2, [r4, #8]
 800e600:	6962      	ldr	r2, [r4, #20]
 800e602:	4252      	negs	r2, r2
 800e604:	61a2      	str	r2, [r4, #24]
 800e606:	6922      	ldr	r2, [r4, #16]
 800e608:	b942      	cbnz	r2, 800e61c <__swsetup_r+0xa4>
 800e60a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e60e:	d1c5      	bne.n	800e59c <__swsetup_r+0x24>
 800e610:	bd38      	pop	{r3, r4, r5, pc}
 800e612:	0799      	lsls	r1, r3, #30
 800e614:	bf58      	it	pl
 800e616:	6962      	ldrpl	r2, [r4, #20]
 800e618:	60a2      	str	r2, [r4, #8]
 800e61a:	e7f4      	b.n	800e606 <__swsetup_r+0x8e>
 800e61c:	2000      	movs	r0, #0
 800e61e:	e7f7      	b.n	800e610 <__swsetup_r+0x98>
 800e620:	24000034 	.word	0x24000034

0800e624 <_sbrk_r>:
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4d06      	ldr	r5, [pc, #24]	@ (800e640 <_sbrk_r+0x1c>)
 800e628:	2300      	movs	r3, #0
 800e62a:	4604      	mov	r4, r0
 800e62c:	4608      	mov	r0, r1
 800e62e:	602b      	str	r3, [r5, #0]
 800e630:	f7f5 fbee 	bl	8003e10 <_sbrk>
 800e634:	1c43      	adds	r3, r0, #1
 800e636:	d102      	bne.n	800e63e <_sbrk_r+0x1a>
 800e638:	682b      	ldr	r3, [r5, #0]
 800e63a:	b103      	cbz	r3, 800e63e <_sbrk_r+0x1a>
 800e63c:	6023      	str	r3, [r4, #0]
 800e63e:	bd38      	pop	{r3, r4, r5, pc}
 800e640:	24004d74 	.word	0x24004d74

0800e644 <__swhatbuf_r>:
 800e644:	b570      	push	{r4, r5, r6, lr}
 800e646:	460c      	mov	r4, r1
 800e648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e64c:	2900      	cmp	r1, #0
 800e64e:	b096      	sub	sp, #88	@ 0x58
 800e650:	4615      	mov	r5, r2
 800e652:	461e      	mov	r6, r3
 800e654:	da0d      	bge.n	800e672 <__swhatbuf_r+0x2e>
 800e656:	89a3      	ldrh	r3, [r4, #12]
 800e658:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e65c:	f04f 0100 	mov.w	r1, #0
 800e660:	bf14      	ite	ne
 800e662:	2340      	movne	r3, #64	@ 0x40
 800e664:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e668:	2000      	movs	r0, #0
 800e66a:	6031      	str	r1, [r6, #0]
 800e66c:	602b      	str	r3, [r5, #0]
 800e66e:	b016      	add	sp, #88	@ 0x58
 800e670:	bd70      	pop	{r4, r5, r6, pc}
 800e672:	466a      	mov	r2, sp
 800e674:	f000 f848 	bl	800e708 <_fstat_r>
 800e678:	2800      	cmp	r0, #0
 800e67a:	dbec      	blt.n	800e656 <__swhatbuf_r+0x12>
 800e67c:	9901      	ldr	r1, [sp, #4]
 800e67e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e682:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e686:	4259      	negs	r1, r3
 800e688:	4159      	adcs	r1, r3
 800e68a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e68e:	e7eb      	b.n	800e668 <__swhatbuf_r+0x24>

0800e690 <__smakebuf_r>:
 800e690:	898b      	ldrh	r3, [r1, #12]
 800e692:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e694:	079d      	lsls	r5, r3, #30
 800e696:	4606      	mov	r6, r0
 800e698:	460c      	mov	r4, r1
 800e69a:	d507      	bpl.n	800e6ac <__smakebuf_r+0x1c>
 800e69c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e6a0:	6023      	str	r3, [r4, #0]
 800e6a2:	6123      	str	r3, [r4, #16]
 800e6a4:	2301      	movs	r3, #1
 800e6a6:	6163      	str	r3, [r4, #20]
 800e6a8:	b003      	add	sp, #12
 800e6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6ac:	ab01      	add	r3, sp, #4
 800e6ae:	466a      	mov	r2, sp
 800e6b0:	f7ff ffc8 	bl	800e644 <__swhatbuf_r>
 800e6b4:	9f00      	ldr	r7, [sp, #0]
 800e6b6:	4605      	mov	r5, r0
 800e6b8:	4639      	mov	r1, r7
 800e6ba:	4630      	mov	r0, r6
 800e6bc:	f7ff fb18 	bl	800dcf0 <_malloc_r>
 800e6c0:	b948      	cbnz	r0, 800e6d6 <__smakebuf_r+0x46>
 800e6c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6c6:	059a      	lsls	r2, r3, #22
 800e6c8:	d4ee      	bmi.n	800e6a8 <__smakebuf_r+0x18>
 800e6ca:	f023 0303 	bic.w	r3, r3, #3
 800e6ce:	f043 0302 	orr.w	r3, r3, #2
 800e6d2:	81a3      	strh	r3, [r4, #12]
 800e6d4:	e7e2      	b.n	800e69c <__smakebuf_r+0xc>
 800e6d6:	89a3      	ldrh	r3, [r4, #12]
 800e6d8:	6020      	str	r0, [r4, #0]
 800e6da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6de:	81a3      	strh	r3, [r4, #12]
 800e6e0:	9b01      	ldr	r3, [sp, #4]
 800e6e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e6e6:	b15b      	cbz	r3, 800e700 <__smakebuf_r+0x70>
 800e6e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6ec:	4630      	mov	r0, r6
 800e6ee:	f000 f81d 	bl	800e72c <_isatty_r>
 800e6f2:	b128      	cbz	r0, 800e700 <__smakebuf_r+0x70>
 800e6f4:	89a3      	ldrh	r3, [r4, #12]
 800e6f6:	f023 0303 	bic.w	r3, r3, #3
 800e6fa:	f043 0301 	orr.w	r3, r3, #1
 800e6fe:	81a3      	strh	r3, [r4, #12]
 800e700:	89a3      	ldrh	r3, [r4, #12]
 800e702:	431d      	orrs	r5, r3
 800e704:	81a5      	strh	r5, [r4, #12]
 800e706:	e7cf      	b.n	800e6a8 <__smakebuf_r+0x18>

0800e708 <_fstat_r>:
 800e708:	b538      	push	{r3, r4, r5, lr}
 800e70a:	4d07      	ldr	r5, [pc, #28]	@ (800e728 <_fstat_r+0x20>)
 800e70c:	2300      	movs	r3, #0
 800e70e:	4604      	mov	r4, r0
 800e710:	4608      	mov	r0, r1
 800e712:	4611      	mov	r1, r2
 800e714:	602b      	str	r3, [r5, #0]
 800e716:	f7f5 fb52 	bl	8003dbe <_fstat>
 800e71a:	1c43      	adds	r3, r0, #1
 800e71c:	d102      	bne.n	800e724 <_fstat_r+0x1c>
 800e71e:	682b      	ldr	r3, [r5, #0]
 800e720:	b103      	cbz	r3, 800e724 <_fstat_r+0x1c>
 800e722:	6023      	str	r3, [r4, #0]
 800e724:	bd38      	pop	{r3, r4, r5, pc}
 800e726:	bf00      	nop
 800e728:	24004d74 	.word	0x24004d74

0800e72c <_isatty_r>:
 800e72c:	b538      	push	{r3, r4, r5, lr}
 800e72e:	4d06      	ldr	r5, [pc, #24]	@ (800e748 <_isatty_r+0x1c>)
 800e730:	2300      	movs	r3, #0
 800e732:	4604      	mov	r4, r0
 800e734:	4608      	mov	r0, r1
 800e736:	602b      	str	r3, [r5, #0]
 800e738:	f7f5 fb51 	bl	8003dde <_isatty>
 800e73c:	1c43      	adds	r3, r0, #1
 800e73e:	d102      	bne.n	800e746 <_isatty_r+0x1a>
 800e740:	682b      	ldr	r3, [r5, #0]
 800e742:	b103      	cbz	r3, 800e746 <_isatty_r+0x1a>
 800e744:	6023      	str	r3, [r4, #0]
 800e746:	bd38      	pop	{r3, r4, r5, pc}
 800e748:	24004d74 	.word	0x24004d74
 800e74c:	00000000 	.word	0x00000000

0800e750 <sqrt>:
 800e750:	b508      	push	{r3, lr}
 800e752:	ed2d 8b04 	vpush	{d8-d9}
 800e756:	eeb0 8b40 	vmov.f64	d8, d0
 800e75a:	f000 f8d1 	bl	800e900 <__ieee754_sqrt>
 800e75e:	eeb4 8b48 	vcmp.f64	d8, d8
 800e762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e766:	d60c      	bvs.n	800e782 <sqrt+0x32>
 800e768:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 800e788 <sqrt+0x38>
 800e76c:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800e770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e774:	d505      	bpl.n	800e782 <sqrt+0x32>
 800e776:	f7ff fa13 	bl	800dba0 <__errno>
 800e77a:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800e77e:	2321      	movs	r3, #33	@ 0x21
 800e780:	6003      	str	r3, [r0, #0]
 800e782:	ecbd 8b04 	vpop	{d8-d9}
 800e786:	bd08      	pop	{r3, pc}
	...

0800e790 <cos>:
 800e790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e792:	eeb0 7b40 	vmov.f64	d7, d0
 800e796:	ee17 3a90 	vmov	r3, s15
 800e79a:	4a21      	ldr	r2, [pc, #132]	@ (800e820 <cos+0x90>)
 800e79c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e7a0:	4293      	cmp	r3, r2
 800e7a2:	d806      	bhi.n	800e7b2 <cos+0x22>
 800e7a4:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 800e818 <cos+0x88>
 800e7a8:	b005      	add	sp, #20
 800e7aa:	f85d eb04 	ldr.w	lr, [sp], #4
 800e7ae:	f000 b8af 	b.w	800e910 <__kernel_cos>
 800e7b2:	4a1c      	ldr	r2, [pc, #112]	@ (800e824 <cos+0x94>)
 800e7b4:	4293      	cmp	r3, r2
 800e7b6:	d904      	bls.n	800e7c2 <cos+0x32>
 800e7b8:	ee30 0b40 	vsub.f64	d0, d0, d0
 800e7bc:	b005      	add	sp, #20
 800e7be:	f85d fb04 	ldr.w	pc, [sp], #4
 800e7c2:	4668      	mov	r0, sp
 800e7c4:	f000 f964 	bl	800ea90 <__ieee754_rem_pio2>
 800e7c8:	f000 0003 	and.w	r0, r0, #3
 800e7cc:	2801      	cmp	r0, #1
 800e7ce:	d009      	beq.n	800e7e4 <cos+0x54>
 800e7d0:	2802      	cmp	r0, #2
 800e7d2:	d010      	beq.n	800e7f6 <cos+0x66>
 800e7d4:	b9b0      	cbnz	r0, 800e804 <cos+0x74>
 800e7d6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e7da:	ed9d 0b00 	vldr	d0, [sp]
 800e7de:	f000 f897 	bl	800e910 <__kernel_cos>
 800e7e2:	e7eb      	b.n	800e7bc <cos+0x2c>
 800e7e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e7e8:	ed9d 0b00 	vldr	d0, [sp]
 800e7ec:	f000 f8f8 	bl	800e9e0 <__kernel_sin>
 800e7f0:	eeb1 0b40 	vneg.f64	d0, d0
 800e7f4:	e7e2      	b.n	800e7bc <cos+0x2c>
 800e7f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e7fa:	ed9d 0b00 	vldr	d0, [sp]
 800e7fe:	f000 f887 	bl	800e910 <__kernel_cos>
 800e802:	e7f5      	b.n	800e7f0 <cos+0x60>
 800e804:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e808:	ed9d 0b00 	vldr	d0, [sp]
 800e80c:	2001      	movs	r0, #1
 800e80e:	f000 f8e7 	bl	800e9e0 <__kernel_sin>
 800e812:	e7d3      	b.n	800e7bc <cos+0x2c>
 800e814:	f3af 8000 	nop.w
	...
 800e820:	3fe921fb 	.word	0x3fe921fb
 800e824:	7fefffff 	.word	0x7fefffff

0800e828 <sin>:
 800e828:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e82a:	eeb0 7b40 	vmov.f64	d7, d0
 800e82e:	ee17 3a90 	vmov	r3, s15
 800e832:	4a21      	ldr	r2, [pc, #132]	@ (800e8b8 <sin+0x90>)
 800e834:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e838:	4293      	cmp	r3, r2
 800e83a:	d807      	bhi.n	800e84c <sin+0x24>
 800e83c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 800e8b0 <sin+0x88>
 800e840:	2000      	movs	r0, #0
 800e842:	b005      	add	sp, #20
 800e844:	f85d eb04 	ldr.w	lr, [sp], #4
 800e848:	f000 b8ca 	b.w	800e9e0 <__kernel_sin>
 800e84c:	4a1b      	ldr	r2, [pc, #108]	@ (800e8bc <sin+0x94>)
 800e84e:	4293      	cmp	r3, r2
 800e850:	d904      	bls.n	800e85c <sin+0x34>
 800e852:	ee30 0b40 	vsub.f64	d0, d0, d0
 800e856:	b005      	add	sp, #20
 800e858:	f85d fb04 	ldr.w	pc, [sp], #4
 800e85c:	4668      	mov	r0, sp
 800e85e:	f000 f917 	bl	800ea90 <__ieee754_rem_pio2>
 800e862:	f000 0003 	and.w	r0, r0, #3
 800e866:	2801      	cmp	r0, #1
 800e868:	d00a      	beq.n	800e880 <sin+0x58>
 800e86a:	2802      	cmp	r0, #2
 800e86c:	d00f      	beq.n	800e88e <sin+0x66>
 800e86e:	b9c0      	cbnz	r0, 800e8a2 <sin+0x7a>
 800e870:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e874:	ed9d 0b00 	vldr	d0, [sp]
 800e878:	2001      	movs	r0, #1
 800e87a:	f000 f8b1 	bl	800e9e0 <__kernel_sin>
 800e87e:	e7ea      	b.n	800e856 <sin+0x2e>
 800e880:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e884:	ed9d 0b00 	vldr	d0, [sp]
 800e888:	f000 f842 	bl	800e910 <__kernel_cos>
 800e88c:	e7e3      	b.n	800e856 <sin+0x2e>
 800e88e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e892:	ed9d 0b00 	vldr	d0, [sp]
 800e896:	2001      	movs	r0, #1
 800e898:	f000 f8a2 	bl	800e9e0 <__kernel_sin>
 800e89c:	eeb1 0b40 	vneg.f64	d0, d0
 800e8a0:	e7d9      	b.n	800e856 <sin+0x2e>
 800e8a2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e8a6:	ed9d 0b00 	vldr	d0, [sp]
 800e8aa:	f000 f831 	bl	800e910 <__kernel_cos>
 800e8ae:	e7f5      	b.n	800e89c <sin+0x74>
	...
 800e8b8:	3fe921fb 	.word	0x3fe921fb
 800e8bc:	7fefffff 	.word	0x7fefffff

0800e8c0 <atan2f>:
 800e8c0:	f000 ba32 	b.w	800ed28 <__ieee754_atan2f>

0800e8c4 <sqrtf>:
 800e8c4:	b508      	push	{r3, lr}
 800e8c6:	ed2d 8b02 	vpush	{d8}
 800e8ca:	eeb0 8a40 	vmov.f32	s16, s0
 800e8ce:	f000 f81a 	bl	800e906 <__ieee754_sqrtf>
 800e8d2:	eeb4 8a48 	vcmp.f32	s16, s16
 800e8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8da:	d60c      	bvs.n	800e8f6 <sqrtf+0x32>
 800e8dc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e8fc <sqrtf+0x38>
 800e8e0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e8e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8e8:	d505      	bpl.n	800e8f6 <sqrtf+0x32>
 800e8ea:	f7ff f959 	bl	800dba0 <__errno>
 800e8ee:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e8f2:	2321      	movs	r3, #33	@ 0x21
 800e8f4:	6003      	str	r3, [r0, #0]
 800e8f6:	ecbd 8b02 	vpop	{d8}
 800e8fa:	bd08      	pop	{r3, pc}
 800e8fc:	00000000 	.word	0x00000000

0800e900 <__ieee754_sqrt>:
 800e900:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800e904:	4770      	bx	lr

0800e906 <__ieee754_sqrtf>:
 800e906:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e90a:	4770      	bx	lr
 800e90c:	0000      	movs	r0, r0
	...

0800e910 <__kernel_cos>:
 800e910:	eeb0 5b40 	vmov.f64	d5, d0
 800e914:	ee15 1a90 	vmov	r1, s11
 800e918:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800e91c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800e920:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 800e924:	d204      	bcs.n	800e930 <__kernel_cos+0x20>
 800e926:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 800e92a:	ee17 3a90 	vmov	r3, s15
 800e92e:	b343      	cbz	r3, 800e982 <__kernel_cos+0x72>
 800e930:	ee25 6b05 	vmul.f64	d6, d5, d5
 800e934:	ee21 1b45 	vnmul.f64	d1, d1, d5
 800e938:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 800e9a8 <__kernel_cos+0x98>
 800e93c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800e9b0 <__kernel_cos+0xa0>
 800e940:	eea6 4b07 	vfma.f64	d4, d6, d7
 800e944:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800e9b8 <__kernel_cos+0xa8>
 800e948:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e94c:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800e9c0 <__kernel_cos+0xb0>
 800e950:	eea7 4b06 	vfma.f64	d4, d7, d6
 800e954:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800e9c8 <__kernel_cos+0xb8>
 800e958:	4b1f      	ldr	r3, [pc, #124]	@ (800e9d8 <__kernel_cos+0xc8>)
 800e95a:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e95e:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800e9d0 <__kernel_cos+0xc0>
 800e962:	4299      	cmp	r1, r3
 800e964:	eea7 4b06 	vfma.f64	d4, d7, d6
 800e968:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800e96c:	ee24 4b06 	vmul.f64	d4, d4, d6
 800e970:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e974:	eea6 1b04 	vfma.f64	d1, d6, d4
 800e978:	d804      	bhi.n	800e984 <__kernel_cos+0x74>
 800e97a:	ee37 7b41 	vsub.f64	d7, d7, d1
 800e97e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800e982:	4770      	bx	lr
 800e984:	4b15      	ldr	r3, [pc, #84]	@ (800e9dc <__kernel_cos+0xcc>)
 800e986:	4299      	cmp	r1, r3
 800e988:	d809      	bhi.n	800e99e <__kernel_cos+0x8e>
 800e98a:	2200      	movs	r2, #0
 800e98c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 800e990:	ec43 2b16 	vmov	d6, r2, r3
 800e994:	ee30 0b46 	vsub.f64	d0, d0, d6
 800e998:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e99c:	e7ed      	b.n	800e97a <__kernel_cos+0x6a>
 800e99e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 800e9a2:	e7f7      	b.n	800e994 <__kernel_cos+0x84>
 800e9a4:	f3af 8000 	nop.w
 800e9a8:	be8838d4 	.word	0xbe8838d4
 800e9ac:	bda8fae9 	.word	0xbda8fae9
 800e9b0:	bdb4b1c4 	.word	0xbdb4b1c4
 800e9b4:	3e21ee9e 	.word	0x3e21ee9e
 800e9b8:	809c52ad 	.word	0x809c52ad
 800e9bc:	be927e4f 	.word	0xbe927e4f
 800e9c0:	19cb1590 	.word	0x19cb1590
 800e9c4:	3efa01a0 	.word	0x3efa01a0
 800e9c8:	16c15177 	.word	0x16c15177
 800e9cc:	bf56c16c 	.word	0xbf56c16c
 800e9d0:	5555554c 	.word	0x5555554c
 800e9d4:	3fa55555 	.word	0x3fa55555
 800e9d8:	3fd33332 	.word	0x3fd33332
 800e9dc:	3fe90000 	.word	0x3fe90000

0800e9e0 <__kernel_sin>:
 800e9e0:	ee10 3a90 	vmov	r3, s1
 800e9e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e9e8:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e9ec:	d204      	bcs.n	800e9f8 <__kernel_sin+0x18>
 800e9ee:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800e9f2:	ee17 3a90 	vmov	r3, s15
 800e9f6:	b35b      	cbz	r3, 800ea50 <__kernel_sin+0x70>
 800e9f8:	ee20 6b00 	vmul.f64	d6, d0, d0
 800e9fc:	ee20 5b06 	vmul.f64	d5, d0, d6
 800ea00:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 800ea58 <__kernel_sin+0x78>
 800ea04:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800ea60 <__kernel_sin+0x80>
 800ea08:	eea6 4b07 	vfma.f64	d4, d6, d7
 800ea0c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800ea68 <__kernel_sin+0x88>
 800ea10:	eea4 7b06 	vfma.f64	d7, d4, d6
 800ea14:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800ea70 <__kernel_sin+0x90>
 800ea18:	eea7 4b06 	vfma.f64	d4, d7, d6
 800ea1c:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800ea78 <__kernel_sin+0x98>
 800ea20:	eea4 7b06 	vfma.f64	d7, d4, d6
 800ea24:	b930      	cbnz	r0, 800ea34 <__kernel_sin+0x54>
 800ea26:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800ea80 <__kernel_sin+0xa0>
 800ea2a:	eea6 4b07 	vfma.f64	d4, d6, d7
 800ea2e:	eea4 0b05 	vfma.f64	d0, d4, d5
 800ea32:	4770      	bx	lr
 800ea34:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800ea38:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 800ea3c:	eea1 7b04 	vfma.f64	d7, d1, d4
 800ea40:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800ea44:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800ea88 <__kernel_sin+0xa8>
 800ea48:	eea5 1b07 	vfma.f64	d1, d5, d7
 800ea4c:	ee30 0b41 	vsub.f64	d0, d0, d1
 800ea50:	4770      	bx	lr
 800ea52:	bf00      	nop
 800ea54:	f3af 8000 	nop.w
 800ea58:	5acfd57c 	.word	0x5acfd57c
 800ea5c:	3de5d93a 	.word	0x3de5d93a
 800ea60:	8a2b9ceb 	.word	0x8a2b9ceb
 800ea64:	be5ae5e6 	.word	0xbe5ae5e6
 800ea68:	57b1fe7d 	.word	0x57b1fe7d
 800ea6c:	3ec71de3 	.word	0x3ec71de3
 800ea70:	19c161d5 	.word	0x19c161d5
 800ea74:	bf2a01a0 	.word	0xbf2a01a0
 800ea78:	1110f8a6 	.word	0x1110f8a6
 800ea7c:	3f811111 	.word	0x3f811111
 800ea80:	55555549 	.word	0x55555549
 800ea84:	bfc55555 	.word	0xbfc55555
 800ea88:	55555549 	.word	0x55555549
 800ea8c:	3fc55555 	.word	0x3fc55555

0800ea90 <__ieee754_rem_pio2>:
 800ea90:	b570      	push	{r4, r5, r6, lr}
 800ea92:	eeb0 7b40 	vmov.f64	d7, d0
 800ea96:	ee17 5a90 	vmov	r5, s15
 800ea9a:	4b99      	ldr	r3, [pc, #612]	@ (800ed00 <__ieee754_rem_pio2+0x270>)
 800ea9c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800eaa0:	429e      	cmp	r6, r3
 800eaa2:	b088      	sub	sp, #32
 800eaa4:	4604      	mov	r4, r0
 800eaa6:	d807      	bhi.n	800eab8 <__ieee754_rem_pio2+0x28>
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	2300      	movs	r3, #0
 800eaac:	ed84 0b00 	vstr	d0, [r4]
 800eab0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800eab4:	2000      	movs	r0, #0
 800eab6:	e01b      	b.n	800eaf0 <__ieee754_rem_pio2+0x60>
 800eab8:	4b92      	ldr	r3, [pc, #584]	@ (800ed04 <__ieee754_rem_pio2+0x274>)
 800eaba:	429e      	cmp	r6, r3
 800eabc:	d83b      	bhi.n	800eb36 <__ieee754_rem_pio2+0xa6>
 800eabe:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 800eac2:	2d00      	cmp	r5, #0
 800eac4:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 800ecc0 <__ieee754_rem_pio2+0x230>
 800eac8:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 800eacc:	dd19      	ble.n	800eb02 <__ieee754_rem_pio2+0x72>
 800eace:	ee30 7b46 	vsub.f64	d7, d0, d6
 800ead2:	429e      	cmp	r6, r3
 800ead4:	d00e      	beq.n	800eaf4 <__ieee754_rem_pio2+0x64>
 800ead6:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 800ecc8 <__ieee754_rem_pio2+0x238>
 800eada:	ee37 6b45 	vsub.f64	d6, d7, d5
 800eade:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eae2:	ed84 6b00 	vstr	d6, [r4]
 800eae6:	ee37 7b45 	vsub.f64	d7, d7, d5
 800eaea:	ed84 7b02 	vstr	d7, [r4, #8]
 800eaee:	2001      	movs	r0, #1
 800eaf0:	b008      	add	sp, #32
 800eaf2:	bd70      	pop	{r4, r5, r6, pc}
 800eaf4:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 800ecd0 <__ieee754_rem_pio2+0x240>
 800eaf8:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 800ecd8 <__ieee754_rem_pio2+0x248>
 800eafc:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eb00:	e7eb      	b.n	800eada <__ieee754_rem_pio2+0x4a>
 800eb02:	429e      	cmp	r6, r3
 800eb04:	ee30 7b06 	vadd.f64	d7, d0, d6
 800eb08:	d00e      	beq.n	800eb28 <__ieee754_rem_pio2+0x98>
 800eb0a:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 800ecc8 <__ieee754_rem_pio2+0x238>
 800eb0e:	ee37 6b05 	vadd.f64	d6, d7, d5
 800eb12:	ee37 7b46 	vsub.f64	d7, d7, d6
 800eb16:	ed84 6b00 	vstr	d6, [r4]
 800eb1a:	ee37 7b05 	vadd.f64	d7, d7, d5
 800eb1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eb22:	ed84 7b02 	vstr	d7, [r4, #8]
 800eb26:	e7e3      	b.n	800eaf0 <__ieee754_rem_pio2+0x60>
 800eb28:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 800ecd0 <__ieee754_rem_pio2+0x240>
 800eb2c:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 800ecd8 <__ieee754_rem_pio2+0x248>
 800eb30:	ee37 7b06 	vadd.f64	d7, d7, d6
 800eb34:	e7eb      	b.n	800eb0e <__ieee754_rem_pio2+0x7e>
 800eb36:	4b74      	ldr	r3, [pc, #464]	@ (800ed08 <__ieee754_rem_pio2+0x278>)
 800eb38:	429e      	cmp	r6, r3
 800eb3a:	d870      	bhi.n	800ec1e <__ieee754_rem_pio2+0x18e>
 800eb3c:	f000 f8ec 	bl	800ed18 <fabs>
 800eb40:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800eb44:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ece0 <__ieee754_rem_pio2+0x250>
 800eb48:	eea0 7b06 	vfma.f64	d7, d0, d6
 800eb4c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800eb50:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800eb54:	ee17 0a90 	vmov	r0, s15
 800eb58:	eeb1 4b45 	vneg.f64	d4, d5
 800eb5c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800ecc0 <__ieee754_rem_pio2+0x230>
 800eb60:	eea5 0b47 	vfms.f64	d0, d5, d7
 800eb64:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800ecc8 <__ieee754_rem_pio2+0x238>
 800eb68:	281f      	cmp	r0, #31
 800eb6a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800eb6e:	ee30 6b47 	vsub.f64	d6, d0, d7
 800eb72:	dc05      	bgt.n	800eb80 <__ieee754_rem_pio2+0xf0>
 800eb74:	4b65      	ldr	r3, [pc, #404]	@ (800ed0c <__ieee754_rem_pio2+0x27c>)
 800eb76:	1e42      	subs	r2, r0, #1
 800eb78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb7c:	42b3      	cmp	r3, r6
 800eb7e:	d109      	bne.n	800eb94 <__ieee754_rem_pio2+0x104>
 800eb80:	ee16 3a90 	vmov	r3, s13
 800eb84:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800eb88:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800eb8c:	2b10      	cmp	r3, #16
 800eb8e:	ea4f 5226 	mov.w	r2, r6, asr #20
 800eb92:	dc02      	bgt.n	800eb9a <__ieee754_rem_pio2+0x10a>
 800eb94:	ed84 6b00 	vstr	d6, [r4]
 800eb98:	e01a      	b.n	800ebd0 <__ieee754_rem_pio2+0x140>
 800eb9a:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 800ecd0 <__ieee754_rem_pio2+0x240>
 800eb9e:	eeb0 6b40 	vmov.f64	d6, d0
 800eba2:	eea4 6b03 	vfma.f64	d6, d4, d3
 800eba6:	ee30 7b46 	vsub.f64	d7, d0, d6
 800ebaa:	eea4 7b03 	vfma.f64	d7, d4, d3
 800ebae:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 800ecd8 <__ieee754_rem_pio2+0x248>
 800ebb2:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800ebb6:	ee36 3b47 	vsub.f64	d3, d6, d7
 800ebba:	ee13 3a90 	vmov	r3, s7
 800ebbe:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800ebc2:	1ad3      	subs	r3, r2, r3
 800ebc4:	2b31      	cmp	r3, #49	@ 0x31
 800ebc6:	dc17      	bgt.n	800ebf8 <__ieee754_rem_pio2+0x168>
 800ebc8:	eeb0 0b46 	vmov.f64	d0, d6
 800ebcc:	ed84 3b00 	vstr	d3, [r4]
 800ebd0:	ed94 6b00 	vldr	d6, [r4]
 800ebd4:	2d00      	cmp	r5, #0
 800ebd6:	ee30 0b46 	vsub.f64	d0, d0, d6
 800ebda:	ee30 0b47 	vsub.f64	d0, d0, d7
 800ebde:	ed84 0b02 	vstr	d0, [r4, #8]
 800ebe2:	da85      	bge.n	800eaf0 <__ieee754_rem_pio2+0x60>
 800ebe4:	eeb1 6b46 	vneg.f64	d6, d6
 800ebe8:	eeb1 0b40 	vneg.f64	d0, d0
 800ebec:	ed84 6b00 	vstr	d6, [r4]
 800ebf0:	ed84 0b02 	vstr	d0, [r4, #8]
 800ebf4:	4240      	negs	r0, r0
 800ebf6:	e77b      	b.n	800eaf0 <__ieee754_rem_pio2+0x60>
 800ebf8:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 800ece8 <__ieee754_rem_pio2+0x258>
 800ebfc:	eeb0 0b46 	vmov.f64	d0, d6
 800ec00:	eea4 0b07 	vfma.f64	d0, d4, d7
 800ec04:	ee36 6b40 	vsub.f64	d6, d6, d0
 800ec08:	eea4 6b07 	vfma.f64	d6, d4, d7
 800ec0c:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 800ecf0 <__ieee754_rem_pio2+0x260>
 800ec10:	eeb0 7b46 	vmov.f64	d7, d6
 800ec14:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800ec18:	ee30 6b47 	vsub.f64	d6, d0, d7
 800ec1c:	e7ba      	b.n	800eb94 <__ieee754_rem_pio2+0x104>
 800ec1e:	4b3c      	ldr	r3, [pc, #240]	@ (800ed10 <__ieee754_rem_pio2+0x280>)
 800ec20:	429e      	cmp	r6, r3
 800ec22:	d906      	bls.n	800ec32 <__ieee754_rem_pio2+0x1a2>
 800ec24:	ee30 7b40 	vsub.f64	d7, d0, d0
 800ec28:	ed80 7b02 	vstr	d7, [r0, #8]
 800ec2c:	ed80 7b00 	vstr	d7, [r0]
 800ec30:	e740      	b.n	800eab4 <__ieee754_rem_pio2+0x24>
 800ec32:	ee10 3a10 	vmov	r3, s0
 800ec36:	1532      	asrs	r2, r6, #20
 800ec38:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800ec42:	ec41 0b17 	vmov	d7, r0, r1
 800ec46:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ec4a:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 800ecf8 <__ieee754_rem_pio2+0x268>
 800ec4e:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ec52:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ec56:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ec5a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ec5e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ec62:	a808      	add	r0, sp, #32
 800ec64:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ec68:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ec6c:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ec70:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ec74:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ec78:	2103      	movs	r1, #3
 800ec7a:	ed30 7b02 	vldmdb	r0!, {d7}
 800ec7e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ec82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec86:	460b      	mov	r3, r1
 800ec88:	f101 31ff 	add.w	r1, r1, #4294967295	@ 0xffffffff
 800ec8c:	d0f5      	beq.n	800ec7a <__ieee754_rem_pio2+0x1ea>
 800ec8e:	4921      	ldr	r1, [pc, #132]	@ (800ed14 <__ieee754_rem_pio2+0x284>)
 800ec90:	9101      	str	r1, [sp, #4]
 800ec92:	2102      	movs	r1, #2
 800ec94:	9100      	str	r1, [sp, #0]
 800ec96:	a802      	add	r0, sp, #8
 800ec98:	4621      	mov	r1, r4
 800ec9a:	f000 f9c1 	bl	800f020 <__kernel_rem_pio2>
 800ec9e:	2d00      	cmp	r5, #0
 800eca0:	f6bf af26 	bge.w	800eaf0 <__ieee754_rem_pio2+0x60>
 800eca4:	ed94 7b00 	vldr	d7, [r4]
 800eca8:	eeb1 7b47 	vneg.f64	d7, d7
 800ecac:	ed84 7b00 	vstr	d7, [r4]
 800ecb0:	ed94 7b02 	vldr	d7, [r4, #8]
 800ecb4:	eeb1 7b47 	vneg.f64	d7, d7
 800ecb8:	ed84 7b02 	vstr	d7, [r4, #8]
 800ecbc:	e79a      	b.n	800ebf4 <__ieee754_rem_pio2+0x164>
 800ecbe:	bf00      	nop
 800ecc0:	54400000 	.word	0x54400000
 800ecc4:	3ff921fb 	.word	0x3ff921fb
 800ecc8:	1a626331 	.word	0x1a626331
 800eccc:	3dd0b461 	.word	0x3dd0b461
 800ecd0:	1a600000 	.word	0x1a600000
 800ecd4:	3dd0b461 	.word	0x3dd0b461
 800ecd8:	2e037073 	.word	0x2e037073
 800ecdc:	3ba3198a 	.word	0x3ba3198a
 800ece0:	6dc9c883 	.word	0x6dc9c883
 800ece4:	3fe45f30 	.word	0x3fe45f30
 800ece8:	2e000000 	.word	0x2e000000
 800ecec:	3ba3198a 	.word	0x3ba3198a
 800ecf0:	252049c1 	.word	0x252049c1
 800ecf4:	397b839a 	.word	0x397b839a
 800ecf8:	00000000 	.word	0x00000000
 800ecfc:	41700000 	.word	0x41700000
 800ed00:	3fe921fb 	.word	0x3fe921fb
 800ed04:	4002d97b 	.word	0x4002d97b
 800ed08:	413921fb 	.word	0x413921fb
 800ed0c:	0800f7d8 	.word	0x0800f7d8
 800ed10:	7fefffff 	.word	0x7fefffff
 800ed14:	0800f858 	.word	0x0800f858

0800ed18 <fabs>:
 800ed18:	ec51 0b10 	vmov	r0, r1, d0
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ed22:	ec43 2b10 	vmov	d0, r2, r3
 800ed26:	4770      	bx	lr

0800ed28 <__ieee754_atan2f>:
 800ed28:	ee10 2a90 	vmov	r2, s1
 800ed2c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ed30:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ed34:	b510      	push	{r4, lr}
 800ed36:	eef0 7a40 	vmov.f32	s15, s0
 800ed3a:	d806      	bhi.n	800ed4a <__ieee754_atan2f+0x22>
 800ed3c:	ee10 0a10 	vmov	r0, s0
 800ed40:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800ed44:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ed48:	d904      	bls.n	800ed54 <__ieee754_atan2f+0x2c>
 800ed4a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ed4e:	eeb0 0a67 	vmov.f32	s0, s15
 800ed52:	bd10      	pop	{r4, pc}
 800ed54:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800ed58:	d103      	bne.n	800ed62 <__ieee754_atan2f+0x3a>
 800ed5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed5e:	f000 b881 	b.w	800ee64 <atanf>
 800ed62:	1794      	asrs	r4, r2, #30
 800ed64:	f004 0402 	and.w	r4, r4, #2
 800ed68:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ed6c:	b93b      	cbnz	r3, 800ed7e <__ieee754_atan2f+0x56>
 800ed6e:	2c02      	cmp	r4, #2
 800ed70:	d05c      	beq.n	800ee2c <__ieee754_atan2f+0x104>
 800ed72:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800ee40 <__ieee754_atan2f+0x118>
 800ed76:	2c03      	cmp	r4, #3
 800ed78:	fe47 7a00 	vseleq.f32	s15, s14, s0
 800ed7c:	e7e7      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ed7e:	b939      	cbnz	r1, 800ed90 <__ieee754_atan2f+0x68>
 800ed80:	eddf 7a30 	vldr	s15, [pc, #192]	@ 800ee44 <__ieee754_atan2f+0x11c>
 800ed84:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800ee48 <__ieee754_atan2f+0x120>
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	fe67 7a27 	vselge.f32	s15, s14, s15
 800ed8e:	e7de      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ed90:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ed94:	d110      	bne.n	800edb8 <__ieee754_atan2f+0x90>
 800ed96:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ed9a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800ed9e:	d107      	bne.n	800edb0 <__ieee754_atan2f+0x88>
 800eda0:	2c02      	cmp	r4, #2
 800eda2:	d846      	bhi.n	800ee32 <__ieee754_atan2f+0x10a>
 800eda4:	4b29      	ldr	r3, [pc, #164]	@ (800ee4c <__ieee754_atan2f+0x124>)
 800eda6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800edaa:	edd3 7a00 	vldr	s15, [r3]
 800edae:	e7ce      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800edb0:	2c02      	cmp	r4, #2
 800edb2:	d841      	bhi.n	800ee38 <__ieee754_atan2f+0x110>
 800edb4:	4b26      	ldr	r3, [pc, #152]	@ (800ee50 <__ieee754_atan2f+0x128>)
 800edb6:	e7f6      	b.n	800eda6 <__ieee754_atan2f+0x7e>
 800edb8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800edbc:	d0e0      	beq.n	800ed80 <__ieee754_atan2f+0x58>
 800edbe:	1a5b      	subs	r3, r3, r1
 800edc0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800edc4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800edc8:	da1a      	bge.n	800ee00 <__ieee754_atan2f+0xd8>
 800edca:	2a00      	cmp	r2, #0
 800edcc:	da01      	bge.n	800edd2 <__ieee754_atan2f+0xaa>
 800edce:	313c      	adds	r1, #60	@ 0x3c
 800edd0:	db19      	blt.n	800ee06 <__ieee754_atan2f+0xde>
 800edd2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800edd6:	f000 f919 	bl	800f00c <fabsf>
 800edda:	f000 f843 	bl	800ee64 <atanf>
 800edde:	eef0 7a40 	vmov.f32	s15, s0
 800ede2:	2c01      	cmp	r4, #1
 800ede4:	d012      	beq.n	800ee0c <__ieee754_atan2f+0xe4>
 800ede6:	2c02      	cmp	r4, #2
 800ede8:	d017      	beq.n	800ee1a <__ieee754_atan2f+0xf2>
 800edea:	2c00      	cmp	r4, #0
 800edec:	d0af      	beq.n	800ed4e <__ieee754_atan2f+0x26>
 800edee:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800ee54 <__ieee754_atan2f+0x12c>
 800edf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800edf6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800ee58 <__ieee754_atan2f+0x130>
 800edfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edfe:	e7a6      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee00:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800ee48 <__ieee754_atan2f+0x120>
 800ee04:	e7ed      	b.n	800ede2 <__ieee754_atan2f+0xba>
 800ee06:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ee5c <__ieee754_atan2f+0x134>
 800ee0a:	e7ea      	b.n	800ede2 <__ieee754_atan2f+0xba>
 800ee0c:	ee17 3a90 	vmov	r3, s15
 800ee10:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800ee14:	ee07 3a90 	vmov	s15, r3
 800ee18:	e799      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee1a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800ee54 <__ieee754_atan2f+0x12c>
 800ee1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ee22:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800ee58 <__ieee754_atan2f+0x130>
 800ee26:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee2a:	e790      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee2c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800ee58 <__ieee754_atan2f+0x130>
 800ee30:	e78d      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee32:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800ee60 <__ieee754_atan2f+0x138>
 800ee36:	e78a      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee38:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ee5c <__ieee754_atan2f+0x134>
 800ee3c:	e787      	b.n	800ed4e <__ieee754_atan2f+0x26>
 800ee3e:	bf00      	nop
 800ee40:	c0490fdb 	.word	0xc0490fdb
 800ee44:	bfc90fdb 	.word	0xbfc90fdb
 800ee48:	3fc90fdb 	.word	0x3fc90fdb
 800ee4c:	0800f96c 	.word	0x0800f96c
 800ee50:	0800f960 	.word	0x0800f960
 800ee54:	33bbbd2e 	.word	0x33bbbd2e
 800ee58:	40490fdb 	.word	0x40490fdb
 800ee5c:	00000000 	.word	0x00000000
 800ee60:	3f490fdb 	.word	0x3f490fdb

0800ee64 <atanf>:
 800ee64:	b538      	push	{r3, r4, r5, lr}
 800ee66:	ee10 5a10 	vmov	r5, s0
 800ee6a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800ee6e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800ee72:	eef0 7a40 	vmov.f32	s15, s0
 800ee76:	d30f      	bcc.n	800ee98 <atanf+0x34>
 800ee78:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800ee7c:	d904      	bls.n	800ee88 <atanf+0x24>
 800ee7e:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ee82:	eeb0 0a67 	vmov.f32	s0, s15
 800ee86:	bd38      	pop	{r3, r4, r5, pc}
 800ee88:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800efc0 <atanf+0x15c>
 800ee8c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800efc4 <atanf+0x160>
 800ee90:	2d00      	cmp	r5, #0
 800ee92:	fe77 7a27 	vselgt.f32	s15, s14, s15
 800ee96:	e7f4      	b.n	800ee82 <atanf+0x1e>
 800ee98:	4b4b      	ldr	r3, [pc, #300]	@ (800efc8 <atanf+0x164>)
 800ee9a:	429c      	cmp	r4, r3
 800ee9c:	d810      	bhi.n	800eec0 <atanf+0x5c>
 800ee9e:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800eea2:	d20a      	bcs.n	800eeba <atanf+0x56>
 800eea4:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800efcc <atanf+0x168>
 800eea8:	ee30 7a07 	vadd.f32	s14, s0, s14
 800eeac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800eeb0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800eeb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eeb8:	dce3      	bgt.n	800ee82 <atanf+0x1e>
 800eeba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800eebe:	e013      	b.n	800eee8 <atanf+0x84>
 800eec0:	f000 f8a4 	bl	800f00c <fabsf>
 800eec4:	4b42      	ldr	r3, [pc, #264]	@ (800efd0 <atanf+0x16c>)
 800eec6:	429c      	cmp	r4, r3
 800eec8:	d84f      	bhi.n	800ef6a <atanf+0x106>
 800eeca:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800eece:	429c      	cmp	r4, r3
 800eed0:	d841      	bhi.n	800ef56 <atanf+0xf2>
 800eed2:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800eed6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800eeda:	eea0 7a27 	vfma.f32	s14, s0, s15
 800eede:	2300      	movs	r3, #0
 800eee0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800eee4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800eee8:	1c5a      	adds	r2, r3, #1
 800eeea:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800eeee:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 800efd4 <atanf+0x170>
 800eef2:	eddf 5a39 	vldr	s11, [pc, #228]	@ 800efd8 <atanf+0x174>
 800eef6:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 800efdc <atanf+0x178>
 800eefa:	ee66 6a06 	vmul.f32	s13, s12, s12
 800eefe:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ef02:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800efe0 <atanf+0x17c>
 800ef06:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ef0a:	eddf 5a36 	vldr	s11, [pc, #216]	@ 800efe4 <atanf+0x180>
 800ef0e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ef12:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800efe8 <atanf+0x184>
 800ef16:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ef1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800efec <atanf+0x188>
 800ef1e:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ef22:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800eff0 <atanf+0x18c>
 800ef26:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ef2a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800eff4 <atanf+0x190>
 800ef2e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ef32:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 800eff8 <atanf+0x194>
 800ef36:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ef3a:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800effc <atanf+0x198>
 800ef3e:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ef42:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ef46:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ef4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ef4e:	d121      	bne.n	800ef94 <atanf+0x130>
 800ef50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ef54:	e795      	b.n	800ee82 <atanf+0x1e>
 800ef56:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ef5a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ef5e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ef62:	2301      	movs	r3, #1
 800ef64:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ef68:	e7be      	b.n	800eee8 <atanf+0x84>
 800ef6a:	4b25      	ldr	r3, [pc, #148]	@ (800f000 <atanf+0x19c>)
 800ef6c:	429c      	cmp	r4, r3
 800ef6e:	d80b      	bhi.n	800ef88 <atanf+0x124>
 800ef70:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800ef74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ef78:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ef7c:	2302      	movs	r3, #2
 800ef7e:	ee70 6a67 	vsub.f32	s13, s0, s15
 800ef82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef86:	e7af      	b.n	800eee8 <atanf+0x84>
 800ef88:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ef8c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ef90:	2303      	movs	r3, #3
 800ef92:	e7a9      	b.n	800eee8 <atanf+0x84>
 800ef94:	4a1b      	ldr	r2, [pc, #108]	@ (800f004 <atanf+0x1a0>)
 800ef96:	491c      	ldr	r1, [pc, #112]	@ (800f008 <atanf+0x1a4>)
 800ef98:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ef9c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800efa0:	edd3 6a00 	vldr	s13, [r3]
 800efa4:	ee37 7a66 	vsub.f32	s14, s14, s13
 800efa8:	2d00      	cmp	r5, #0
 800efaa:	ee37 7a67 	vsub.f32	s14, s14, s15
 800efae:	edd2 7a00 	vldr	s15, [r2]
 800efb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800efb6:	bfb8      	it	lt
 800efb8:	eef1 7a67 	vneglt.f32	s15, s15
 800efbc:	e761      	b.n	800ee82 <atanf+0x1e>
 800efbe:	bf00      	nop
 800efc0:	bfc90fdb 	.word	0xbfc90fdb
 800efc4:	3fc90fdb 	.word	0x3fc90fdb
 800efc8:	3edfffff 	.word	0x3edfffff
 800efcc:	7149f2ca 	.word	0x7149f2ca
 800efd0:	3f97ffff 	.word	0x3f97ffff
 800efd4:	3c8569d7 	.word	0x3c8569d7
 800efd8:	3d4bda59 	.word	0x3d4bda59
 800efdc:	bd6ef16b 	.word	0xbd6ef16b
 800efe0:	3d886b35 	.word	0x3d886b35
 800efe4:	3dba2e6e 	.word	0x3dba2e6e
 800efe8:	3e124925 	.word	0x3e124925
 800efec:	3eaaaaab 	.word	0x3eaaaaab
 800eff0:	bd15a221 	.word	0xbd15a221
 800eff4:	bd9d8795 	.word	0xbd9d8795
 800eff8:	bde38e38 	.word	0xbde38e38
 800effc:	be4ccccd 	.word	0xbe4ccccd
 800f000:	401bffff 	.word	0x401bffff
 800f004:	0800f988 	.word	0x0800f988
 800f008:	0800f978 	.word	0x0800f978

0800f00c <fabsf>:
 800f00c:	ee10 3a10 	vmov	r3, s0
 800f010:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f014:	ee00 3a10 	vmov	s0, r3
 800f018:	4770      	bx	lr
 800f01a:	0000      	movs	r0, r0
 800f01c:	0000      	movs	r0, r0
	...

0800f020 <__kernel_rem_pio2>:
 800f020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f024:	ed2d 8b06 	vpush	{d8-d10}
 800f028:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 800f02c:	469b      	mov	fp, r3
 800f02e:	460f      	mov	r7, r1
 800f030:	4bb9      	ldr	r3, [pc, #740]	@ (800f318 <__kernel_rem_pio2+0x2f8>)
 800f032:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 800f034:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 800f036:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800f03a:	9001      	str	r0, [sp, #4]
 800f03c:	f112 0f14 	cmn.w	r2, #20
 800f040:	bfa8      	it	ge
 800f042:	1ed3      	subge	r3, r2, #3
 800f044:	f10b 3aff 	add.w	sl, fp, #4294967295	@ 0xffffffff
 800f048:	bfb8      	it	lt
 800f04a:	2300      	movlt	r3, #0
 800f04c:	f06f 0517 	mvn.w	r5, #23
 800f050:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 800f300 <__kernel_rem_pio2+0x2e0>
 800f054:	bfa4      	itt	ge
 800f056:	2018      	movge	r0, #24
 800f058:	fb93 f3f0 	sdivge	r3, r3, r0
 800f05c:	fb03 5505 	mla	r5, r3, r5, r5
 800f060:	eba3 040a 	sub.w	r4, r3, sl
 800f064:	4415      	add	r5, r2
 800f066:	eb09 0c0a 	add.w	ip, r9, sl
 800f06a:	a81a      	add	r0, sp, #104	@ 0x68
 800f06c:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 800f070:	2200      	movs	r2, #0
 800f072:	4562      	cmp	r2, ip
 800f074:	dd0e      	ble.n	800f094 <__kernel_rem_pio2+0x74>
 800f076:	aa1a      	add	r2, sp, #104	@ 0x68
 800f078:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800f07c:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 800f080:	2400      	movs	r4, #0
 800f082:	454c      	cmp	r4, r9
 800f084:	dc23      	bgt.n	800f0ce <__kernel_rem_pio2+0xae>
 800f086:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 800f300 <__kernel_rem_pio2+0x2e0>
 800f08a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f08e:	4694      	mov	ip, r2
 800f090:	2000      	movs	r0, #0
 800f092:	e015      	b.n	800f0c0 <__kernel_rem_pio2+0xa0>
 800f094:	42d4      	cmn	r4, r2
 800f096:	d409      	bmi.n	800f0ac <__kernel_rem_pio2+0x8c>
 800f098:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 800f09c:	ee07 1a90 	vmov	s15, r1
 800f0a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f0a4:	eca0 7b02 	vstmia	r0!, {d7}
 800f0a8:	3201      	adds	r2, #1
 800f0aa:	e7e2      	b.n	800f072 <__kernel_rem_pio2+0x52>
 800f0ac:	eeb0 7b46 	vmov.f64	d7, d6
 800f0b0:	e7f8      	b.n	800f0a4 <__kernel_rem_pio2+0x84>
 800f0b2:	ecbe 5b02 	vldmia	lr!, {d5}
 800f0b6:	ed3c 6b02 	vldmdb	ip!, {d6}
 800f0ba:	3001      	adds	r0, #1
 800f0bc:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f0c0:	4550      	cmp	r0, sl
 800f0c2:	ddf6      	ble.n	800f0b2 <__kernel_rem_pio2+0x92>
 800f0c4:	eca8 7b02 	vstmia	r8!, {d7}
 800f0c8:	3401      	adds	r4, #1
 800f0ca:	3208      	adds	r2, #8
 800f0cc:	e7d9      	b.n	800f082 <__kernel_rem_pio2+0x62>
 800f0ce:	aa06      	add	r2, sp, #24
 800f0d0:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 800f308 <__kernel_rem_pio2+0x2e8>
 800f0d4:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 800f310 <__kernel_rem_pio2+0x2f0>
 800f0d8:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800f0dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f0e0:	9203      	str	r2, [sp, #12]
 800f0e2:	9302      	str	r3, [sp, #8]
 800f0e4:	464c      	mov	r4, r9
 800f0e6:	00e3      	lsls	r3, r4, #3
 800f0e8:	9304      	str	r3, [sp, #16]
 800f0ea:	ab92      	add	r3, sp, #584	@ 0x248
 800f0ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f0f0:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 800f0f4:	aa6a      	add	r2, sp, #424	@ 0x1a8
 800f0f6:	ab06      	add	r3, sp, #24
 800f0f8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f0fc:	461e      	mov	r6, r3
 800f0fe:	4620      	mov	r0, r4
 800f100:	2800      	cmp	r0, #0
 800f102:	dc4a      	bgt.n	800f19a <__kernel_rem_pio2+0x17a>
 800f104:	4628      	mov	r0, r5
 800f106:	9305      	str	r3, [sp, #20]
 800f108:	f000 f9fe 	bl	800f508 <scalbn>
 800f10c:	eeb0 8b40 	vmov.f64	d8, d0
 800f110:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 800f114:	ee28 0b00 	vmul.f64	d0, d8, d0
 800f118:	f000 fa72 	bl	800f600 <floor>
 800f11c:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800f120:	eea0 8b47 	vfms.f64	d8, d0, d7
 800f124:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800f128:	2d00      	cmp	r5, #0
 800f12a:	ee17 8a90 	vmov	r8, s15
 800f12e:	9b05      	ldr	r3, [sp, #20]
 800f130:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f134:	ee38 8b47 	vsub.f64	d8, d8, d7
 800f138:	dd41      	ble.n	800f1be <__kernel_rem_pio2+0x19e>
 800f13a:	1e60      	subs	r0, r4, #1
 800f13c:	aa06      	add	r2, sp, #24
 800f13e:	f1c5 0c18 	rsb	ip, r5, #24
 800f142:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800f146:	fa46 f20c 	asr.w	r2, r6, ip
 800f14a:	4490      	add	r8, r2
 800f14c:	fa02 f20c 	lsl.w	r2, r2, ip
 800f150:	1ab6      	subs	r6, r6, r2
 800f152:	aa06      	add	r2, sp, #24
 800f154:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800f158:	f1c5 0217 	rsb	r2, r5, #23
 800f15c:	4116      	asrs	r6, r2
 800f15e:	2e00      	cmp	r6, #0
 800f160:	dd3c      	ble.n	800f1dc <__kernel_rem_pio2+0x1bc>
 800f162:	f04f 0c00 	mov.w	ip, #0
 800f166:	f108 0801 	add.w	r8, r8, #1
 800f16a:	4660      	mov	r0, ip
 800f16c:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 800f170:	4564      	cmp	r4, ip
 800f172:	dc66      	bgt.n	800f242 <__kernel_rem_pio2+0x222>
 800f174:	2d00      	cmp	r5, #0
 800f176:	dd03      	ble.n	800f180 <__kernel_rem_pio2+0x160>
 800f178:	2d01      	cmp	r5, #1
 800f17a:	d072      	beq.n	800f262 <__kernel_rem_pio2+0x242>
 800f17c:	2d02      	cmp	r5, #2
 800f17e:	d07a      	beq.n	800f276 <__kernel_rem_pio2+0x256>
 800f180:	2e02      	cmp	r6, #2
 800f182:	d12b      	bne.n	800f1dc <__kernel_rem_pio2+0x1bc>
 800f184:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800f188:	ee30 8b48 	vsub.f64	d8, d0, d8
 800f18c:	b330      	cbz	r0, 800f1dc <__kernel_rem_pio2+0x1bc>
 800f18e:	4628      	mov	r0, r5
 800f190:	f000 f9ba 	bl	800f508 <scalbn>
 800f194:	ee38 8b40 	vsub.f64	d8, d8, d0
 800f198:	e020      	b.n	800f1dc <__kernel_rem_pio2+0x1bc>
 800f19a:	ee20 7b09 	vmul.f64	d7, d0, d9
 800f19e:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f1a2:	3801      	subs	r0, #1
 800f1a4:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800f1a8:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800f1ac:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f1b0:	eca6 0a01 	vstmia	r6!, {s0}
 800f1b4:	ed32 0b02 	vldmdb	r2!, {d0}
 800f1b8:	ee37 0b00 	vadd.f64	d0, d7, d0
 800f1bc:	e7a0      	b.n	800f100 <__kernel_rem_pio2+0xe0>
 800f1be:	d105      	bne.n	800f1cc <__kernel_rem_pio2+0x1ac>
 800f1c0:	1e62      	subs	r2, r4, #1
 800f1c2:	a906      	add	r1, sp, #24
 800f1c4:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800f1c8:	15f6      	asrs	r6, r6, #23
 800f1ca:	e7c8      	b.n	800f15e <__kernel_rem_pio2+0x13e>
 800f1cc:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800f1d0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800f1d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1d8:	da31      	bge.n	800f23e <__kernel_rem_pio2+0x21e>
 800f1da:	2600      	movs	r6, #0
 800f1dc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800f1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1e4:	f040 809c 	bne.w	800f320 <__kernel_rem_pio2+0x300>
 800f1e8:	1e62      	subs	r2, r4, #1
 800f1ea:	2000      	movs	r0, #0
 800f1ec:	454a      	cmp	r2, r9
 800f1ee:	da49      	bge.n	800f284 <__kernel_rem_pio2+0x264>
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	d062      	beq.n	800f2ba <__kernel_rem_pio2+0x29a>
 800f1f4:	3c01      	subs	r4, #1
 800f1f6:	ab06      	add	r3, sp, #24
 800f1f8:	3d18      	subs	r5, #24
 800f1fa:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d0f8      	beq.n	800f1f4 <__kernel_rem_pio2+0x1d4>
 800f202:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800f206:	4628      	mov	r0, r5
 800f208:	f000 f97e 	bl	800f508 <scalbn>
 800f20c:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 800f308 <__kernel_rem_pio2+0x2e8>
 800f210:	1c62      	adds	r2, r4, #1
 800f212:	a96a      	add	r1, sp, #424	@ 0x1a8
 800f214:	00d3      	lsls	r3, r2, #3
 800f216:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800f21a:	4622      	mov	r2, r4
 800f21c:	2a00      	cmp	r2, #0
 800f21e:	f280 80a9 	bge.w	800f374 <__kernel_rem_pio2+0x354>
 800f222:	4622      	mov	r2, r4
 800f224:	2a00      	cmp	r2, #0
 800f226:	f2c0 80c7 	blt.w	800f3b8 <__kernel_rem_pio2+0x398>
 800f22a:	a96a      	add	r1, sp, #424	@ 0x1a8
 800f22c:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800f230:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 800f300 <__kernel_rem_pio2+0x2e0>
 800f234:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800f31c <__kernel_rem_pio2+0x2fc>
 800f238:	2000      	movs	r0, #0
 800f23a:	1aa1      	subs	r1, r4, r2
 800f23c:	e0b1      	b.n	800f3a2 <__kernel_rem_pio2+0x382>
 800f23e:	2602      	movs	r6, #2
 800f240:	e78f      	b.n	800f162 <__kernel_rem_pio2+0x142>
 800f242:	f853 2b04 	ldr.w	r2, [r3], #4
 800f246:	b948      	cbnz	r0, 800f25c <__kernel_rem_pio2+0x23c>
 800f248:	b122      	cbz	r2, 800f254 <__kernel_rem_pio2+0x234>
 800f24a:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 800f24e:	f843 2c04 	str.w	r2, [r3, #-4]
 800f252:	2201      	movs	r2, #1
 800f254:	f10c 0c01 	add.w	ip, ip, #1
 800f258:	4610      	mov	r0, r2
 800f25a:	e789      	b.n	800f170 <__kernel_rem_pio2+0x150>
 800f25c:	ebae 0202 	sub.w	r2, lr, r2
 800f260:	e7f5      	b.n	800f24e <__kernel_rem_pio2+0x22e>
 800f262:	1e62      	subs	r2, r4, #1
 800f264:	ab06      	add	r3, sp, #24
 800f266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f26a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f26e:	a906      	add	r1, sp, #24
 800f270:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f274:	e784      	b.n	800f180 <__kernel_rem_pio2+0x160>
 800f276:	1e62      	subs	r2, r4, #1
 800f278:	ab06      	add	r3, sp, #24
 800f27a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f27e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f282:	e7f4      	b.n	800f26e <__kernel_rem_pio2+0x24e>
 800f284:	ab06      	add	r3, sp, #24
 800f286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f28a:	3a01      	subs	r2, #1
 800f28c:	4318      	orrs	r0, r3
 800f28e:	e7ad      	b.n	800f1ec <__kernel_rem_pio2+0x1cc>
 800f290:	3301      	adds	r3, #1
 800f292:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800f296:	2800      	cmp	r0, #0
 800f298:	d0fa      	beq.n	800f290 <__kernel_rem_pio2+0x270>
 800f29a:	9a04      	ldr	r2, [sp, #16]
 800f29c:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 800f2a0:	446a      	add	r2, sp
 800f2a2:	eb04 000b 	add.w	r0, r4, fp
 800f2a6:	a91a      	add	r1, sp, #104	@ 0x68
 800f2a8:	1c66      	adds	r6, r4, #1
 800f2aa:	3a98      	subs	r2, #152	@ 0x98
 800f2ac:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800f2b0:	4423      	add	r3, r4
 800f2b2:	42b3      	cmp	r3, r6
 800f2b4:	da04      	bge.n	800f2c0 <__kernel_rem_pio2+0x2a0>
 800f2b6:	461c      	mov	r4, r3
 800f2b8:	e715      	b.n	800f0e6 <__kernel_rem_pio2+0xc6>
 800f2ba:	9a03      	ldr	r2, [sp, #12]
 800f2bc:	2301      	movs	r3, #1
 800f2be:	e7e8      	b.n	800f292 <__kernel_rem_pio2+0x272>
 800f2c0:	9902      	ldr	r1, [sp, #8]
 800f2c2:	f8dd c004 	ldr.w	ip, [sp, #4]
 800f2c6:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 800f2ca:	9104      	str	r1, [sp, #16]
 800f2cc:	ee07 1a90 	vmov	s15, r1
 800f2d0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f2d4:	2400      	movs	r4, #0
 800f2d6:	eca0 7b02 	vstmia	r0!, {d7}
 800f2da:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800f300 <__kernel_rem_pio2+0x2e0>
 800f2de:	4686      	mov	lr, r0
 800f2e0:	4554      	cmp	r4, sl
 800f2e2:	dd03      	ble.n	800f2ec <__kernel_rem_pio2+0x2cc>
 800f2e4:	eca2 7b02 	vstmia	r2!, {d7}
 800f2e8:	3601      	adds	r6, #1
 800f2ea:	e7e2      	b.n	800f2b2 <__kernel_rem_pio2+0x292>
 800f2ec:	ecbc 5b02 	vldmia	ip!, {d5}
 800f2f0:	ed3e 6b02 	vldmdb	lr!, {d6}
 800f2f4:	3401      	adds	r4, #1
 800f2f6:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f2fa:	e7f1      	b.n	800f2e0 <__kernel_rem_pio2+0x2c0>
 800f2fc:	f3af 8000 	nop.w
	...
 800f30c:	3e700000 	.word	0x3e700000
 800f310:	00000000 	.word	0x00000000
 800f314:	41700000 	.word	0x41700000
 800f318:	0800f9d8 	.word	0x0800f9d8
 800f31c:	0800f998 	.word	0x0800f998
 800f320:	4268      	negs	r0, r5
 800f322:	eeb0 0b48 	vmov.f64	d0, d8
 800f326:	f000 f8ef 	bl	800f508 <scalbn>
 800f32a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 800f4f0 <__kernel_rem_pio2+0x4d0>
 800f32e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800f332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f336:	db17      	blt.n	800f368 <__kernel_rem_pio2+0x348>
 800f338:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 800f4f8 <__kernel_rem_pio2+0x4d8>
 800f33c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800f340:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800f344:	aa06      	add	r2, sp, #24
 800f346:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800f34a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800f34e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f352:	3518      	adds	r5, #24
 800f354:	ee10 3a10 	vmov	r3, s0
 800f358:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f35c:	ee17 3a10 	vmov	r3, s14
 800f360:	3401      	adds	r4, #1
 800f362:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f366:	e74c      	b.n	800f202 <__kernel_rem_pio2+0x1e2>
 800f368:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800f36c:	aa06      	add	r2, sp, #24
 800f36e:	ee10 3a10 	vmov	r3, s0
 800f372:	e7f6      	b.n	800f362 <__kernel_rem_pio2+0x342>
 800f374:	a806      	add	r0, sp, #24
 800f376:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800f37a:	9001      	str	r0, [sp, #4]
 800f37c:	ee07 0a90 	vmov	s15, r0
 800f380:	3a01      	subs	r2, #1
 800f382:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f386:	ee27 7b00 	vmul.f64	d7, d7, d0
 800f38a:	ee20 0b06 	vmul.f64	d0, d0, d6
 800f38e:	ed21 7b02 	vstmdb	r1!, {d7}
 800f392:	e743      	b.n	800f21c <__kernel_rem_pio2+0x1fc>
 800f394:	ecbc 5b02 	vldmia	ip!, {d5}
 800f398:	ecb5 6b02 	vldmia	r5!, {d6}
 800f39c:	3001      	adds	r0, #1
 800f39e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f3a2:	4548      	cmp	r0, r9
 800f3a4:	dc01      	bgt.n	800f3aa <__kernel_rem_pio2+0x38a>
 800f3a6:	4288      	cmp	r0, r1
 800f3a8:	ddf4      	ble.n	800f394 <__kernel_rem_pio2+0x374>
 800f3aa:	a842      	add	r0, sp, #264	@ 0x108
 800f3ac:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800f3b0:	ed81 7b00 	vstr	d7, [r1]
 800f3b4:	3a01      	subs	r2, #1
 800f3b6:	e735      	b.n	800f224 <__kernel_rem_pio2+0x204>
 800f3b8:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800f3ba:	2a02      	cmp	r2, #2
 800f3bc:	dc0a      	bgt.n	800f3d4 <__kernel_rem_pio2+0x3b4>
 800f3be:	2a00      	cmp	r2, #0
 800f3c0:	dc29      	bgt.n	800f416 <__kernel_rem_pio2+0x3f6>
 800f3c2:	d042      	beq.n	800f44a <__kernel_rem_pio2+0x42a>
 800f3c4:	f008 0007 	and.w	r0, r8, #7
 800f3c8:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 800f3cc:	ecbd 8b06 	vpop	{d8-d10}
 800f3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3d4:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800f3d6:	2a03      	cmp	r2, #3
 800f3d8:	d1f4      	bne.n	800f3c4 <__kernel_rem_pio2+0x3a4>
 800f3da:	a942      	add	r1, sp, #264	@ 0x108
 800f3dc:	f1a3 0208 	sub.w	r2, r3, #8
 800f3e0:	440a      	add	r2, r1
 800f3e2:	4611      	mov	r1, r2
 800f3e4:	4620      	mov	r0, r4
 800f3e6:	2800      	cmp	r0, #0
 800f3e8:	dc50      	bgt.n	800f48c <__kernel_rem_pio2+0x46c>
 800f3ea:	4621      	mov	r1, r4
 800f3ec:	2901      	cmp	r1, #1
 800f3ee:	dc5d      	bgt.n	800f4ac <__kernel_rem_pio2+0x48c>
 800f3f0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 800f500 <__kernel_rem_pio2+0x4e0>
 800f3f4:	aa42      	add	r2, sp, #264	@ 0x108
 800f3f6:	4413      	add	r3, r2
 800f3f8:	2c01      	cmp	r4, #1
 800f3fa:	dc67      	bgt.n	800f4cc <__kernel_rem_pio2+0x4ac>
 800f3fc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 800f400:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800f404:	2e00      	cmp	r6, #0
 800f406:	d167      	bne.n	800f4d8 <__kernel_rem_pio2+0x4b8>
 800f408:	ed87 5b00 	vstr	d5, [r7]
 800f40c:	ed87 6b02 	vstr	d6, [r7, #8]
 800f410:	ed87 7b04 	vstr	d7, [r7, #16]
 800f414:	e7d6      	b.n	800f3c4 <__kernel_rem_pio2+0x3a4>
 800f416:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 800f500 <__kernel_rem_pio2+0x4e0>
 800f41a:	aa42      	add	r2, sp, #264	@ 0x108
 800f41c:	4413      	add	r3, r2
 800f41e:	4622      	mov	r2, r4
 800f420:	2a00      	cmp	r2, #0
 800f422:	da24      	bge.n	800f46e <__kernel_rem_pio2+0x44e>
 800f424:	b34e      	cbz	r6, 800f47a <__kernel_rem_pio2+0x45a>
 800f426:	eeb1 7b46 	vneg.f64	d7, d6
 800f42a:	ed87 7b00 	vstr	d7, [r7]
 800f42e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800f432:	aa44      	add	r2, sp, #272	@ 0x110
 800f434:	2301      	movs	r3, #1
 800f436:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f43a:	429c      	cmp	r4, r3
 800f43c:	da20      	bge.n	800f480 <__kernel_rem_pio2+0x460>
 800f43e:	b10e      	cbz	r6, 800f444 <__kernel_rem_pio2+0x424>
 800f440:	eeb1 7b47 	vneg.f64	d7, d7
 800f444:	ed87 7b02 	vstr	d7, [r7, #8]
 800f448:	e7bc      	b.n	800f3c4 <__kernel_rem_pio2+0x3a4>
 800f44a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800f500 <__kernel_rem_pio2+0x4e0>
 800f44e:	aa42      	add	r2, sp, #264	@ 0x108
 800f450:	4413      	add	r3, r2
 800f452:	2c00      	cmp	r4, #0
 800f454:	da05      	bge.n	800f462 <__kernel_rem_pio2+0x442>
 800f456:	b10e      	cbz	r6, 800f45c <__kernel_rem_pio2+0x43c>
 800f458:	eeb1 7b47 	vneg.f64	d7, d7
 800f45c:	ed87 7b00 	vstr	d7, [r7]
 800f460:	e7b0      	b.n	800f3c4 <__kernel_rem_pio2+0x3a4>
 800f462:	ed33 6b02 	vldmdb	r3!, {d6}
 800f466:	3c01      	subs	r4, #1
 800f468:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f46c:	e7f1      	b.n	800f452 <__kernel_rem_pio2+0x432>
 800f46e:	ed33 7b02 	vldmdb	r3!, {d7}
 800f472:	3a01      	subs	r2, #1
 800f474:	ee36 6b07 	vadd.f64	d6, d6, d7
 800f478:	e7d2      	b.n	800f420 <__kernel_rem_pio2+0x400>
 800f47a:	eeb0 7b46 	vmov.f64	d7, d6
 800f47e:	e7d4      	b.n	800f42a <__kernel_rem_pio2+0x40a>
 800f480:	ecb2 6b02 	vldmia	r2!, {d6}
 800f484:	3301      	adds	r3, #1
 800f486:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f48a:	e7d6      	b.n	800f43a <__kernel_rem_pio2+0x41a>
 800f48c:	ed31 7b02 	vldmdb	r1!, {d7}
 800f490:	ed91 5b02 	vldr	d5, [r1, #8]
 800f494:	3801      	subs	r0, #1
 800f496:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f49a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f49e:	ed81 6b00 	vstr	d6, [r1]
 800f4a2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f4a6:	ed81 7b02 	vstr	d7, [r1, #8]
 800f4aa:	e79c      	b.n	800f3e6 <__kernel_rem_pio2+0x3c6>
 800f4ac:	ed32 7b02 	vldmdb	r2!, {d7}
 800f4b0:	ed92 5b02 	vldr	d5, [r2, #8]
 800f4b4:	3901      	subs	r1, #1
 800f4b6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800f4ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 800f4be:	ed82 6b00 	vstr	d6, [r2]
 800f4c2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800f4c6:	ed82 7b02 	vstr	d7, [r2, #8]
 800f4ca:	e78f      	b.n	800f3ec <__kernel_rem_pio2+0x3cc>
 800f4cc:	ed33 6b02 	vldmdb	r3!, {d6}
 800f4d0:	3c01      	subs	r4, #1
 800f4d2:	ee37 7b06 	vadd.f64	d7, d7, d6
 800f4d6:	e78f      	b.n	800f3f8 <__kernel_rem_pio2+0x3d8>
 800f4d8:	eeb1 5b45 	vneg.f64	d5, d5
 800f4dc:	eeb1 6b46 	vneg.f64	d6, d6
 800f4e0:	ed87 5b00 	vstr	d5, [r7]
 800f4e4:	eeb1 7b47 	vneg.f64	d7, d7
 800f4e8:	ed87 6b02 	vstr	d6, [r7, #8]
 800f4ec:	e790      	b.n	800f410 <__kernel_rem_pio2+0x3f0>
 800f4ee:	bf00      	nop
 800f4f0:	00000000 	.word	0x00000000
 800f4f4:	41700000 	.word	0x41700000
 800f4f8:	00000000 	.word	0x00000000
 800f4fc:	3e700000 	.word	0x3e700000
	...

0800f508 <scalbn>:
 800f508:	ee10 1a90 	vmov	r1, s1
 800f50c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f510:	b98b      	cbnz	r3, 800f536 <scalbn+0x2e>
 800f512:	ee10 3a10 	vmov	r3, s0
 800f516:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800f51a:	4319      	orrs	r1, r3
 800f51c:	d00a      	beq.n	800f534 <scalbn+0x2c>
 800f51e:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800f5c8 <scalbn+0xc0>
 800f522:	4b35      	ldr	r3, [pc, #212]	@ (800f5f8 <scalbn+0xf0>)
 800f524:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f528:	4298      	cmp	r0, r3
 800f52a:	da0b      	bge.n	800f544 <scalbn+0x3c>
 800f52c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800f5d0 <scalbn+0xc8>
 800f530:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f534:	4770      	bx	lr
 800f536:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f53a:	4293      	cmp	r3, r2
 800f53c:	d107      	bne.n	800f54e <scalbn+0x46>
 800f53e:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f542:	4770      	bx	lr
 800f544:	ee10 1a90 	vmov	r1, s1
 800f548:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f54c:	3b36      	subs	r3, #54	@ 0x36
 800f54e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f552:	4290      	cmp	r0, r2
 800f554:	dd0d      	ble.n	800f572 <scalbn+0x6a>
 800f556:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 800f5d8 <scalbn+0xd0>
 800f55a:	ee10 3a90 	vmov	r3, s1
 800f55e:	eeb0 6b47 	vmov.f64	d6, d7
 800f562:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 800f5e0 <scalbn+0xd8>
 800f566:	2b00      	cmp	r3, #0
 800f568:	fe27 7b05 	vselge.f64	d7, d7, d5
 800f56c:	ee27 0b06 	vmul.f64	d0, d7, d6
 800f570:	4770      	bx	lr
 800f572:	4418      	add	r0, r3
 800f574:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 800f578:	4298      	cmp	r0, r3
 800f57a:	dcec      	bgt.n	800f556 <scalbn+0x4e>
 800f57c:	2800      	cmp	r0, #0
 800f57e:	dd08      	ble.n	800f592 <scalbn+0x8a>
 800f580:	ec53 2b10 	vmov	r2, r3, d0
 800f584:	f36f 511e 	bfc	r1, #20, #11
 800f588:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800f58c:	ec43 2b10 	vmov	d0, r2, r3
 800f590:	4770      	bx	lr
 800f592:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800f596:	da09      	bge.n	800f5ac <scalbn+0xa4>
 800f598:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800f5d0 <scalbn+0xc8>
 800f59c:	ee10 3a90 	vmov	r3, s1
 800f5a0:	eeb0 6b47 	vmov.f64	d6, d7
 800f5a4:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 800f5e8 <scalbn+0xe0>
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	e7dd      	b.n	800f568 <scalbn+0x60>
 800f5ac:	ec53 2b10 	vmov	r2, r3, d0
 800f5b0:	3036      	adds	r0, #54	@ 0x36
 800f5b2:	f36f 511e 	bfc	r1, #20, #11
 800f5b6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800f5ba:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800f5f0 <scalbn+0xe8>
 800f5be:	ec43 2b10 	vmov	d0, r2, r3
 800f5c2:	e7b5      	b.n	800f530 <scalbn+0x28>
 800f5c4:	f3af 8000 	nop.w
 800f5c8:	00000000 	.word	0x00000000
 800f5cc:	43500000 	.word	0x43500000
 800f5d0:	c2f8f359 	.word	0xc2f8f359
 800f5d4:	01a56e1f 	.word	0x01a56e1f
 800f5d8:	8800759c 	.word	0x8800759c
 800f5dc:	7e37e43c 	.word	0x7e37e43c
 800f5e0:	8800759c 	.word	0x8800759c
 800f5e4:	fe37e43c 	.word	0xfe37e43c
 800f5e8:	c2f8f359 	.word	0xc2f8f359
 800f5ec:	81a56e1f 	.word	0x81a56e1f
 800f5f0:	00000000 	.word	0x00000000
 800f5f4:	3c900000 	.word	0x3c900000
 800f5f8:	ffff3cb0 	.word	0xffff3cb0
 800f5fc:	00000000 	.word	0x00000000

0800f600 <floor>:
 800f600:	ee10 3a90 	vmov	r3, s1
 800f604:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800f608:	ee10 2a10 	vmov	r2, s0
 800f60c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800f610:	2913      	cmp	r1, #19
 800f612:	b530      	push	{r4, r5, lr}
 800f614:	4615      	mov	r5, r2
 800f616:	dc33      	bgt.n	800f680 <floor+0x80>
 800f618:	2900      	cmp	r1, #0
 800f61a:	da18      	bge.n	800f64e <floor+0x4e>
 800f61c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800f6e0 <floor+0xe0>
 800f620:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f624:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f62c:	dd0a      	ble.n	800f644 <floor+0x44>
 800f62e:	2b00      	cmp	r3, #0
 800f630:	da50      	bge.n	800f6d4 <floor+0xd4>
 800f632:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f636:	4313      	orrs	r3, r2
 800f638:	2200      	movs	r2, #0
 800f63a:	4293      	cmp	r3, r2
 800f63c:	4b2a      	ldr	r3, [pc, #168]	@ (800f6e8 <floor+0xe8>)
 800f63e:	bf08      	it	eq
 800f640:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f644:	4619      	mov	r1, r3
 800f646:	4610      	mov	r0, r2
 800f648:	ec41 0b10 	vmov	d0, r0, r1
 800f64c:	e01f      	b.n	800f68e <floor+0x8e>
 800f64e:	4827      	ldr	r0, [pc, #156]	@ (800f6ec <floor+0xec>)
 800f650:	4108      	asrs	r0, r1
 800f652:	ea03 0400 	and.w	r4, r3, r0
 800f656:	4314      	orrs	r4, r2
 800f658:	d019      	beq.n	800f68e <floor+0x8e>
 800f65a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f6e0 <floor+0xe0>
 800f65e:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f662:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f66a:	ddeb      	ble.n	800f644 <floor+0x44>
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	bfbe      	ittt	lt
 800f670:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800f674:	410a      	asrlt	r2, r1
 800f676:	189b      	addlt	r3, r3, r2
 800f678:	ea23 0300 	bic.w	r3, r3, r0
 800f67c:	2200      	movs	r2, #0
 800f67e:	e7e1      	b.n	800f644 <floor+0x44>
 800f680:	2933      	cmp	r1, #51	@ 0x33
 800f682:	dd05      	ble.n	800f690 <floor+0x90>
 800f684:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f688:	d101      	bne.n	800f68e <floor+0x8e>
 800f68a:	ee30 0b00 	vadd.f64	d0, d0, d0
 800f68e:	bd30      	pop	{r4, r5, pc}
 800f690:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800f694:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f698:	40e0      	lsrs	r0, r4
 800f69a:	4210      	tst	r0, r2
 800f69c:	d0f7      	beq.n	800f68e <floor+0x8e>
 800f69e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800f6e0 <floor+0xe0>
 800f6a2:	ee30 0b07 	vadd.f64	d0, d0, d7
 800f6a6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800f6aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f6ae:	ddc9      	ble.n	800f644 <floor+0x44>
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	da02      	bge.n	800f6ba <floor+0xba>
 800f6b4:	2914      	cmp	r1, #20
 800f6b6:	d103      	bne.n	800f6c0 <floor+0xc0>
 800f6b8:	3301      	adds	r3, #1
 800f6ba:	ea22 0200 	bic.w	r2, r2, r0
 800f6be:	e7c1      	b.n	800f644 <floor+0x44>
 800f6c0:	2401      	movs	r4, #1
 800f6c2:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 800f6c6:	fa04 f101 	lsl.w	r1, r4, r1
 800f6ca:	440a      	add	r2, r1
 800f6cc:	42aa      	cmp	r2, r5
 800f6ce:	bf38      	it	cc
 800f6d0:	191b      	addcc	r3, r3, r4
 800f6d2:	e7f2      	b.n	800f6ba <floor+0xba>
 800f6d4:	2200      	movs	r2, #0
 800f6d6:	4613      	mov	r3, r2
 800f6d8:	e7b4      	b.n	800f644 <floor+0x44>
 800f6da:	bf00      	nop
 800f6dc:	f3af 8000 	nop.w
 800f6e0:	8800759c 	.word	0x8800759c
 800f6e4:	7e37e43c 	.word	0x7e37e43c
 800f6e8:	bff00000 	.word	0xbff00000
 800f6ec:	000fffff 	.word	0x000fffff

0800f6f0 <_init>:
 800f6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6f2:	bf00      	nop
 800f6f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6f6:	bc08      	pop	{r3}
 800f6f8:	469e      	mov	lr, r3
 800f6fa:	4770      	bx	lr

0800f6fc <_fini>:
 800f6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6fe:	bf00      	nop
 800f700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f702:	bc08      	pop	{r3}
 800f704:	469e      	mov	lr, r3
 800f706:	4770      	bx	lr
