--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.000 ns
From           : DRAM_DQ[7]
To             : Sdram_Control_4Port:u6|mDATAOUT[7]
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.889 ns
From           : VGA_Ctrl:u9|V_Cont[6]
To             : VGA_BLANK
From Clock     : CLOCK_27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.812 ns
From           : SW[14]
To             : HEX3[0]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.405 ns
From           : I2C_SDAT
To             : I2C_AV_Config:u1|I2C_Controller:u0|ACK3
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 3.364 ns
Required Time  : 99.00 MHz ( period = 10.101 ns )
Actual Time    : 148.43 MHz ( period = 6.737 ns )
From           : Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_uir1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]
To             : Sdram_Control_4Port:u6|mADDR[20]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_27'
Slack          : 7.067 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : 43.66 MHz ( period = 22.904 ns )
From           : VGA_Ctrl:u9|V_Cont[6]
To             : YUV422_to_444:u7|mCb[6]
From Clock     : CLOCK_27
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 51.882 ns
Required Time  : 18.56 MHz ( period = 53.872 ns )
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : AUDIO_DAC:u12|LRCK_1X_DIV[0]
To             : AUDIO_DAC:u12|LRCK_1X_DIV[8]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 173.22 MHz ( period = 5.773 ns )
From           : I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]
To             : I2C_AV_Config:u1|I2C_Controller:u0|SDO
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'TD_HS'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 450.05 MHz ( period = 2.222 ns )
From           : TD_Detect:u2|Stable_Cont[3]
To             : TD_Detect:u2|NTSC
From Clock     : TD_HS
To Clock       : TD_HS
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_27'
Slack          : -0.165 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : VGA_Ctrl:u9|H_Cont[6]
To             : VGA_Ctrl:u9|oVGA_HS
From Clock     : CLOCK_27
To Clock       : CLOCK_27
Failed Paths   : 1

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 99.00 MHz ( period = 10.101 ns )
Actual Time    : N/A
From           : Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_uir1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
To             : Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_uir1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2'
Slack          : 0.391 ns
Required Time  : 18.56 MHz ( period = 53.872 ns )
Actual Time    : N/A
From           : AUDIO_DAC:u12|BCK_DIV[0]
To             : AUDIO_DAC:u12|BCK_DIV[0]
From Clock     : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
To Clock       : Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 1

--------------------------------------------------------------------------------------

