C:/Users/asus/Desktop/dld-lab/ex2/v2/sequence-detector.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/sequence-detector.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module seq_detector

Top level modules:
	seq_detector

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/testbench.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MainTB

Top level modules:
	MainTB

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/seq-with-cnt.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/seq-with-cnt.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module seq_with_cnt

Top level modules:
	seq_with_cnt

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/hex-display.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/hex-display.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module hex_display

Top level modules:
	hex_display

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/counter.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter

Top level modules:
	counter

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/main.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/main.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main

Top level modules:
	main

} {} {}} C:/Users/asus/Desktop/dld-lab/ex2/v2/one-pulser.v {1 {vlog -work work -stats=none C:/Users/asus/Desktop/dld-lab/ex2/v2/one-pulser.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module one_pulser

Top level modules:
	one_pulser

} {} {}}
