****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:17:10 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:           0.62664
Critical Path Slack:            4.30899
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:           0.21473
Critical Path Slack:            4.57114
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     82
Critical Path Length:           5.02327
Critical Path Slack:           -0.00100
Critical Path Clk Period:       5.00000
Total Negative Slack:          -0.00100
No. of Violating Paths:               1
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1422
Leaf Cell Count:                  49077
Buf/Inv Cell Count:               10980
Buf Cell Count:                    1851
Inv Cell Count:                    9129
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         46897
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          121225.16314
Noncombinational Area:       15512.94976
Buf/Inv Area:                18854.43507
Total Buffer Area:           6247.11366
Total Inverter Area:         12607.32141
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 602188.28850
Net YLength:                 579222.19800
----------------------------------------
Cell Area (netlist):                        136738.11290
Cell Area (netlist and physical only):      136738.11300
Net Length:                  1181410.48650


Design Rules
----------------------------------------
Total Number of Nets:             54722
Nets with Violations:                 1
Max Trans Violations:                 0
Max Cap Violations:                   1
----------------------------------------

1
