INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiplier
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv:27]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/AccordianBuffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accordian_Segment
WARNING: [VRFC 10-3467] initial value of parameter 'SEGMENT_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'SEG_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:28]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:132]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Accordian_segment.sv:155]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Output_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simple_Adder
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:30]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Simple_Adder.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier_Unit
WARNING: [VRFC 10-3467] initial value of parameter 'PAGE_SIZE' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:25]
WARNING: [VRFC 10-3467] initial value of parameter 'MULTIPLIER_INDEX' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:27]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplier_Unit.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/uart/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_Top_Mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module impl_top
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:29]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/impl_top.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_Port
WARNING: [VRFC 10-3467] initial value of parameter 'ADD_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MOD_MASK' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'PORT_ID' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Buffer_Port.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Indexer
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv:25]
WARNING: [VRFC 10-9058] illegal initialization of non-singular port 'o_vals' [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Indexer.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplication_Core
WARNING: [VRFC 10-3467] initial value of parameter 'PAGE_SIZE' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:26]
WARNING: [VRFC 10-3467] initial value of parameter 'MULT_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:27]
WARNING: [VRFC 10-3467] initial value of parameter 'SEG_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Multiplication_Core.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Addition_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addition_Core
WARNING: [VRFC 10-3467] initial value of parameter 'SEGMENTS' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Addition_Core.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_controller
WARNING: [VRFC 10-3467] initial value of parameter 'PIPE_COUNT' is omitted [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:59]
WARNING: [VRFC 10-3380] identifier 'curr_L_addr' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:80]
WARNING: [VRFC 10-3380] identifier 'next_L_addr' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:81]
WARNING: [VRFC 10-3380] identifier 'curr_R_addr' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:83]
WARNING: [VRFC 10-3380] identifier 'next_R_addr' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/mem_controller.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/output_memory_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Mult_Comp_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult_Comp_Unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-311] analyzing module interview_prep
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/UVM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ult
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:30]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:31]
