.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* pinDMK */
.set pinDMK__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set pinDMK__0__MASK, 0x40
.set pinDMK__0__PC, CYREG_PRT5_PC6
.set pinDMK__0__PORT, 5
.set pinDMK__0__SHIFT, 6
.set pinDMK__AG, CYREG_PRT5_AG
.set pinDMK__AMUX, CYREG_PRT5_AMUX
.set pinDMK__BIE, CYREG_PRT5_BIE
.set pinDMK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set pinDMK__BYP, CYREG_PRT5_BYP
.set pinDMK__CTL, CYREG_PRT5_CTL
.set pinDMK__DM0, CYREG_PRT5_DM0
.set pinDMK__DM1, CYREG_PRT5_DM1
.set pinDMK__DM2, CYREG_PRT5_DM2
.set pinDMK__DR, CYREG_PRT5_DR
.set pinDMK__INP_DIS, CYREG_PRT5_INP_DIS
.set pinDMK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set pinDMK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set pinDMK__LCD_EN, CYREG_PRT5_LCD_EN
.set pinDMK__MASK, 0x40
.set pinDMK__PORT, 5
.set pinDMK__PRT, CYREG_PRT5_PRT
.set pinDMK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set pinDMK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set pinDMK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set pinDMK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set pinDMK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set pinDMK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set pinDMK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set pinDMK__PS, CYREG_PRT5_PS
.set pinDMK__SHIFT, 6
.set pinDMK__SLW, CYREG_PRT5_SLW

/* pinClock */
.set pinClock__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set pinClock__0__MASK, 0x02
.set pinClock__0__PC, CYREG_PRT3_PC1
.set pinClock__0__PORT, 3
.set pinClock__0__SHIFT, 1
.set pinClock__AG, CYREG_PRT3_AG
.set pinClock__AMUX, CYREG_PRT3_AMUX
.set pinClock__BIE, CYREG_PRT3_BIE
.set pinClock__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pinClock__BYP, CYREG_PRT3_BYP
.set pinClock__CTL, CYREG_PRT3_CTL
.set pinClock__DM0, CYREG_PRT3_DM0
.set pinClock__DM1, CYREG_PRT3_DM1
.set pinClock__DM2, CYREG_PRT3_DM2
.set pinClock__DR, CYREG_PRT3_DR
.set pinClock__INP_DIS, CYREG_PRT3_INP_DIS
.set pinClock__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set pinClock__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pinClock__LCD_EN, CYREG_PRT3_LCD_EN
.set pinClock__MASK, 0x02
.set pinClock__PORT, 3
.set pinClock__PRT, CYREG_PRT3_PRT
.set pinClock__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pinClock__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pinClock__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pinClock__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pinClock__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pinClock__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pinClock__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pinClock__PS, CYREG_PRT3_PS
.set pinClock__SHIFT, 1
.set pinClock__SLW, CYREG_PRT3_SLW

/* pgaPolarC_SC */
.set pgaPolarC_SC__BST, CYREG_SC2_BST
.set pgaPolarC_SC__CLK, CYREG_SC2_CLK
.set pgaPolarC_SC__CMPINV, CYREG_SC_CMPINV
.set pgaPolarC_SC__CMPINV_MASK, 0x04
.set pgaPolarC_SC__CPTR, CYREG_SC_CPTR
.set pgaPolarC_SC__CPTR_MASK, 0x04
.set pgaPolarC_SC__CR0, CYREG_SC2_CR0
.set pgaPolarC_SC__CR1, CYREG_SC2_CR1
.set pgaPolarC_SC__CR2, CYREG_SC2_CR2
.set pgaPolarC_SC__MSK, CYREG_SC_MSK
.set pgaPolarC_SC__MSK_MASK, 0x04
.set pgaPolarC_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set pgaPolarC_SC__PM_ACT_MSK, 0x04
.set pgaPolarC_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set pgaPolarC_SC__PM_STBY_MSK, 0x04
.set pgaPolarC_SC__SR, CYREG_SC_SR
.set pgaPolarC_SC__SR_MASK, 0x04
.set pgaPolarC_SC__SW0, CYREG_SC2_SW0
.set pgaPolarC_SC__SW10, CYREG_SC2_SW10
.set pgaPolarC_SC__SW2, CYREG_SC2_SW2
.set pgaPolarC_SC__SW3, CYREG_SC2_SW3
.set pgaPolarC_SC__SW4, CYREG_SC2_SW4
.set pgaPolarC_SC__SW6, CYREG_SC2_SW6
.set pgaPolarC_SC__SW7, CYREG_SC2_SW7
.set pgaPolarC_SC__SW8, CYREG_SC2_SW8
.set pgaPolarC_SC__WRK1, CYREG_SC_WRK1
.set pgaPolarC_SC__WRK1_MASK, 0x04

/* pgaPolarS_SC */
.set pgaPolarS_SC__BST, CYREG_SC0_BST
.set pgaPolarS_SC__CLK, CYREG_SC0_CLK
.set pgaPolarS_SC__CMPINV, CYREG_SC_CMPINV
.set pgaPolarS_SC__CMPINV_MASK, 0x01
.set pgaPolarS_SC__CPTR, CYREG_SC_CPTR
.set pgaPolarS_SC__CPTR_MASK, 0x01
.set pgaPolarS_SC__CR0, CYREG_SC0_CR0
.set pgaPolarS_SC__CR1, CYREG_SC0_CR1
.set pgaPolarS_SC__CR2, CYREG_SC0_CR2
.set pgaPolarS_SC__MSK, CYREG_SC_MSK
.set pgaPolarS_SC__MSK_MASK, 0x01
.set pgaPolarS_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set pgaPolarS_SC__PM_ACT_MSK, 0x01
.set pgaPolarS_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set pgaPolarS_SC__PM_STBY_MSK, 0x01
.set pgaPolarS_SC__SR, CYREG_SC_SR
.set pgaPolarS_SC__SR_MASK, 0x01
.set pgaPolarS_SC__SW0, CYREG_SC0_SW0
.set pgaPolarS_SC__SW10, CYREG_SC0_SW10
.set pgaPolarS_SC__SW2, CYREG_SC0_SW2
.set pgaPolarS_SC__SW3, CYREG_SC0_SW3
.set pgaPolarS_SC__SW4, CYREG_SC0_SW4
.set pgaPolarS_SC__SW6, CYREG_SC0_SW6
.set pgaPolarS_SC__SW7, CYREG_SC0_SW7
.set pgaPolarS_SC__SW8, CYREG_SC0_SW8
.set pgaPolarS_SC__WRK1, CYREG_SC_WRK1
.set pgaPolarS_SC__WRK1_MASK, 0x01

/* pinPolarC */
.set pinPolarC__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set pinPolarC__0__MASK, 0x20
.set pinPolarC__0__PC, CYREG_PRT4_PC5
.set pinPolarC__0__PORT, 4
.set pinPolarC__0__SHIFT, 5
.set pinPolarC__AG, CYREG_PRT4_AG
.set pinPolarC__AMUX, CYREG_PRT4_AMUX
.set pinPolarC__BIE, CYREG_PRT4_BIE
.set pinPolarC__BIT_MASK, CYREG_PRT4_BIT_MASK
.set pinPolarC__BYP, CYREG_PRT4_BYP
.set pinPolarC__CTL, CYREG_PRT4_CTL
.set pinPolarC__DM0, CYREG_PRT4_DM0
.set pinPolarC__DM1, CYREG_PRT4_DM1
.set pinPolarC__DM2, CYREG_PRT4_DM2
.set pinPolarC__DR, CYREG_PRT4_DR
.set pinPolarC__INP_DIS, CYREG_PRT4_INP_DIS
.set pinPolarC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set pinPolarC__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set pinPolarC__LCD_EN, CYREG_PRT4_LCD_EN
.set pinPolarC__MASK, 0x20
.set pinPolarC__PORT, 4
.set pinPolarC__PRT, CYREG_PRT4_PRT
.set pinPolarC__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set pinPolarC__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set pinPolarC__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set pinPolarC__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set pinPolarC__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set pinPolarC__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set pinPolarC__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set pinPolarC__PS, CYREG_PRT4_PS
.set pinPolarC__SHIFT, 5
.set pinPolarC__SLW, CYREG_PRT4_SLW

/* pinPolarS */
.set pinPolarS__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set pinPolarS__0__MASK, 0x40
.set pinPolarS__0__PC, CYREG_PRT4_PC6
.set pinPolarS__0__PORT, 4
.set pinPolarS__0__SHIFT, 6
.set pinPolarS__AG, CYREG_PRT4_AG
.set pinPolarS__AMUX, CYREG_PRT4_AMUX
.set pinPolarS__BIE, CYREG_PRT4_BIE
.set pinPolarS__BIT_MASK, CYREG_PRT4_BIT_MASK
.set pinPolarS__BYP, CYREG_PRT4_BYP
.set pinPolarS__CTL, CYREG_PRT4_CTL
.set pinPolarS__DM0, CYREG_PRT4_DM0
.set pinPolarS__DM1, CYREG_PRT4_DM1
.set pinPolarS__DM2, CYREG_PRT4_DM2
.set pinPolarS__DR, CYREG_PRT4_DR
.set pinPolarS__INP_DIS, CYREG_PRT4_INP_DIS
.set pinPolarS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set pinPolarS__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set pinPolarS__LCD_EN, CYREG_PRT4_LCD_EN
.set pinPolarS__MASK, 0x40
.set pinPolarS__PORT, 4
.set pinPolarS__PRT, CYREG_PRT4_PRT
.set pinPolarS__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set pinPolarS__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set pinPolarS__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set pinPolarS__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set pinPolarS__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set pinPolarS__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set pinPolarS__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set pinPolarS__PS, CYREG_PRT4_PS
.set pinPolarS__SHIFT, 6
.set pinPolarS__SLW, CYREG_PRT4_SLW

/* clockShift */
.set clockShift__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set clockShift__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set clockShift__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set clockShift__CFG2_SRC_SEL_MASK, 0x07
.set clockShift__INDEX, 0x01
.set clockShift__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clockShift__PM_ACT_MSK, 0x02
.set clockShift__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clockShift__PM_STBY_MSK, 0x02

/* isrLoadInt */
.set isrLoadInt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrLoadInt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrLoadInt__INTC_MASK, 0x01
.set isrLoadInt__INTC_NUMBER, 0
.set isrLoadInt__INTC_PRIOR_NUM, 7
.set isrLoadInt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isrLoadInt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrLoadInt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* lcdDisplay_LCDPort */
.set lcdDisplay_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set lcdDisplay_LCDPort__0__MASK, 0x01
.set lcdDisplay_LCDPort__0__PC, CYREG_PRT2_PC0
.set lcdDisplay_LCDPort__0__PORT, 2
.set lcdDisplay_LCDPort__0__SHIFT, 0
.set lcdDisplay_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set lcdDisplay_LCDPort__1__MASK, 0x02
.set lcdDisplay_LCDPort__1__PC, CYREG_PRT2_PC1
.set lcdDisplay_LCDPort__1__PORT, 2
.set lcdDisplay_LCDPort__1__SHIFT, 1
.set lcdDisplay_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set lcdDisplay_LCDPort__2__MASK, 0x04
.set lcdDisplay_LCDPort__2__PC, CYREG_PRT2_PC2
.set lcdDisplay_LCDPort__2__PORT, 2
.set lcdDisplay_LCDPort__2__SHIFT, 2
.set lcdDisplay_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set lcdDisplay_LCDPort__3__MASK, 0x08
.set lcdDisplay_LCDPort__3__PC, CYREG_PRT2_PC3
.set lcdDisplay_LCDPort__3__PORT, 2
.set lcdDisplay_LCDPort__3__SHIFT, 3
.set lcdDisplay_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set lcdDisplay_LCDPort__4__MASK, 0x10
.set lcdDisplay_LCDPort__4__PC, CYREG_PRT2_PC4
.set lcdDisplay_LCDPort__4__PORT, 2
.set lcdDisplay_LCDPort__4__SHIFT, 4
.set lcdDisplay_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set lcdDisplay_LCDPort__5__MASK, 0x20
.set lcdDisplay_LCDPort__5__PC, CYREG_PRT2_PC5
.set lcdDisplay_LCDPort__5__PORT, 2
.set lcdDisplay_LCDPort__5__SHIFT, 5
.set lcdDisplay_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set lcdDisplay_LCDPort__6__MASK, 0x40
.set lcdDisplay_LCDPort__6__PC, CYREG_PRT2_PC6
.set lcdDisplay_LCDPort__6__PORT, 2
.set lcdDisplay_LCDPort__6__SHIFT, 6
.set lcdDisplay_LCDPort__AG, CYREG_PRT2_AG
.set lcdDisplay_LCDPort__AMUX, CYREG_PRT2_AMUX
.set lcdDisplay_LCDPort__BIE, CYREG_PRT2_BIE
.set lcdDisplay_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set lcdDisplay_LCDPort__BYP, CYREG_PRT2_BYP
.set lcdDisplay_LCDPort__CTL, CYREG_PRT2_CTL
.set lcdDisplay_LCDPort__DM0, CYREG_PRT2_DM0
.set lcdDisplay_LCDPort__DM1, CYREG_PRT2_DM1
.set lcdDisplay_LCDPort__DM2, CYREG_PRT2_DM2
.set lcdDisplay_LCDPort__DR, CYREG_PRT2_DR
.set lcdDisplay_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set lcdDisplay_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set lcdDisplay_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set lcdDisplay_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set lcdDisplay_LCDPort__MASK, 0x7F
.set lcdDisplay_LCDPort__PORT, 2
.set lcdDisplay_LCDPort__PRT, CYREG_PRT2_PRT
.set lcdDisplay_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set lcdDisplay_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set lcdDisplay_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set lcdDisplay_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set lcdDisplay_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set lcdDisplay_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set lcdDisplay_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set lcdDisplay_LCDPort__PS, CYREG_PRT2_PS
.set lcdDisplay_LCDPort__SHIFT, 0
.set lcdDisplay_LCDPort__SLW, CYREG_PRT2_SLW

/* pgaANTPlus_SC */
.set pgaANTPlus_SC__BST, CYREG_SC3_BST
.set pgaANTPlus_SC__CLK, CYREG_SC3_CLK
.set pgaANTPlus_SC__CMPINV, CYREG_SC_CMPINV
.set pgaANTPlus_SC__CMPINV_MASK, 0x08
.set pgaANTPlus_SC__CPTR, CYREG_SC_CPTR
.set pgaANTPlus_SC__CPTR_MASK, 0x08
.set pgaANTPlus_SC__CR0, CYREG_SC3_CR0
.set pgaANTPlus_SC__CR1, CYREG_SC3_CR1
.set pgaANTPlus_SC__CR2, CYREG_SC3_CR2
.set pgaANTPlus_SC__MSK, CYREG_SC_MSK
.set pgaANTPlus_SC__MSK_MASK, 0x08
.set pgaANTPlus_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set pgaANTPlus_SC__PM_ACT_MSK, 0x08
.set pgaANTPlus_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set pgaANTPlus_SC__PM_STBY_MSK, 0x08
.set pgaANTPlus_SC__SR, CYREG_SC_SR
.set pgaANTPlus_SC__SR_MASK, 0x08
.set pgaANTPlus_SC__SW0, CYREG_SC3_SW0
.set pgaANTPlus_SC__SW10, CYREG_SC3_SW10
.set pgaANTPlus_SC__SW2, CYREG_SC3_SW2
.set pgaANTPlus_SC__SW3, CYREG_SC3_SW3
.set pgaANTPlus_SC__SW4, CYREG_SC3_SW4
.set pgaANTPlus_SC__SW6, CYREG_SC3_SW6
.set pgaANTPlus_SC__SW7, CYREG_SC3_SW7
.set pgaANTPlus_SC__SW8, CYREG_SC3_SW8
.set pgaANTPlus_SC__WRK1, CYREG_SC_WRK1
.set pgaANTPlus_SC__WRK1_MASK, 0x08

/* pinANTPlus */
.set pinANTPlus__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set pinANTPlus__0__MASK, 0x80
.set pinANTPlus__0__PC, CYREG_PRT4_PC7
.set pinANTPlus__0__PORT, 4
.set pinANTPlus__0__SHIFT, 7
.set pinANTPlus__AG, CYREG_PRT4_AG
.set pinANTPlus__AMUX, CYREG_PRT4_AMUX
.set pinANTPlus__BIE, CYREG_PRT4_BIE
.set pinANTPlus__BIT_MASK, CYREG_PRT4_BIT_MASK
.set pinANTPlus__BYP, CYREG_PRT4_BYP
.set pinANTPlus__CTL, CYREG_PRT4_CTL
.set pinANTPlus__DM0, CYREG_PRT4_DM0
.set pinANTPlus__DM1, CYREG_PRT4_DM1
.set pinANTPlus__DM2, CYREG_PRT4_DM2
.set pinANTPlus__DR, CYREG_PRT4_DR
.set pinANTPlus__INP_DIS, CYREG_PRT4_INP_DIS
.set pinANTPlus__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set pinANTPlus__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set pinANTPlus__LCD_EN, CYREG_PRT4_LCD_EN
.set pinANTPlus__MASK, 0x80
.set pinANTPlus__PORT, 4
.set pinANTPlus__PRT, CYREG_PRT4_PRT
.set pinANTPlus__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set pinANTPlus__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set pinANTPlus__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set pinANTPlus__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set pinANTPlus__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set pinANTPlus__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set pinANTPlus__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set pinANTPlus__PS, CYREG_PRT4_PS
.set pinANTPlus__SHIFT, 7
.set pinANTPlus__SLW, CYREG_PRT4_SLW

/* pinButton1 */
.set pinButton1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set pinButton1__0__MASK, 0x01
.set pinButton1__0__PC, CYREG_PRT0_PC0
.set pinButton1__0__PORT, 0
.set pinButton1__0__SHIFT, 0
.set pinButton1__AG, CYREG_PRT0_AG
.set pinButton1__AMUX, CYREG_PRT0_AMUX
.set pinButton1__BIE, CYREG_PRT0_BIE
.set pinButton1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton1__BYP, CYREG_PRT0_BYP
.set pinButton1__CTL, CYREG_PRT0_CTL
.set pinButton1__DM0, CYREG_PRT0_DM0
.set pinButton1__DM1, CYREG_PRT0_DM1
.set pinButton1__DM2, CYREG_PRT0_DM2
.set pinButton1__DR, CYREG_PRT0_DR
.set pinButton1__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton1__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton1__MASK, 0x01
.set pinButton1__PORT, 0
.set pinButton1__PRT, CYREG_PRT0_PRT
.set pinButton1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton1__PS, CYREG_PRT0_PS
.set pinButton1__SHIFT, 0
.set pinButton1__SLW, CYREG_PRT0_SLW

/* pinButton2 */
.set pinButton2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set pinButton2__0__MASK, 0x02
.set pinButton2__0__PC, CYREG_PRT0_PC1
.set pinButton2__0__PORT, 0
.set pinButton2__0__SHIFT, 1
.set pinButton2__AG, CYREG_PRT0_AG
.set pinButton2__AMUX, CYREG_PRT0_AMUX
.set pinButton2__BIE, CYREG_PRT0_BIE
.set pinButton2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton2__BYP, CYREG_PRT0_BYP
.set pinButton2__CTL, CYREG_PRT0_CTL
.set pinButton2__DM0, CYREG_PRT0_DM0
.set pinButton2__DM1, CYREG_PRT0_DM1
.set pinButton2__DM2, CYREG_PRT0_DM2
.set pinButton2__DR, CYREG_PRT0_DR
.set pinButton2__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton2__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton2__MASK, 0x02
.set pinButton2__PORT, 0
.set pinButton2__PRT, CYREG_PRT0_PRT
.set pinButton2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton2__PS, CYREG_PRT0_PS
.set pinButton2__SHIFT, 1
.set pinButton2__SLW, CYREG_PRT0_SLW

/* pinButton3 */
.set pinButton3__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set pinButton3__0__MASK, 0x04
.set pinButton3__0__PC, CYREG_PRT0_PC2
.set pinButton3__0__PORT, 0
.set pinButton3__0__SHIFT, 2
.set pinButton3__AG, CYREG_PRT0_AG
.set pinButton3__AMUX, CYREG_PRT0_AMUX
.set pinButton3__BIE, CYREG_PRT0_BIE
.set pinButton3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton3__BYP, CYREG_PRT0_BYP
.set pinButton3__CTL, CYREG_PRT0_CTL
.set pinButton3__DM0, CYREG_PRT0_DM0
.set pinButton3__DM1, CYREG_PRT0_DM1
.set pinButton3__DM2, CYREG_PRT0_DM2
.set pinButton3__DR, CYREG_PRT0_DR
.set pinButton3__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton3__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton3__MASK, 0x04
.set pinButton3__PORT, 0
.set pinButton3__PRT, CYREG_PRT0_PRT
.set pinButton3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton3__PS, CYREG_PRT0_PS
.set pinButton3__SHIFT, 2
.set pinButton3__SLW, CYREG_PRT0_SLW

/* pinButton4 */
.set pinButton4__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set pinButton4__0__MASK, 0x08
.set pinButton4__0__PC, CYREG_PRT0_PC3
.set pinButton4__0__PORT, 0
.set pinButton4__0__SHIFT, 3
.set pinButton4__AG, CYREG_PRT0_AG
.set pinButton4__AMUX, CYREG_PRT0_AMUX
.set pinButton4__BIE, CYREG_PRT0_BIE
.set pinButton4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton4__BYP, CYREG_PRT0_BYP
.set pinButton4__CTL, CYREG_PRT0_CTL
.set pinButton4__DM0, CYREG_PRT0_DM0
.set pinButton4__DM1, CYREG_PRT0_DM1
.set pinButton4__DM2, CYREG_PRT0_DM2
.set pinButton4__DR, CYREG_PRT0_DR
.set pinButton4__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton4__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton4__MASK, 0x08
.set pinButton4__PORT, 0
.set pinButton4__PRT, CYREG_PRT0_PRT
.set pinButton4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton4__PS, CYREG_PRT0_PS
.set pinButton4__SHIFT, 3
.set pinButton4__SLW, CYREG_PRT0_SLW

/* pinButton5 */
.set pinButton5__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set pinButton5__0__MASK, 0x10
.set pinButton5__0__PC, CYREG_PRT0_PC4
.set pinButton5__0__PORT, 0
.set pinButton5__0__SHIFT, 4
.set pinButton5__AG, CYREG_PRT0_AG
.set pinButton5__AMUX, CYREG_PRT0_AMUX
.set pinButton5__BIE, CYREG_PRT0_BIE
.set pinButton5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton5__BYP, CYREG_PRT0_BYP
.set pinButton5__CTL, CYREG_PRT0_CTL
.set pinButton5__DM0, CYREG_PRT0_DM0
.set pinButton5__DM1, CYREG_PRT0_DM1
.set pinButton5__DM2, CYREG_PRT0_DM2
.set pinButton5__DR, CYREG_PRT0_DR
.set pinButton5__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton5__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton5__MASK, 0x10
.set pinButton5__PORT, 0
.set pinButton5__PRT, CYREG_PRT0_PRT
.set pinButton5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton5__PS, CYREG_PRT0_PS
.set pinButton5__SHIFT, 4
.set pinButton5__SLW, CYREG_PRT0_SLW

/* pinButton6 */
.set pinButton6__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set pinButton6__0__MASK, 0x20
.set pinButton6__0__PC, CYREG_PRT0_PC5
.set pinButton6__0__PORT, 0
.set pinButton6__0__SHIFT, 5
.set pinButton6__AG, CYREG_PRT0_AG
.set pinButton6__AMUX, CYREG_PRT0_AMUX
.set pinButton6__BIE, CYREG_PRT0_BIE
.set pinButton6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton6__BYP, CYREG_PRT0_BYP
.set pinButton6__CTL, CYREG_PRT0_CTL
.set pinButton6__DM0, CYREG_PRT0_DM0
.set pinButton6__DM1, CYREG_PRT0_DM1
.set pinButton6__DM2, CYREG_PRT0_DM2
.set pinButton6__DR, CYREG_PRT0_DR
.set pinButton6__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton6__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton6__MASK, 0x20
.set pinButton6__PORT, 0
.set pinButton6__PRT, CYREG_PRT0_PRT
.set pinButton6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton6__PS, CYREG_PRT0_PS
.set pinButton6__SHIFT, 5
.set pinButton6__SLW, CYREG_PRT0_SLW

/* pinButton7 */
.set pinButton7__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set pinButton7__0__MASK, 0x40
.set pinButton7__0__PC, CYREG_PRT0_PC6
.set pinButton7__0__PORT, 0
.set pinButton7__0__SHIFT, 6
.set pinButton7__AG, CYREG_PRT0_AG
.set pinButton7__AMUX, CYREG_PRT0_AMUX
.set pinButton7__BIE, CYREG_PRT0_BIE
.set pinButton7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton7__BYP, CYREG_PRT0_BYP
.set pinButton7__CTL, CYREG_PRT0_CTL
.set pinButton7__DM0, CYREG_PRT0_DM0
.set pinButton7__DM1, CYREG_PRT0_DM1
.set pinButton7__DM2, CYREG_PRT0_DM2
.set pinButton7__DR, CYREG_PRT0_DR
.set pinButton7__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton7__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton7__MASK, 0x40
.set pinButton7__PORT, 0
.set pinButton7__PRT, CYREG_PRT0_PRT
.set pinButton7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton7__PS, CYREG_PRT0_PS
.set pinButton7__SHIFT, 6
.set pinButton7__SLW, CYREG_PRT0_SLW

/* pinButton8 */
.set pinButton8__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set pinButton8__0__MASK, 0x80
.set pinButton8__0__PC, CYREG_PRT0_PC7
.set pinButton8__0__PORT, 0
.set pinButton8__0__SHIFT, 7
.set pinButton8__AG, CYREG_PRT0_AG
.set pinButton8__AMUX, CYREG_PRT0_AMUX
.set pinButton8__BIE, CYREG_PRT0_BIE
.set pinButton8__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinButton8__BYP, CYREG_PRT0_BYP
.set pinButton8__CTL, CYREG_PRT0_CTL
.set pinButton8__DM0, CYREG_PRT0_DM0
.set pinButton8__DM1, CYREG_PRT0_DM1
.set pinButton8__DM2, CYREG_PRT0_DM2
.set pinButton8__DR, CYREG_PRT0_DR
.set pinButton8__INP_DIS, CYREG_PRT0_INP_DIS
.set pinButton8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinButton8__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinButton8__LCD_EN, CYREG_PRT0_LCD_EN
.set pinButton8__MASK, 0x80
.set pinButton8__PORT, 0
.set pinButton8__PRT, CYREG_PRT0_PRT
.set pinButton8__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinButton8__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinButton8__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinButton8__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinButton8__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinButton8__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinButton8__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinButton8__PS, CYREG_PRT0_PS
.set pinButton8__SHIFT, 7
.set pinButton8__SLW, CYREG_PRT0_SLW

/* isrStoreInt */
.set isrStoreInt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrStoreInt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrStoreInt__INTC_MASK, 0x04
.set isrStoreInt__INTC_NUMBER, 2
.set isrStoreInt__INTC_PRIOR_NUM, 7
.set isrStoreInt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isrStoreInt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrStoreInt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* counterShift_CounterHW */
.set counterShift_CounterHW__CAP0, CYREG_TMR0_CAP0
.set counterShift_CounterHW__CAP1, CYREG_TMR0_CAP1
.set counterShift_CounterHW__CFG0, CYREG_TMR0_CFG0
.set counterShift_CounterHW__CFG1, CYREG_TMR0_CFG1
.set counterShift_CounterHW__CFG2, CYREG_TMR0_CFG2
.set counterShift_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set counterShift_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set counterShift_CounterHW__PER0, CYREG_TMR0_PER0
.set counterShift_CounterHW__PER1, CYREG_TMR0_PER1
.set counterShift_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set counterShift_CounterHW__PM_ACT_MSK, 0x01
.set counterShift_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set counterShift_CounterHW__PM_STBY_MSK, 0x01
.set counterShift_CounterHW__RT0, CYREG_TMR0_RT0
.set counterShift_CounterHW__RT1, CYREG_TMR0_RT1
.set counterShift_CounterHW__SR0, CYREG_TMR0_SR0

/* pinPolarCLED */
.set pinPolarCLED__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set pinPolarCLED__0__MASK, 0x04
.set pinPolarCLED__0__PC, CYREG_PRT6_PC2
.set pinPolarCLED__0__PORT, 6
.set pinPolarCLED__0__SHIFT, 2
.set pinPolarCLED__AG, CYREG_PRT6_AG
.set pinPolarCLED__AMUX, CYREG_PRT6_AMUX
.set pinPolarCLED__BIE, CYREG_PRT6_BIE
.set pinPolarCLED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set pinPolarCLED__BYP, CYREG_PRT6_BYP
.set pinPolarCLED__CTL, CYREG_PRT6_CTL
.set pinPolarCLED__DM0, CYREG_PRT6_DM0
.set pinPolarCLED__DM1, CYREG_PRT6_DM1
.set pinPolarCLED__DM2, CYREG_PRT6_DM2
.set pinPolarCLED__DR, CYREG_PRT6_DR
.set pinPolarCLED__INP_DIS, CYREG_PRT6_INP_DIS
.set pinPolarCLED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set pinPolarCLED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set pinPolarCLED__LCD_EN, CYREG_PRT6_LCD_EN
.set pinPolarCLED__MASK, 0x04
.set pinPolarCLED__PORT, 6
.set pinPolarCLED__PRT, CYREG_PRT6_PRT
.set pinPolarCLED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set pinPolarCLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set pinPolarCLED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set pinPolarCLED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set pinPolarCLED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set pinPolarCLED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set pinPolarCLED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set pinPolarCLED__PS, CYREG_PRT6_PS
.set pinPolarCLED__SHIFT, 2
.set pinPolarCLED__SLW, CYREG_PRT6_SLW

/* pinPolarSLED */
.set pinPolarSLED__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set pinPolarSLED__0__MASK, 0x08
.set pinPolarSLED__0__PC, CYREG_PRT6_PC3
.set pinPolarSLED__0__PORT, 6
.set pinPolarSLED__0__SHIFT, 3
.set pinPolarSLED__AG, CYREG_PRT6_AG
.set pinPolarSLED__AMUX, CYREG_PRT6_AMUX
.set pinPolarSLED__BIE, CYREG_PRT6_BIE
.set pinPolarSLED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set pinPolarSLED__BYP, CYREG_PRT6_BYP
.set pinPolarSLED__CTL, CYREG_PRT6_CTL
.set pinPolarSLED__DM0, CYREG_PRT6_DM0
.set pinPolarSLED__DM1, CYREG_PRT6_DM1
.set pinPolarSLED__DM2, CYREG_PRT6_DM2
.set pinPolarSLED__DR, CYREG_PRT6_DR
.set pinPolarSLED__INP_DIS, CYREG_PRT6_INP_DIS
.set pinPolarSLED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set pinPolarSLED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set pinPolarSLED__LCD_EN, CYREG_PRT6_LCD_EN
.set pinPolarSLED__MASK, 0x08
.set pinPolarSLED__PORT, 6
.set pinPolarSLED__PRT, CYREG_PRT6_PRT
.set pinPolarSLED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set pinPolarSLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set pinPolarSLED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set pinPolarSLED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set pinPolarSLED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set pinPolarSLED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set pinPolarSLED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set pinPolarSLED__PS, CYREG_PRT6_PS
.set pinPolarSLED__SHIFT, 3
.set pinPolarSLED__SLW, CYREG_PRT6_SLW

/* statusButton */
.set statusButton_sts_sts_reg__0__MASK, 0x01
.set statusButton_sts_sts_reg__0__POS, 0
.set statusButton_sts_sts_reg__1__MASK, 0x02
.set statusButton_sts_sts_reg__1__POS, 1
.set statusButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set statusButton_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set statusButton_sts_sts_reg__2__MASK, 0x04
.set statusButton_sts_sts_reg__2__POS, 2
.set statusButton_sts_sts_reg__3__MASK, 0x08
.set statusButton_sts_sts_reg__3__POS, 3
.set statusButton_sts_sts_reg__4__MASK, 0x10
.set statusButton_sts_sts_reg__4__POS, 4
.set statusButton_sts_sts_reg__5__MASK, 0x20
.set statusButton_sts_sts_reg__5__POS, 5
.set statusButton_sts_sts_reg__6__MASK, 0x40
.set statusButton_sts_sts_reg__6__POS, 6
.set statusButton_sts_sts_reg__7__MASK, 0x80
.set statusButton_sts_sts_reg__7__POS, 7
.set statusButton_sts_sts_reg__MASK, 0xFF
.set statusButton_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set statusButton_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set statusButton_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* counterPolarC_CounterUDB */
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set counterPolarC_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set counterPolarC_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set counterPolarC_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterPolarC_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterPolarC_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set counterPolarC_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set counterPolarC_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set counterPolarC_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set counterPolarC_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set counterPolarC_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set counterPolarC_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set counterPolarC_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set counterPolarC_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set counterPolarC_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set counterPolarC_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set counterPolarC_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set counterPolarC_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set counterPolarC_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set counterPolarC_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set counterPolarC_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* counterPolarS_CounterUDB */
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set counterPolarS_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set counterPolarS_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set counterPolarS_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set counterPolarS_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set counterPolarS_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set counterPolarS_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set counterPolarS_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set counterPolarS_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set counterPolarS_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set counterPolarS_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set counterPolarS_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set counterPolarS_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set counterPolarS_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set counterPolarS_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set counterPolarS_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set counterPolarS_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set counterPolarS_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set counterPolarS_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* pinANTPlusLED */
.set pinANTPlusLED__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set pinANTPlusLED__0__MASK, 0x01
.set pinANTPlusLED__0__PC, CYREG_PRT6_PC0
.set pinANTPlusLED__0__PORT, 6
.set pinANTPlusLED__0__SHIFT, 0
.set pinANTPlusLED__AG, CYREG_PRT6_AG
.set pinANTPlusLED__AMUX, CYREG_PRT6_AMUX
.set pinANTPlusLED__BIE, CYREG_PRT6_BIE
.set pinANTPlusLED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set pinANTPlusLED__BYP, CYREG_PRT6_BYP
.set pinANTPlusLED__CTL, CYREG_PRT6_CTL
.set pinANTPlusLED__DM0, CYREG_PRT6_DM0
.set pinANTPlusLED__DM1, CYREG_PRT6_DM1
.set pinANTPlusLED__DM2, CYREG_PRT6_DM2
.set pinANTPlusLED__DR, CYREG_PRT6_DR
.set pinANTPlusLED__INP_DIS, CYREG_PRT6_INP_DIS
.set pinANTPlusLED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set pinANTPlusLED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set pinANTPlusLED__LCD_EN, CYREG_PRT6_LCD_EN
.set pinANTPlusLED__MASK, 0x01
.set pinANTPlusLED__PORT, 6
.set pinANTPlusLED__PRT, CYREG_PRT6_PRT
.set pinANTPlusLED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set pinANTPlusLED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set pinANTPlusLED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set pinANTPlusLED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set pinANTPlusLED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set pinANTPlusLED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set pinANTPlusLED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set pinANTPlusLED__PS, CYREG_PRT6_PS
.set pinANTPlusLED__SHIFT, 0
.set pinANTPlusLED__SLW, CYREG_PRT6_SLW

/* pinShift_Load */
.set pinShift_Load__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set pinShift_Load__0__MASK, 0x04
.set pinShift_Load__0__PC, CYREG_PRT3_PC2
.set pinShift_Load__0__PORT, 3
.set pinShift_Load__0__SHIFT, 2
.set pinShift_Load__AG, CYREG_PRT3_AG
.set pinShift_Load__AMUX, CYREG_PRT3_AMUX
.set pinShift_Load__BIE, CYREG_PRT3_BIE
.set pinShift_Load__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pinShift_Load__BYP, CYREG_PRT3_BYP
.set pinShift_Load__CTL, CYREG_PRT3_CTL
.set pinShift_Load__DM0, CYREG_PRT3_DM0
.set pinShift_Load__DM1, CYREG_PRT3_DM1
.set pinShift_Load__DM2, CYREG_PRT3_DM2
.set pinShift_Load__DR, CYREG_PRT3_DR
.set pinShift_Load__INP_DIS, CYREG_PRT3_INP_DIS
.set pinShift_Load__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set pinShift_Load__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pinShift_Load__LCD_EN, CYREG_PRT3_LCD_EN
.set pinShift_Load__MASK, 0x04
.set pinShift_Load__PORT, 3
.set pinShift_Load__PRT, CYREG_PRT3_PRT
.set pinShift_Load__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pinShift_Load__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pinShift_Load__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pinShift_Load__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pinShift_Load__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pinShift_Load__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pinShift_Load__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pinShift_Load__PS, CYREG_PRT3_PS
.set pinShift_Load__SHIFT, 2
.set pinShift_Load__SLW, CYREG_PRT3_SLW

/* counterANTPlus_CounterUDB */
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterANTPlus_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set counterANTPlus_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set counterANTPlus_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* pinCalibrateIn */
.set pinCalibrateIn__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set pinCalibrateIn__0__MASK, 0x01
.set pinCalibrateIn__0__PC, CYREG_PRT3_PC0
.set pinCalibrateIn__0__PORT, 3
.set pinCalibrateIn__0__SHIFT, 0
.set pinCalibrateIn__AG, CYREG_PRT3_AG
.set pinCalibrateIn__AMUX, CYREG_PRT3_AMUX
.set pinCalibrateIn__BIE, CYREG_PRT3_BIE
.set pinCalibrateIn__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pinCalibrateIn__BYP, CYREG_PRT3_BYP
.set pinCalibrateIn__CTL, CYREG_PRT3_CTL
.set pinCalibrateIn__DM0, CYREG_PRT3_DM0
.set pinCalibrateIn__DM1, CYREG_PRT3_DM1
.set pinCalibrateIn__DM2, CYREG_PRT3_DM2
.set pinCalibrateIn__DR, CYREG_PRT3_DR
.set pinCalibrateIn__INP_DIS, CYREG_PRT3_INP_DIS
.set pinCalibrateIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set pinCalibrateIn__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pinCalibrateIn__LCD_EN, CYREG_PRT3_LCD_EN
.set pinCalibrateIn__MASK, 0x01
.set pinCalibrateIn__PORT, 3
.set pinCalibrateIn__PRT, CYREG_PRT3_PRT
.set pinCalibrateIn__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pinCalibrateIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pinCalibrateIn__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pinCalibrateIn__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pinCalibrateIn__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pinCalibrateIn__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pinCalibrateIn__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pinCalibrateIn__PS, CYREG_PRT3_PS
.set pinCalibrateIn__SHIFT, 0
.set pinCalibrateIn__SLW, CYREG_PRT3_SLW

/* shiftregSender_bSR */
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB07_A0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB07_A1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB07_D0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB07_D1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB07_F0
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB07_F1
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_StsReg__0__MASK, 0x01
.set shiftregSender_bSR_StsReg__0__POS, 0
.set shiftregSender_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set shiftregSender_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set shiftregSender_bSR_StsReg__3__MASK, 0x08
.set shiftregSender_bSR_StsReg__3__POS, 3
.set shiftregSender_bSR_StsReg__4__MASK, 0x10
.set shiftregSender_bSR_StsReg__4__POS, 4
.set shiftregSender_bSR_StsReg__5__MASK, 0x20
.set shiftregSender_bSR_StsReg__5__POS, 5
.set shiftregSender_bSR_StsReg__6__MASK, 0x40
.set shiftregSender_bSR_StsReg__6__POS, 6
.set shiftregSender_bSR_StsReg__MASK, 0x79
.set shiftregSender_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set shiftregSender_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set shiftregSender_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set shiftregSender_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set shiftregSender_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set shiftregSender_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set shiftregSender_bSR_SyncCtl_CtrlReg__0__POS, 0
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set shiftregSender_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB07_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set shiftregSender_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set shiftregSender_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* PWMPulseCapture_PWMUDB */
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set PWMPulseCapture_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set PWMPulseCapture_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* clockButtonRead */
.set clockButtonRead__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set clockButtonRead__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set clockButtonRead__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set clockButtonRead__CFG2_SRC_SEL_MASK, 0x07
.set clockButtonRead__INDEX, 0x02
.set clockButtonRead__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clockButtonRead__PM_ACT_MSK, 0x04
.set clockButtonRead__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clockButtonRead__PM_STBY_MSK, 0x04

/* clockPulseCount */
.set clockPulseCount__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set clockPulseCount__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set clockPulseCount__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set clockPulseCount__CFG2_SRC_SEL_MASK, 0x07
.set clockPulseCount__INDEX, 0x00
.set clockPulseCount__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clockPulseCount__PM_ACT_MSK, 0x01
.set clockPulseCount__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clockPulseCount__PM_STBY_MSK, 0x01

/* isrPulseCapture */
.set isrPulseCapture__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrPulseCapture__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrPulseCapture__INTC_MASK, 0x02
.set isrPulseCapture__INTC_NUMBER, 1
.set isrPulseCapture__INTC_PRIOR_NUM, 7
.set isrPulseCapture__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isrPulseCapture__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrPulseCapture__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pinCalibrateOut */
.set pinCalibrateOut__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set pinCalibrateOut__0__MASK, 0x80
.set pinCalibrateOut__0__PC, CYREG_PRT3_PC7
.set pinCalibrateOut__0__PORT, 3
.set pinCalibrateOut__0__SHIFT, 7
.set pinCalibrateOut__AG, CYREG_PRT3_AG
.set pinCalibrateOut__AMUX, CYREG_PRT3_AMUX
.set pinCalibrateOut__BIE, CYREG_PRT3_BIE
.set pinCalibrateOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pinCalibrateOut__BYP, CYREG_PRT3_BYP
.set pinCalibrateOut__CTL, CYREG_PRT3_CTL
.set pinCalibrateOut__DM0, CYREG_PRT3_DM0
.set pinCalibrateOut__DM1, CYREG_PRT3_DM1
.set pinCalibrateOut__DM2, CYREG_PRT3_DM2
.set pinCalibrateOut__DR, CYREG_PRT3_DR
.set pinCalibrateOut__INP_DIS, CYREG_PRT3_INP_DIS
.set pinCalibrateOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set pinCalibrateOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pinCalibrateOut__LCD_EN, CYREG_PRT3_LCD_EN
.set pinCalibrateOut__MASK, 0x80
.set pinCalibrateOut__PORT, 3
.set pinCalibrateOut__PRT, CYREG_PRT3_PRT
.set pinCalibrateOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pinCalibrateOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pinCalibrateOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pinCalibrateOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pinCalibrateOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pinCalibrateOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pinCalibrateOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pinCalibrateOut__PS, CYREG_PRT3_PS
.set pinCalibrateOut__SHIFT, 7
.set pinCalibrateOut__SLW, CYREG_PRT3_SLW

/* shiftregReceiver_bSR */
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB06_A0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB06_A1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB06_D0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB06_D1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB06_F0
.set shiftregReceiver_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB06_F1
.set shiftregReceiver_bSR_StsReg__1__MASK, 0x02
.set shiftregReceiver_bSR_StsReg__1__POS, 1
.set shiftregReceiver_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set shiftregReceiver_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set shiftregReceiver_bSR_StsReg__3__MASK, 0x08
.set shiftregReceiver_bSR_StsReg__3__POS, 3
.set shiftregReceiver_bSR_StsReg__4__MASK, 0x10
.set shiftregReceiver_bSR_StsReg__4__POS, 4
.set shiftregReceiver_bSR_StsReg__5__MASK, 0x20
.set shiftregReceiver_bSR_StsReg__5__POS, 5
.set shiftregReceiver_bSR_StsReg__6__MASK, 0x40
.set shiftregReceiver_bSR_StsReg__6__POS, 6
.set shiftregReceiver_bSR_StsReg__MASK, 0x7A
.set shiftregReceiver_bSR_StsReg__MASK_REG, CYREG_B0_UDB05_MSK
.set shiftregReceiver_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set shiftregReceiver_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set shiftregReceiver_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set shiftregReceiver_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set shiftregReceiver_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set shiftregReceiver_bSR_StsReg__STATUS_REG, CYREG_B0_UDB05_ST
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__0__POS, 0
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set shiftregReceiver_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E120069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
