{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77664,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0120004,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0233573,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0238922,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.012,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0238922,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.70766,
	"finish__clock__skew__setup": 0.634117,
	"finish__clock__skew__hold": 0.634117,
	"finish__timing__drv__max_slew_limit": -2.70592,
	"finish__timing__drv__max_slew": 33838,
	"finish__timing__drv__max_cap_limit": -2.25194,
	"finish__timing__drv__max_cap": 33280,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0621089,
	"finish__power__switching__total": 0.720016,
	"finish__power__leakage__total": 6.44777e-07,
	"finish__power__total": 0.782126,
	"finish__design__io": 80,
	"finish__design__die__area": 4.71625e+06,
	"finish__design__core__area": 4.6988e+06,
	"finish__design__instance__count": 158699,
	"finish__design__instance__area": 1.93715e+06,
	"finish__design__instance__count__stdcell": 158699,
	"finish__design__instance__area__stdcell": 1.93715e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.412265,
	"finish__design__instance__utilization__stdcell": 0.412265
}