-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fpga_test_step is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fpga_test_U : IN STD_LOGIC_VECTOR (7 downto 0);
    fpga_test_Y : OUT STD_LOGIC_VECTOR (31 downto 0);
    fpga_test_Y_ap_vld : OUT STD_LOGIC;
    fpga_test_B_AC : IN STD_LOGIC_VECTOR (31 downto 0);
    fpga_test_B_StateSpace_o1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    fpga_test_B_StateSpace_o1_ce0 : OUT STD_LOGIC;
    fpga_test_B_StateSpace_o1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_StateSpace_o2 : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_DataTypeConversion2 : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_LookUpTable : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_IC : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_Derivative : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_B_DataTypeConversion1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_fpga_test_B_AC : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_fpga_test_B_AC_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_StateSpace_o1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_fpga_test_B_StateSpace_o1_ce0 : OUT STD_LOGIC;
    p_fpga_test_B_StateSpace_o1_we0 : OUT STD_LOGIC;
    p_fpga_test_B_StateSpace_o1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_StateSpace_o1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_fpga_test_B_StateSpace_o1_ce1 : OUT STD_LOGIC;
    p_fpga_test_B_StateSpace_o1_we1 : OUT STD_LOGIC;
    p_fpga_test_B_StateSpace_o1_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_StateSpace_o2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_StateSpace_o2_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_DataTypeConversion2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_DataTypeConversion2_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_LookUpTable : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_LookUpTable_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_IC : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_IC_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_Derivative : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_B_Derivative_ap_vld : OUT STD_LOGIC;
    p_fpga_test_B_DataTypeConversion1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_fpga_test_B_DataTypeConversion1_ap_vld : OUT STD_LOGIC;
    fpga_test_DW_DelayTs_DSTATE : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_DelayTs_DSTATE_f : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_IC_FirstOutputTime : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_TimeStampA : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_LastUAtTimeA : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_TimeStampB : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_LastUAtTimeB : IN STD_LOGIC_VECTOR (63 downto 0);
    fpga_test_DW_StateSpace_PWORK : IN STD_LOGIC_VECTOR (831 downto 0);
    fpga_test_DW_StateSpace_IWORK_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    fpga_test_DW_StateSpace_IWORK_ce0 : OUT STD_LOGIC;
    fpga_test_DW_StateSpace_IWORK_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    fpga_test_DW_StateSpace_IWORK_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    fpga_test_DW_StateSpace_IWORK_ce1 : OUT STD_LOGIC;
    fpga_test_DW_StateSpace_IWORK_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    fpga_test_DW_u5_Mode : IN STD_LOGIC_VECTOR (7 downto 0);
    p_fpga_test_DW_DelayTs_DSTATE : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_DelayTs_DSTATE_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_DelayTs_DSTATE_f : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_IC_FirstOutputTime : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_IC_FirstOutputTime_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_TimeStampA : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_TimeStampA_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_LastUAtTimeA : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_LastUAtTimeA_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_TimeStampB : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_TimeStampB_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_LastUAtTimeB : OUT STD_LOGIC_VECTOR (63 downto 0);
    p_fpga_test_DW_LastUAtTimeB_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_PWORK : OUT STD_LOGIC_VECTOR (831 downto 0);
    p_fpga_test_DW_StateSpace_PWORK_ap_vld : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_IWORK_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_fpga_test_DW_StateSpace_IWORK_ce0 : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_IWORK_we0 : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_IWORK_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_fpga_test_DW_StateSpace_IWORK_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    p_fpga_test_DW_StateSpace_IWORK_ce1 : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_IWORK_we1 : OUT STD_LOGIC;
    p_fpga_test_DW_StateSpace_IWORK_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_fpga_test_DW_u5_Mode : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_fpga_test_DW_u5_Mode_ap_vld : OUT STD_LOGIC;
    fpga_test_M_i : IN STD_LOGIC_VECTOR (519 downto 0);
    fpga_test_M_o : OUT STD_LOGIC_VECTOR (519 downto 0);
    fpga_test_M_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fpga_test_step is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fpga_test_step_fpga_test_step,hls_ip_2023_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=50000.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1969.320000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3359,HLS_SYN_LUT=14435,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_3FF0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_40778FDB9EFFEA46 : STD_LOGIC_VECTOR (63 downto 0) := "0100000001110111100011111101101110011110111111111110101001000110";
    constant ap_const_lv64_4059000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000001011001000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4000000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_41F0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000111110000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_13C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111100";
    constant ap_const_lv32_146 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000110";
    constant ap_const_lv32_13B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_207 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_33F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001100111111";
    constant ap_const_lv12_C01 : STD_LOGIC_VECTOR (11 downto 0) := "110000000001";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1082 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_892_ap_done : STD_LOGIC;
    signal fpga_test_DW_StateSpace_IWORK_load_reg_2538 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal fpga_test_DW_StateSpace_IWORK_load_1_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal fpga_test_DW_StateSpace_IWORK_load_2_reg_2558 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_3_reg_2573 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal fpga_test_DW_StateSpace_IWORK_load_4_reg_2578 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_5_reg_2593 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal fpga_test_DW_StateSpace_IWORK_load_6_reg_2598 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_7_reg_2613 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_8_reg_2618 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_M_read_reg_2638 : STD_LOGIC_VECTOR (519 downto 0);
    signal AC_tmp_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal AC_tmp_reg_2648 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_337_partselect_reg_2703 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_9_reg_2709 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW_StateSpace_IWORK_load_10_reg_2714 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_B_StateSpace_o1_load_reg_2724 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_46_fu_1242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_46_reg_2729 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_fu_913_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_reg_2750 : STD_LOGIC_VECTOR (63 downto 0);
    signal cmp52_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp52_reg_2756 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_load17_reg_2778 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_load15_reg_2784 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_load13_reg_2789 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_14_fu_1396_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_14_reg_2794 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_15_fu_1403_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_15_reg_2800 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_3103_1_fu_1426_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW3_7_3103_1_reg_2806 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln194_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_2813 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln194_fu_1440_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln194_reg_2819 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln203_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln203_reg_2825 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_48_fu_1458_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_51_fu_1498_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal fpga_test_DW3_7_0_1_2_fu_1508_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond1_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fpga_test_DW3_7_0_0_2_fu_1516_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln227_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln227_reg_2858 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln225_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln287_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln287_reg_2864 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln292_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln292_reg_2869 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2874 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_sin_or_cos_float_s_fu_892_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_892_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_892_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_892_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_index95_reg_852 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fpga_test_DW3_7_0_1_1_reg_863 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_0_0_1_reg_872 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_50_reg_881 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_sin_or_cos_float_s_fu_892_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal loopsToDo_fu_312 : STD_LOGIC_VECTOR (31 downto 0);
    signal loopsToDo_5_fu_1585_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal fpga_test_DW3_7_3103_0_fu_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal accum_11_fu_320 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_47_fu_1092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_13_fu_324 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_0_0_0_fu_328 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_923_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_38_fu_1120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_0_1_0_fu_332 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_928_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_39_fu_1134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_2_0_0_fu_336 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_2_0_2_fu_1475_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_44_fu_1204_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_2_1_0_fu_340 : STD_LOGIC_VECTOR (63 downto 0);
    signal fpga_test_DW3_7_2_1_2_fu_1468_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_45_fu_1218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a1_1_fu_344 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_963_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_43_fu_1190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a1_3_fu_348 : STD_LOGIC_VECTOR (63 downto 0);
    signal temp_fu_1014_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_42_fu_1176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_352 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_933_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_40_fu_1148_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_34_fu_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_41_fu_1162_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_35_fu_360 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_36_fu_364 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_2_04_fu_368 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_2_16_fu_372 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_1_fu_2202_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal data_fu_2005_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_923_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_958_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_928_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_974_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_933_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_933_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_983_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul12_fu_989_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_53_fu_1984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul19_fu_995_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul21_fu_1004_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_949_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv6_fu_909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_949_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1042_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_958_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_963_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_963_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_974_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_16_fu_1992_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_983_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_983_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_54_fu_1988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln312_fu_1816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv7_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul20_fu_1000_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1023_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_55_fu_1613_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1034_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln307_fu_1734_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln259_fu_2189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv7_fu_1038_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1042_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln206_fu_1050_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln292_fu_2194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln206_fu_1050_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_1101_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_37_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_0_123_partselect_fu_1124_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_0_225_partselect_fu_1138_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_0_327_partselect_fu_1152_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_1_029_partselect_fu_1166_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_1_131_partselect_fu_1180_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_2_033_partselect_fu_1194_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_2_135_partselect_fu_1208_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_7_643_partselect_fu_1232_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln193_fu_1346_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_1350_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln193_fu_1360_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln193_1_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln193_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln193_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln192_fu_1388_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln172_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln172_fu_1410_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_49_fu_1464_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_52_fu_1504_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal loopsToDo_4_fu_1574_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln225_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1624_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln287_fu_1633_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln287_1_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln287_fu_1636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln287_1_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1660_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln288_1_fu_1669_p4 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln288_1_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln288_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln288_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln288_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln287_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln288_1_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln292_fu_1714_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln307_fu_1731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1741_p4 : STD_LOGIC_VECTOR (487 downto 0);
    signal trunc_ln1_fu_1764_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_1779_p4 : STD_LOGIC_VECTOR (455 downto 0);
    signal add_ln308_fu_1773_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln307_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1_fu_1788_p4 : STD_LOGIC_VECTOR (519 downto 0);
    signal or_ln_fu_1750_p3 : STD_LOGIC_VECTOR (519 downto 0);
    signal select_ln307_fu_1798_p3 : STD_LOGIC_VECTOR (519 downto 0);
    signal trunc_ln2_fu_1806_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal add1_fu_945_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln3_fu_1847_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1837_p4 : STD_LOGIC_VECTOR (191 downto 0);
    signal bitcast_ln311_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_1863_p4 : STD_LOGIC_VECTOR (103 downto 0);
    signal add_ln316_fu_1857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln316_fu_1873_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln4_fu_1897_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1913_p4 : STD_LOGIC_VECTOR (71 downto 0);
    signal add_ln318_fu_1907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln317_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln2_fu_1923_p7 : STD_LOGIC_VECTOR (519 downto 0);
    signal or_ln316_1_fu_1877_p6 : STD_LOGIC_VECTOR (519 downto 0);
    signal conv2_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln287_fu_1724_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal accum_18_fu_1999_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_fu_2028_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_fu_2032_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_fu_2018_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_fu_2046_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_fu_2050_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_fu_2064_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_20_fu_2056_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln18_fu_2070_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_fu_2074_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_1_fu_2082_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_fu_2042_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_fu_2086_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal lshr_ln18_fu_2090_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_22_fu_2102_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln18_fu_2096_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_fu_2110_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_2114_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_fu_2124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_fu_2010_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_1_fu_2132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln259_fu_2147_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_2151_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln259_fu_2161_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln259_1_fu_2171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln259_fu_2165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln259_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln259_fu_2183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_fu_2198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln534_1_fu_2228_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mantissa_1_fu_2232_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal xs_exp_1_fu_2218_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln515_1_fu_2246_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln515_1_fu_2250_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln18_1_fu_2264_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_2256_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln18_2_fu_2270_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln18_2_fu_2274_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln18_3_fu_2282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln15_1_fu_2242_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln18_1_fu_2286_p1 : STD_LOGIC_VECTOR (136 downto 0);
    signal lshr_ln18_1_fu_2290_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal tmp_25_fu_2302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln18_1_fu_2296_p2 : STD_LOGIC_VECTOR (136 downto 0);
    signal zext_ln21_1_fu_2310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_2314_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_1_fu_2324_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xs_sign_1_fu_2210_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_4_fu_2332_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_5_fu_2338_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_68_fu_2384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_67_fu_2380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_66_fu_2376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_65_fu_2372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_64_fu_2368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_63_fu_2364_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_62_fu_2360_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_61_fu_2356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_917_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_941_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1023_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fpga_test_step_sin_or_cos_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fpga_test_step_fptrunc_64ns_32_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fpga_test_step_fpext_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_dadddsub_64ns_64ns_64_1_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_ddiv_64ns_64ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_dcmp_64ns_64ns_1_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fpga_test_step_uitodp_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_sitodp_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component fpga_test_step_mul_32s_8ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_sin_or_cos_float_s_fu_892 : component fpga_test_step_sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_or_cos_float_s_fu_892_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_892_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_892_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_892_ap_ready,
        t_in => reg_1082,
        ap_return => grp_sin_or_cos_float_s_fu_892_ap_return);

    fptrunc_64ns_32_1_no_dsp_1_U22 : component fpga_test_step_fptrunc_64ns_32_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_917_p2,
        dout => grp_fu_905_p1);

    fpext_32ns_64_1_no_dsp_1_U23 : component fpga_test_step_fpext_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_sin_or_cos_float_s_fu_892_ap_return,
        dout => conv6_fu_909_p1);

    fpext_32ns_64_1_no_dsp_1_U24 : component fpga_test_step_fpext_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_905_p1,
        dout => conv_fu_913_p1);

    dadddsub_64ns_64ns_64_1_full_dsp_1_U25 : component fpga_test_step_dadddsub_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_917_p0,
        din1 => grp_fu_917_p1,
        opcode => grp_fu_917_opcode,
        dout => grp_fu_917_p2);

    dadd_64ns_64ns_64_1_full_dsp_1_U26 : component fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_923_p0,
        din1 => grp_fu_923_p1,
        dout => grp_fu_923_p2);

    dadd_64ns_64ns_64_1_full_dsp_1_U27 : component fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_928_p0,
        din1 => grp_fu_928_p1,
        dout => grp_fu_928_p2);

    dadd_64ns_64ns_64_1_full_dsp_1_U28 : component fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_933_p0,
        din1 => grp_fu_933_p1,
        dout => grp_fu_933_p2);

    dadddsub_64ns_64ns_64_1_full_dsp_1_U29 : component fpga_test_step_dadddsub_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_941_p0,
        din1 => grp_fu_941_p1,
        opcode => grp_fu_941_opcode,
        dout => grp_fu_941_p2);

    dadd_64ns_64ns_64_1_full_dsp_1_U30 : component fpga_test_step_dadd_64ns_64ns_64_1_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => mul19_fu_995_p2,
        din1 => mul21_fu_1004_p2,
        dout => add1_fu_945_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U31 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_949_p0,
        din1 => grp_fu_949_p1,
        dout => grp_fu_949_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U32 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_958_p0,
        din1 => grp_fu_958_p1,
        dout => grp_fu_958_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U33 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_963_p0,
        din1 => grp_fu_963_p1,
        dout => grp_fu_963_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U34 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_969_p0,
        din1 => grp_fu_969_p1,
        dout => grp_fu_969_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U35 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_974_p0,
        din1 => grp_fu_974_p1,
        dout => grp_fu_974_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U36 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_983_p0,
        din1 => grp_fu_983_p1,
        dout => grp_fu_983_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U37 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_963_p2,
        din1 => fpga_test_DW3_7_2_1_0_fu_340,
        dout => mul12_fu_989_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U38 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_1034_p1,
        din1 => bitcast_ln312_fu_1816_p1,
        dout => mul19_fu_995_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U39 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => conv7_fu_1038_p1,
        din1 => bitcast_ln312_fu_1816_p1,
        dout => mul20_fu_1000_p2);

    dmul_64ns_64ns_64_1_max_dsp_1_U40 : component fpga_test_step_dmul_64ns_64ns_64_1_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => mul20_fu_1000_p2,
        din1 => ap_const_lv64_41F0000000000000,
        dout => mul21_fu_1004_p2);

    ddiv_64ns_64ns_64_1_no_dsp_1_U41 : component fpga_test_step_ddiv_64ns_64ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        din0 => ap_const_lv64_3FF0000000000000,
        din1 => grp_fu_917_p2,
        dout => temp_fu_1014_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U42 : component fpga_test_step_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_1023_p0,
        din1 => ap_const_lv64_0,
        opcode => grp_fu_1023_opcode,
        dout => grp_fu_1023_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U43 : component fpga_test_step_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => empty_55_fu_1613_p1,
        din1 => AC_tmp_reg_2648,
        opcode => ap_const_lv5_1,
        dout => tmp_10_fu_1029_p2);

    uitodp_32ns_64_1_no_dsp_1_U44 : component fpga_test_step_uitodp_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_1034_p0,
        dout => grp_fu_1034_p1);

    uitodp_32ns_64_1_no_dsp_1_U45 : component fpga_test_step_uitodp_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => conv7_fu_1038_p0,
        dout => conv7_fu_1038_p1);

    sitodp_32ns_64_1_no_dsp_1_U46 : component fpga_test_step_sitodp_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_fu_1042_p0,
        dout => grp_fu_1042_p1);

    sitodp_32ns_64_1_no_dsp_1_U47 : component fpga_test_step_sitodp_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => fpga_test_DW3_7_3103_1_reg_2806,
        dout => conv2_fu_1047_p1);

    mul_32s_8ns_32_1_1_U48 : component fpga_test_step_mul_32s_8ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 8,
        dout_WIDTH => 32)
    port map (
        din0 => sub_ln194_reg_2819,
        din1 => mul_ln206_fu_1050_p1,
        dout => mul_ln206_fu_1050_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_892_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_float_s_fu_892_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_sin_or_cos_float_s_fu_892_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_892_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_892_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a1_1_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                a1_1_fu_344 <= empty_43_fu_1190_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                a1_1_fu_344 <= grp_fu_963_p2;
            end if; 
        end if;
    end process;

    a1_3_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                a1_3_fu_348 <= empty_42_fu_1176_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                a1_3_fu_348 <= temp_fu_1014_p2;
            end if; 
        end if;
    end process;

    accum_11_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                accum_11_fu_320 <= empty_47_fu_1092_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((exitcond1_fu_1492_p2 = ap_const_lv1_1) or (icmp_ln203_reg_2825 = ap_const_lv1_1)))) then 
                accum_11_fu_320 <= accum_15_reg_2800;
            end if; 
        end if;
    end process;

    accum_13_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                accum_13_fu_324 <= empty_46_fu_1242_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((exitcond1_fu_1492_p2 = ap_const_lv1_1) or (icmp_ln203_reg_2825 = ap_const_lv1_1)))) then 
                accum_13_fu_324 <= accum_14_reg_2794;
            end if; 
        end if;
    end process;

    empty_34_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                empty_34_fu_356 <= empty_41_fu_1162_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_34_fu_356 <= grp_fu_941_p2;
            end if; 
        end if;
    end process;

    empty_35_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                empty_35_fu_360 <= empty_38_fu_1120_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_35_fu_360 <= grp_fu_923_p2;
            end if; 
        end if;
    end process;

    empty_36_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                empty_36_fu_364 <= empty_39_fu_1134_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_36_fu_364 <= grp_fu_928_p2;
            end if; 
        end if;
    end process;

    empty_50_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_1452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                empty_50_reg_881 <= ap_const_lv2_0;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_0) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_50_reg_881 <= empty_51_fu_1498_p2;
            end if; 
        end if;
    end process;

    empty_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                empty_fu_352 <= empty_40_fu_1148_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_fu_352 <= grp_fu_933_p2;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_0_0_0_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                fpga_test_DW3_7_0_0_0_fu_328 <= empty_38_fu_1120_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                fpga_test_DW3_7_0_0_0_fu_328 <= grp_fu_923_p2;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_0_0_1_reg_872_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_1452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                fpga_test_DW3_7_0_0_1_reg_872 <= fpga_test_DW3_7_0_0_0_fu_328;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_0) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                fpga_test_DW3_7_0_0_1_reg_872 <= fpga_test_DW3_7_0_0_2_fu_1516_p3;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_0_1_0_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                fpga_test_DW3_7_0_1_0_fu_332 <= empty_39_fu_1134_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                fpga_test_DW3_7_0_1_0_fu_332 <= grp_fu_928_p2;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_0_1_1_reg_863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_1452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                fpga_test_DW3_7_0_1_1_reg_863 <= fpga_test_DW3_7_0_1_0_fu_332;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_0) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                fpga_test_DW3_7_0_1_1_reg_863 <= fpga_test_DW3_7_0_1_2_fu_1508_p3;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_2_0_0_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                fpga_test_DW3_7_2_0_0_fu_336 <= empty_44_fu_1204_p1;
            elsif (((exitcond_fu_1452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                fpga_test_DW3_7_2_0_0_fu_336 <= fpga_test_DW3_7_2_0_2_fu_1475_p3;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_2_1_0_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                fpga_test_DW3_7_2_1_0_fu_340 <= empty_45_fu_1218_p1;
            elsif (((exitcond_fu_1452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                fpga_test_DW3_7_2_1_0_fu_340 <= fpga_test_DW3_7_2_1_2_fu_1468_p3;
            end if; 
        end if;
    end process;

    fpga_test_DW3_7_3103_0_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                fpga_test_DW3_7_3103_0_fu_316 <= fpga_test_DW_StateSpace_PWORK(543 downto 512);
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((exitcond1_fu_1492_p2 = ap_const_lv1_1) or (icmp_ln203_reg_2825 = ap_const_lv1_1)))) then 
                fpga_test_DW3_7_3103_0_fu_316 <= fpga_test_DW3_7_3103_1_reg_2806;
            end if; 
        end if;
    end process;

    loop_index95_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln203_fu_1446_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                loop_index95_reg_852 <= ap_const_lv2_0;
            elsif (((exitcond_fu_1452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                loop_index95_reg_852 <= empty_48_fu_1458_p2;
            end if; 
        end if;
    end process;

    loopsToDo_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                loopsToDo_fu_312 <= ap_const_lv32_A;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and ((exitcond1_fu_1492_p2 = ap_const_lv1_1) or (icmp_ln203_reg_2825 = ap_const_lv1_1)))) then 
                loopsToDo_fu_312 <= loopsToDo_5_fu_1585_p3;
            end if; 
        end if;
    end process;

    p_7_2_04_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                p_7_2_04_fu_368 <= empty_44_fu_1204_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                p_7_2_04_fu_368 <= fpga_test_DW3_7_2_0_0_fu_336;
            end if; 
        end if;
    end process;

    p_7_2_16_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then 
                p_7_2_16_fu_372 <= empty_45_fu_1218_p1;
            elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                p_7_2_16_fu_372 <= fpga_test_DW3_7_2_1_0_fu_340;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                AC_tmp_reg_2648 <= AC_tmp_fu_1111_p1;
                fpga_test_DW_StateSpace_IWORK_load_7_reg_2613 <= fpga_test_DW_StateSpace_IWORK_q0;
                fpga_test_DW_StateSpace_IWORK_load_8_reg_2618 <= fpga_test_DW_StateSpace_IWORK_q1;
                fpga_test_M_read_reg_2638 <= fpga_test_M_i;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                accum_14_reg_2794 <= accum_14_fu_1396_p3;
                accum_15_reg_2800 <= accum_15_fu_1403_p3;
                fpga_test_DW3_7_3103_1_reg_2806 <= fpga_test_DW3_7_3103_1_fu_1426_p3;
                icmp_ln194_reg_2813 <= icmp_ln194_fu_1434_p2;
                icmp_ln203_reg_2825 <= icmp_ln203_fu_1446_p2;
                p_load13_reg_2789 <= empty_35_fu_360;
                p_load15_reg_2784 <= empty_34_fu_356;
                p_load17_reg_2778 <= empty_fu_352;
                sub_ln194_reg_2819 <= sub_ln194_fu_1440_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                cmp52_reg_2756 <= cmp52_fu_1246_p2;
                conv_reg_2750 <= conv_fu_913_p1;
                empty_46_reg_2729 <= empty_46_fu_1242_p1;
                fpga_test_B_StateSpace_o1_load_reg_2724 <= fpga_test_B_StateSpace_o1_q0;
                fpga_test_DW_StateSpace_IWORK_load_10_reg_2714 <= fpga_test_DW_StateSpace_IWORK_q1;
                fpga_test_DW_StateSpace_IWORK_load_9_reg_2709 <= fpga_test_DW_StateSpace_IWORK_q0;
                p_7_337_partselect_reg_2703 <= fpga_test_DW_StateSpace_PWORK(543 downto 512);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                fpga_test_DW_StateSpace_IWORK_load_1_reg_2553 <= fpga_test_DW_StateSpace_IWORK_q1;
                fpga_test_DW_StateSpace_IWORK_load_2_reg_2558 <= fpga_test_DW_StateSpace_IWORK_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                fpga_test_DW_StateSpace_IWORK_load_3_reg_2573 <= fpga_test_DW_StateSpace_IWORK_q0;
                fpga_test_DW_StateSpace_IWORK_load_4_reg_2578 <= fpga_test_DW_StateSpace_IWORK_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                fpga_test_DW_StateSpace_IWORK_load_5_reg_2593 <= fpga_test_DW_StateSpace_IWORK_q0;
                fpga_test_DW_StateSpace_IWORK_load_6_reg_2598 <= fpga_test_DW_StateSpace_IWORK_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                fpga_test_DW_StateSpace_IWORK_load_reg_2538 <= fpga_test_DW_StateSpace_IWORK_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln172_reg_2764 <= icmp_ln172_fu_1325_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then
                icmp_ln227_reg_2858 <= icmp_ln227_fu_1618_p2;
                icmp_ln292_reg_2869 <= icmp_ln292_fu_1718_p2;
                or_ln287_reg_2864 <= or_ln287_fu_1708_p2;
                tmp_16_reg_2874 <= fpga_test_DW_StateSpace_PWORK(831 downto 704);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1)))) then
                reg_1082 <= grp_fu_905_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state7, grp_sin_or_cos_float_s_fu_892_ap_done, ap_CS_fsm_state9, icmp_ln203_fu_1446_p2, icmp_ln203_reg_2825, ap_CS_fsm_state10, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2, exitcond_fu_1452_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln203_fu_1446_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state10 => 
                if (((exitcond_fu_1452_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_1 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((ap_const_lv1_1 = and_ln225_fu_1591_p2) and (exitcond1_fu_1492_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    AC_tmp_fu_1111_p1 <= trunc_ln_fu_1101_p4;
    accum_14_fu_1396_p3 <= 
        accum_13_fu_324 when (icmp_ln172_reg_2764(0) = '1') else 
        grp_fu_923_p2;
    accum_15_fu_1403_p3 <= 
        accum_11_fu_320 when (icmp_ln172_reg_2764(0) = '1') else 
        grp_fu_933_p2;
    accum_16_fu_1992_p3 <= 
        grp_fu_923_p2 when (icmp_ln227_reg_2858(0) = '1') else 
        accum_14_reg_2794;
    accum_18_fu_1999_p3 <= 
        grp_fu_933_p2 when (icmp_ln227_reg_2858(0) = '1') else 
        accum_15_reg_2800;
    add_ln307_fu_1734_p2 <= std_logic_vector(unsigned(trunc_ln307_fu_1731_p1) + unsigned(ap_const_lv32_1));
    add_ln308_fu_1773_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_1764_p4) + unsigned(ap_const_lv32_1));
    add_ln316_fu_1857_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_1847_p4) + unsigned(ap_const_lv32_1));
    add_ln318_fu_1907_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_1897_p4) + unsigned(ap_const_lv32_1));
    add_ln515_1_fu_2250_p2 <= std_logic_vector(unsigned(zext_ln515_1_fu_2246_p1) + unsigned(ap_const_lv12_C01));
    add_ln515_fu_2050_p2 <= std_logic_vector(unsigned(zext_ln515_fu_2046_p1) + unsigned(ap_const_lv12_C01));
    and_ln193_fu_1382_p2 <= (or_ln193_fu_1376_p2 and grp_fu_1023_p2);
    and_ln225_fu_1591_p2 <= (icmp_ln225_fu_1579_p2 and icmp_ln194_reg_2813);
    and_ln259_fu_2183_p2 <= (or_ln259_fu_2177_p2 and grp_fu_1023_p2);
    and_ln287_fu_1654_p2 <= (or_ln287_1_fu_1648_p2 and grp_fu_1023_p2);
    and_ln288_1_fu_1702_p2 <= (tmp_10_fu_1029_p2 and and_ln288_fu_1696_p2);
    and_ln288_fu_1696_p2 <= (or_ln288_fu_1690_p2 and or_ln287_1_fu_1648_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_sin_or_cos_float_s_fu_892_ap_done)
    begin
        if ((grp_sin_or_cos_float_s_fu_892_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln193_fu_1346_p1 <= grp_fu_974_p2;
    bitcast_ln259_fu_2147_p1 <= grp_fu_983_p2;
    bitcast_ln311_fu_1833_p1 <= add1_fu_945_p2;
    bitcast_ln312_fu_1816_p1 <= trunc_ln2_fu_1806_p4;
    cmp52_fu_1246_p2 <= "1" when (signed(p_7_643_partselect_fu_1232_p4) > signed(ap_const_lv32_0)) else "0";
    conv7_fu_1038_p0 <= select_ln307_fu_1798_p3(63 downto 32);
    data_1_fu_2202_p3 <= 
        ap_const_lv64_0 when (or_ln287_reg_2864(0) = '1') else 
        phitmp_fu_2198_p1;
    data_fu_2005_p1 <= accum_18_fu_1999_p3;
    empty_37_fu_1116_p1 <= fpga_test_DW_StateSpace_PWORK(64 - 1 downto 0);
    empty_38_fu_1120_p1 <= empty_37_fu_1116_p1;
    empty_39_fu_1134_p1 <= p_7_0_123_partselect_fu_1124_p4;
    empty_40_fu_1148_p1 <= p_7_0_225_partselect_fu_1138_p4;
    empty_41_fu_1162_p1 <= p_7_0_327_partselect_fu_1152_p4;
    empty_42_fu_1176_p1 <= p_7_1_029_partselect_fu_1166_p4;
    empty_43_fu_1190_p1 <= p_7_1_131_partselect_fu_1180_p4;
    empty_44_fu_1204_p1 <= p_7_2_033_partselect_fu_1194_p4;
    empty_45_fu_1218_p1 <= p_7_2_135_partselect_fu_1208_p4;
    empty_46_fu_1242_p1 <= fpga_test_B_StateSpace_o1_q0;
    empty_47_fu_1092_p1 <= fpga_test_B_StateSpace_o1_q0;
    empty_48_fu_1458_p2 <= std_logic_vector(unsigned(loop_index95_reg_852) + unsigned(ap_const_lv2_1));
    empty_49_fu_1464_p1 <= loop_index95_reg_852(1 - 1 downto 0);
    empty_51_fu_1498_p2 <= std_logic_vector(unsigned(empty_50_reg_881) + unsigned(ap_const_lv2_1));
    empty_52_fu_1504_p1 <= empty_50_reg_881(1 - 1 downto 0);
    empty_53_fu_1984_p1 <= fpga_test_DW_DelayTs_DSTATE;
    empty_54_fu_1988_p1 <= fpga_test_DW_DelayTs_DSTATE_f;
    empty_55_fu_1613_p1 <= fpga_test_DW_IC_FirstOutputTime;
    empty_61_fu_2356_p1 <= empty_35_fu_360;
    empty_62_fu_2360_p1 <= empty_36_fu_364;
    empty_63_fu_2364_p1 <= empty_fu_352;
    empty_64_fu_2368_p1 <= empty_34_fu_356;
    empty_65_fu_2372_p1 <= a1_3_fu_348;
    empty_66_fu_2376_p1 <= a1_1_fu_344;
    empty_67_fu_2380_p1 <= p_7_2_04_fu_368;
    empty_68_fu_2384_p1 <= p_7_2_16_fu_372;
    exitcond1_fu_1492_p2 <= "1" when (empty_50_reg_881 = ap_const_lv2_2) else "0";
    exitcond_fu_1452_p2 <= "1" when (loop_index95_reg_852 = ap_const_lv2_2) else "0";

    fpga_test_B_StateSpace_o1_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fpga_test_B_StateSpace_o1_address0 <= ap_const_lv64_0(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            fpga_test_B_StateSpace_o1_address0 <= ap_const_lv64_1(1 - 1 downto 0);
        else 
            fpga_test_B_StateSpace_o1_address0 <= "X";
        end if; 
    end process;


    fpga_test_B_StateSpace_o1_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            fpga_test_B_StateSpace_o1_ce0 <= ap_const_logic_1;
        else 
            fpga_test_B_StateSpace_o1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fpga_test_DW3_7_0_0_2_fu_1516_p3 <= 
        fpga_test_DW3_7_0_0_1_reg_872 when (empty_52_fu_1504_p1(0) = '1') else 
        ap_const_lv64_0;
    fpga_test_DW3_7_0_1_2_fu_1508_p3 <= 
        ap_const_lv64_0 when (empty_52_fu_1504_p1(0) = '1') else 
        fpga_test_DW3_7_0_1_1_reg_863;
    fpga_test_DW3_7_2_0_2_fu_1475_p3 <= 
        fpga_test_DW3_7_2_0_0_fu_336 when (empty_49_fu_1464_p1(0) = '1') else 
        fpga_test_DW3_7_0_0_0_fu_328;
    fpga_test_DW3_7_2_1_2_fu_1468_p3 <= 
        fpga_test_DW3_7_0_1_0_fu_332 when (empty_49_fu_1464_p1(0) = '1') else 
        fpga_test_DW3_7_2_1_0_fu_340;
    fpga_test_DW3_7_3103_1_fu_1426_p3 <= 
        ap_const_lv32_1 when (sel_tmp2_fu_1421_p2(0) = '1') else 
        select_ln172_fu_1410_p3;

    fpga_test_DW_StateSpace_IWORK_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            fpga_test_DW_StateSpace_IWORK_address0 <= "XXXX";
        end if; 
    end process;


    fpga_test_DW_StateSpace_IWORK_address1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            fpga_test_DW_StateSpace_IWORK_address1 <= "XXXX";
        end if; 
    end process;


    fpga_test_DW_StateSpace_IWORK_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            fpga_test_DW_StateSpace_IWORK_ce0 <= ap_const_logic_1;
        else 
            fpga_test_DW_StateSpace_IWORK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fpga_test_DW_StateSpace_IWORK_ce1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fpga_test_DW_StateSpace_IWORK_ce1 <= ap_const_logic_1;
        else 
            fpga_test_DW_StateSpace_IWORK_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    fpga_test_M_o <= 
        or_ln2_fu_1923_p7 when (icmp_ln317_fu_1891_p2(0) = '1') else 
        or_ln316_1_fu_1877_p6;

    fpga_test_M_o_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            fpga_test_M_o_ap_vld <= ap_const_logic_1;
        else 
            fpga_test_M_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    fpga_test_Y <= 
        result_1_fu_2132_p2 when (xs_sign_fu_2010_p3(0) = '1') else 
        val_fu_2124_p3;

    fpga_test_Y_ap_vld_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fpga_test_Y_ap_vld <= ap_const_logic_1;
        else 
            fpga_test_Y_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1023_opcode_assign_proc : process(icmp_ln172_reg_2764, ap_CS_fsm_state9, icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1023_opcode <= ap_const_lv5_2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            grp_fu_1023_opcode <= ap_const_lv5_1;
        elsif (((icmp_ln172_reg_2764 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_1023_opcode <= ap_const_lv5_4;
        else 
            grp_fu_1023_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1023_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_974_p2, grp_fu_983_p2, empty_55_fu_1613_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1023_p0 <= grp_fu_983_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1023_p0 <= empty_55_fu_1613_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_1023_p0 <= grp_fu_974_p2;
        else 
            grp_fu_1023_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1034_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, add_ln307_fu_1734_p2, zext_ln259_fu_2189_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1034_p0 <= zext_ln259_fu_2189_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1034_p0 <= add_ln307_fu_1734_p2;
        else 
            grp_fu_1034_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1042_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, mul_ln206_fu_1050_p2, zext_ln292_fu_2194_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_1042_p0 <= zext_ln292_fu_2194_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_1042_p0 <= mul_ln206_fu_1050_p2;
        else 
            grp_fu_1042_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_917_opcode_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, icmp_ln227_reg_2858, ap_CS_fsm_state12)
    begin
        if (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_917_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((icmp_ln227_reg_2858 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_fu_917_opcode <= ap_const_lv2_0;
        else 
            grp_fu_917_opcode <= "XX";
        end if; 
    end process;


    grp_fu_917_p0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_949_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_917_p0 <= ap_const_lv64_3FF0000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_917_p0 <= grp_fu_949_p2;
        else 
            grp_fu_917_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_917_p1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_949_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_917_p1 <= grp_fu_949_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_917_p1 <= ap_const_lv64_0;
        else 
            grp_fu_917_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_923_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, fpga_test_DW3_7_0_0_1_reg_872, ap_CS_fsm_state12, grp_fu_917_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_923_p0 <= fpga_test_DW3_7_0_0_1_reg_872;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_923_p0 <= grp_fu_917_p2;
        else 
            grp_fu_923_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_923_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_958_p2, grp_fu_969_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_923_p1 <= grp_fu_969_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_923_p1 <= grp_fu_958_p2;
        else 
            grp_fu_923_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_928_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, fpga_test_DW3_7_0_1_1_reg_863, ap_CS_fsm_state12, grp_fu_963_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_928_p0 <= fpga_test_DW3_7_0_1_1_reg_863;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_928_p0 <= grp_fu_963_p2;
        else 
            grp_fu_928_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_928_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_974_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_928_p1 <= grp_fu_974_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_928_p1 <= ap_const_lv64_0;
        else 
            grp_fu_928_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_933_p0_assign_proc : process(p_load17_reg_2778, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_928_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_933_p0 <= p_load17_reg_2778;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_933_p0 <= grp_fu_928_p2;
        else 
            grp_fu_933_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_933_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_969_p2, grp_fu_983_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_933_p1 <= grp_fu_983_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_933_p1 <= grp_fu_969_p2;
        else 
            grp_fu_933_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_941_opcode_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_941_opcode <= ap_const_lv2_1;
        elsif (((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (icmp_ln203_reg_2825 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_941_opcode <= ap_const_lv2_0;
        else 
            grp_fu_941_opcode <= "XX";
        end if; 
    end process;


    grp_fu_941_p0_assign_proc : process(p_load15_reg_2784, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_974_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_941_p0 <= grp_fu_974_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_941_p0 <= p_load15_reg_2784;
        else 
            grp_fu_941_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_941_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, mul12_fu_989_p2, empty_53_fu_1984_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_941_p1 <= empty_53_fu_1984_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_941_p1 <= mul12_fu_989_p2;
        else 
            grp_fu_941_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_949_p0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, AC_tmp_fu_1111_p1, ap_CS_fsm_state9, p_load13_reg_2789, ap_CS_fsm_state11, ap_CS_fsm_state12, empty_35_fu_360, conv6_fu_909_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_949_p0 <= p_load13_reg_2789;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_949_p0 <= empty_35_fu_360;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_949_p0 <= conv6_fu_909_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_949_p0 <= AC_tmp_fu_1111_p1;
        else 
            grp_fu_949_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_949_p1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_1042_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_949_p1 <= grp_fu_1042_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_949_p1 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_949_p1 <= ap_const_lv64_4059000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_949_p1 <= ap_const_lv64_40778FDB9EFFEA46;
        else 
            grp_fu_949_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_958_p0_assign_proc : process(p_load17_reg_2778, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, empty_36_fu_364)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_958_p0 <= p_load17_reg_2778;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_958_p0 <= empty_36_fu_364;
        else 
            grp_fu_958_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_958_p1_assign_proc : process(conv_reg_2750, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, temp_fu_1014_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_958_p1 <= temp_fu_1014_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_958_p1 <= conv_reg_2750;
        else 
            grp_fu_958_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_963_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, empty_fu_352, grp_fu_958_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_963_p0 <= grp_fu_958_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_963_p0 <= empty_fu_352;
        else 
            grp_fu_963_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_963_p1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_1042_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_963_p1 <= grp_fu_1042_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_963_p1 <= ap_const_lv64_0;
        else 
            grp_fu_963_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_969_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, temp_fu_1014_p2, empty_34_fu_356)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_969_p0 <= temp_fu_1014_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_969_p0 <= empty_34_fu_356;
        else 
            grp_fu_969_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_969_p1_assign_proc : process(conv_reg_2750, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, fpga_test_DW3_7_2_0_0_fu_336)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_969_p1 <= fpga_test_DW3_7_2_0_0_fu_336;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            grp_fu_969_p1 <= conv_reg_2750;
        else 
            grp_fu_969_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_974_p0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_923_p2, temp_fu_1014_p2, accum_16_fu_1992_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_974_p0 <= accum_16_fu_1992_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_974_p0 <= temp_fu_1014_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_974_p0 <= grp_fu_923_p2;
        else 
            grp_fu_974_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_974_p1_assign_proc : process(empty_46_reg_2729, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state12, fpga_test_DW3_7_2_1_0_fu_340)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_974_p1 <= ap_const_lv64_4000000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_974_p1 <= fpga_test_DW3_7_2_1_0_fu_340;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_974_p1 <= empty_46_reg_2729;
        else 
            grp_fu_974_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_983_p0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, grp_fu_963_p2, grp_fu_941_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_983_p0 <= grp_fu_941_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_983_p0 <= grp_fu_963_p2;
        else 
            grp_fu_983_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_983_p1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, fpga_test_DW3_7_2_0_0_fu_336, empty_54_fu_1988_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_983_p1 <= empty_54_fu_1988_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_983_p1 <= fpga_test_DW3_7_2_0_0_fu_336;
        else 
            grp_fu_983_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_sin_or_cos_float_s_fu_892_ap_start <= grp_sin_or_cos_float_s_fu_892_ap_start_reg;
    icmp_ln172_fu_1325_p2 <= "1" when (loopsToDo_fu_312 = ap_const_lv32_1) else "0";
    icmp_ln193_1_fu_1370_p2 <= "1" when (trunc_ln193_fu_1360_p1 = ap_const_lv52_0) else "0";
    icmp_ln193_fu_1364_p2 <= "0" when (tmp_2_fu_1350_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln194_fu_1434_p2 <= "0" when (fpga_test_DW3_7_3103_1_fu_1426_p3 = fpga_test_DW3_7_3103_0_fu_316) else "1";
    icmp_ln203_fu_1446_p2 <= "1" when (fpga_test_DW3_7_3103_1_fu_1426_p3 = fpga_test_DW3_7_3103_0_fu_316) else "0";
    icmp_ln225_fu_1579_p2 <= "1" when (signed(loopsToDo_4_fu_1574_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln227_fu_1618_p2 <= "1" when (loopsToDo_5_fu_1585_p3 = ap_const_lv32_0) else "0";
    icmp_ln259_1_fu_2171_p2 <= "1" when (trunc_ln259_fu_2161_p1 = ap_const_lv52_0) else "0";
    icmp_ln259_fu_2165_p2 <= "0" when (tmp_4_fu_2151_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln287_1_fu_1642_p2 <= "1" when (trunc_ln287_fu_1633_p1 = ap_const_lv52_0) else "0";
    icmp_ln287_fu_1636_p2 <= "0" when (tmp_6_fu_1624_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln288_1_fu_1684_p2 <= "1" when (trunc_ln288_1_fu_1669_p4 = ap_const_lv52_0) else "0";
    icmp_ln288_fu_1678_p2 <= "0" when (tmp_9_fu_1660_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln292_fu_1718_p2 <= "0" when (or_ln292_fu_1714_p2 = ap_const_lv8_0) else "1";
    icmp_ln307_fu_1758_p2 <= "1" when (add_ln307_fu_1734_p2 = ap_const_lv32_0) else "0";
    icmp_ln317_fu_1891_p2 <= "1" when (add_ln316_fu_1857_p2 = ap_const_lv32_0) else "0";
    loopsToDo_4_fu_1574_p2 <= std_logic_vector(unsigned(loopsToDo_fu_312) + unsigned(ap_const_lv32_FFFFFFFF));
    loopsToDo_5_fu_1585_p3 <= 
        loopsToDo_4_fu_1574_p2 when (icmp_ln194_reg_2813(0) = '1') else 
        loopsToDo_fu_312;
    lshr_ln18_1_fu_2290_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_1_fu_2242_p1),to_integer(unsigned('0' & zext_ln18_1_fu_2286_p1(31-1 downto 0)))));
    lshr_ln18_fu_2090_p2 <= std_logic_vector(shift_right(unsigned(zext_ln15_fu_2042_p1),to_integer(unsigned('0' & zext_ln18_fu_2086_p1(31-1 downto 0)))));
    mantissa_1_fu_2232_p4 <= ((ap_const_lv1_1 & trunc_ln534_1_fu_2228_p1) & ap_const_lv1_0);
    mantissa_fu_2032_p4 <= ((ap_const_lv1_1 & trunc_ln534_fu_2028_p1) & ap_const_lv1_0);
    mul_ln206_fu_1050_p1 <= ap_const_lv32_64(8 - 1 downto 0);
    or_ln193_fu_1376_p2 <= (icmp_ln193_fu_1364_p2 or icmp_ln193_1_fu_1370_p2);
    or_ln1_fu_1788_p4 <= ((tmp_12_fu_1779_p4 & add_ln308_fu_1773_p2) & add_ln307_fu_1734_p2);
    or_ln259_fu_2177_p2 <= (icmp_ln259_fu_2165_p2 or icmp_ln259_1_fu_2171_p2);
    or_ln287_1_fu_1648_p2 <= (icmp_ln287_fu_1636_p2 or icmp_ln287_1_fu_1642_p2);
    or_ln287_fu_1708_p2 <= (and_ln288_1_fu_1702_p2 or and_ln287_fu_1654_p2);
    or_ln288_fu_1690_p2 <= (icmp_ln288_fu_1678_p2 or icmp_ln288_1_fu_1684_p2);
    or_ln292_fu_1714_p2 <= (fpga_test_U or fpga_test_B_DataTypeConversion1);
    or_ln2_fu_1923_p7 <= (((((tmp_13_fu_1837_p4 & bitcast_ln311_fu_1833_p1) & tmp_15_fu_1913_p4) & add_ln318_fu_1907_p2) & add_ln316_fu_1857_p2) & trunc_ln316_fu_1873_p1);
    or_ln316_1_fu_1877_p6 <= ((((tmp_13_fu_1837_p4 & bitcast_ln311_fu_1833_p1) & tmp_14_fu_1863_p4) & add_ln316_fu_1857_p2) & trunc_ln316_fu_1873_p1);
    or_ln_fu_1750_p3 <= (tmp_11_fu_1741_p4 & add_ln307_fu_1734_p2);
    p_7_0_123_partselect_fu_1124_p4 <= fpga_test_DW_StateSpace_PWORK(127 downto 64);
    p_7_0_225_partselect_fu_1138_p4 <= fpga_test_DW_StateSpace_PWORK(191 downto 128);
    p_7_0_327_partselect_fu_1152_p4 <= fpga_test_DW_StateSpace_PWORK(255 downto 192);
    p_7_1_029_partselect_fu_1166_p4 <= fpga_test_DW_StateSpace_PWORK(319 downto 256);
    p_7_1_131_partselect_fu_1180_p4 <= fpga_test_DW_StateSpace_PWORK(383 downto 320);
    p_7_2_033_partselect_fu_1194_p4 <= fpga_test_DW_StateSpace_PWORK(447 downto 384);
    p_7_2_135_partselect_fu_1208_p4 <= fpga_test_DW_StateSpace_PWORK(511 downto 448);
    p_7_643_partselect_fu_1232_p4 <= fpga_test_DW_StateSpace_PWORK(639 downto 608);
    p_fpga_test_B_AC <= reg_1082;

    p_fpga_test_B_AC_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_B_AC_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_AC_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_DataTypeConversion1 <= fpga_test_B_DataTypeConversion1;

    p_fpga_test_B_DataTypeConversion1_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_B_DataTypeConversion1_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_DataTypeConversion1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_DataTypeConversion2 <= grp_fu_1034_p1;

    p_fpga_test_B_DataTypeConversion2_ap_vld_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_DataTypeConversion2_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_DataTypeConversion2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_Derivative <= fpga_test_B_Derivative;

    p_fpga_test_B_Derivative_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_B_Derivative_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_Derivative_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_IC <= data_1_fu_2202_p3;

    p_fpga_test_B_IC_ap_vld_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_IC_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_IC_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_LookUpTable <= fpga_test_B_LookUpTable;

    p_fpga_test_B_LookUpTable_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_B_LookUpTable_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_LookUpTable_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_StateSpace_o1_address0 <= ap_const_lv64_1(1 - 1 downto 0);
    p_fpga_test_B_StateSpace_o1_address1 <= ap_const_lv64_0(1 - 1 downto 0);

    p_fpga_test_B_StateSpace_o1_ce0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_StateSpace_o1_ce0 <= ap_const_logic_1;
        else 
            p_fpga_test_B_StateSpace_o1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_B_StateSpace_o1_ce1_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_StateSpace_o1_ce1 <= ap_const_logic_1;
        else 
            p_fpga_test_B_StateSpace_o1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_StateSpace_o1_d0 <= data_fu_2005_p1;
    p_fpga_test_B_StateSpace_o1_d1 <= accum_16_fu_1992_p3;

    p_fpga_test_B_StateSpace_o1_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_StateSpace_o1_we0 <= ap_const_logic_1;
        else 
            p_fpga_test_B_StateSpace_o1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_B_StateSpace_o1_we1_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_B_StateSpace_o1_we1 <= ap_const_logic_1;
        else 
            p_fpga_test_B_StateSpace_o1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_B_StateSpace_o2 <= conv2_fu_1047_p1;

    p_fpga_test_B_StateSpace_o2_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_B_StateSpace_o2_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_B_StateSpace_o2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_DelayTs_DSTATE <= fpga_test_DW_DelayTs_DSTATE;

    p_fpga_test_DW_DelayTs_DSTATE_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_DelayTs_DSTATE_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_DelayTs_DSTATE_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_DelayTs_DSTATE_f <= fpga_test_DW_DelayTs_DSTATE_f;

    p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_DelayTs_DSTATE_f_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_IC_FirstOutputTime <= select_ln287_fu_1724_p3;

    p_fpga_test_DW_IC_FirstOutputTime_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_IC_FirstOutputTime_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_IC_FirstOutputTime_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_LastUAtTimeA <= fpga_test_DW_LastUAtTimeA;

    p_fpga_test_DW_LastUAtTimeA_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_LastUAtTimeA_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_LastUAtTimeA_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_LastUAtTimeB <= fpga_test_DW_LastUAtTimeB;

    p_fpga_test_DW_LastUAtTimeB_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_LastUAtTimeB_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_LastUAtTimeB_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            p_fpga_test_DW_StateSpace_IWORK_address0 <= "XXXX";
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            p_fpga_test_DW_StateSpace_IWORK_address1 <= "XXXX";
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            p_fpga_test_DW_StateSpace_IWORK_ce0 <= ap_const_logic_1;
        else 
            p_fpga_test_DW_StateSpace_IWORK_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            p_fpga_test_DW_StateSpace_IWORK_ce1 <= ap_const_logic_1;
        else 
            p_fpga_test_DW_StateSpace_IWORK_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_d0_assign_proc : process(fpga_test_DW_StateSpace_IWORK_load_1_reg_2553, fpga_test_DW_StateSpace_IWORK_load_3_reg_2573, fpga_test_DW_StateSpace_IWORK_load_5_reg_2593, fpga_test_DW_StateSpace_IWORK_load_7_reg_2613, fpga_test_DW_StateSpace_IWORK_load_9_reg_2709, fpga_test_DW_StateSpace_IWORK_load_10_reg_2714, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_10_reg_2714;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_9_reg_2709;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_7_reg_2613;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_5_reg_2593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_3_reg_2573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= fpga_test_DW_StateSpace_IWORK_load_1_reg_2553;
        else 
            p_fpga_test_DW_StateSpace_IWORK_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_d1_assign_proc : process(fpga_test_DW_StateSpace_IWORK_load_reg_2538, fpga_test_DW_StateSpace_IWORK_load_2_reg_2558, fpga_test_DW_StateSpace_IWORK_load_4_reg_2578, fpga_test_DW_StateSpace_IWORK_load_6_reg_2598, fpga_test_DW_StateSpace_IWORK_load_8_reg_2618, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= fpga_test_DW_StateSpace_IWORK_load_8_reg_2618;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= fpga_test_DW_StateSpace_IWORK_load_6_reg_2598;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= fpga_test_DW_StateSpace_IWORK_load_4_reg_2578;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= fpga_test_DW_StateSpace_IWORK_load_2_reg_2558;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= fpga_test_DW_StateSpace_IWORK_load_reg_2538;
        else 
            p_fpga_test_DW_StateSpace_IWORK_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_we0_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2)))))) then 
            p_fpga_test_DW_StateSpace_IWORK_we0 <= ap_const_logic_1;
        else 
            p_fpga_test_DW_StateSpace_IWORK_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_fpga_test_DW_StateSpace_IWORK_we1_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2)))))) then 
            p_fpga_test_DW_StateSpace_IWORK_we1 <= ap_const_logic_1;
        else 
            p_fpga_test_DW_StateSpace_IWORK_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_StateSpace_PWORK <= (((((((((((((tmp_16_reg_2874 & fpga_test_B_StateSpace_o1_load_reg_2724) & result_5_fu_2338_p3) & sub_ln194_reg_2819) & p_7_337_partselect_reg_2703) & fpga_test_DW3_7_3103_1_reg_2806) & empty_68_fu_2384_p1) & empty_67_fu_2380_p1) & empty_66_fu_2376_p1) & empty_65_fu_2372_p1) & empty_64_fu_2368_p1) & empty_63_fu_2364_p1) & empty_62_fu_2360_p1) & empty_61_fu_2356_p1);

    p_fpga_test_DW_StateSpace_PWORK_ap_vld_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            p_fpga_test_DW_StateSpace_PWORK_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_StateSpace_PWORK_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_TimeStampA <= fpga_test_DW_TimeStampA;

    p_fpga_test_DW_TimeStampA_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_TimeStampA_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_TimeStampA_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_TimeStampB <= fpga_test_DW_TimeStampB;

    p_fpga_test_DW_TimeStampB_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_TimeStampB_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_TimeStampB_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_fpga_test_DW_u5_Mode <= fpga_test_DW_u5_Mode;

    p_fpga_test_DW_u5_Mode_ap_vld_assign_proc : process(icmp_ln203_reg_2825, ap_CS_fsm_state11, exitcond1_fu_1492_p2, and_ln225_fu_1591_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((ap_const_lv1_0 = and_ln225_fu_1591_p2) and (icmp_ln203_reg_2825 = ap_const_lv1_1)) or ((exitcond1_fu_1492_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln225_fu_1591_p2))))) then 
            p_fpga_test_DW_u5_Mode_ap_vld <= ap_const_logic_1;
        else 
            p_fpga_test_DW_u5_Mode_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phitmp_fu_2198_p1 <= grp_fu_1042_p1;
    result_1_fu_2132_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_fu_2124_p3));
    result_4_fu_2332_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(val_1_fu_2324_p3));
    result_5_fu_2338_p3 <= 
        result_4_fu_2332_p2 when (xs_sign_1_fu_2210_p3(0) = '1') else 
        val_1_fu_2324_p3;
    sel_tmp2_fu_1421_p2 <= (xor_ln172_fu_1416_p2 and cmp52_reg_2756);
    select_ln172_fu_1410_p3 <= 
        p_7_337_partselect_reg_2703 when (icmp_ln172_reg_2764(0) = '1') else 
        select_ln192_fu_1388_p3;
    select_ln18_2_fu_2274_p3 <= 
        sext_ln18_2_fu_2270_p1 when (tmp_24_fu_2256_p3(0) = '1') else 
        add_ln515_1_fu_2250_p2;
    select_ln18_fu_2074_p3 <= 
        sext_ln18_fu_2070_p1 when (tmp_20_fu_2056_p3(0) = '1') else 
        add_ln515_fu_2050_p2;
    select_ln192_fu_1388_p3 <= 
        ap_const_lv32_0 when (and_ln193_fu_1382_p2(0) = '1') else 
        fpga_test_DW3_7_3103_0_fu_316;
    select_ln287_fu_1724_p3 <= 
        AC_tmp_reg_2648 when (or_ln287_fu_1708_p2(0) = '1') else 
        empty_55_fu_1613_p1;
    select_ln307_fu_1798_p3 <= 
        or_ln1_fu_1788_p4 when (icmp_ln307_fu_1758_p2(0) = '1') else 
        or_ln_fu_1750_p3;
        sext_ln18_1_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_fu_2074_p3),32));

        sext_ln18_2_fu_2270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_1_fu_2264_p2),12));

        sext_ln18_3_fu_2282_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln18_2_fu_2274_p3),32));

        sext_ln18_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln18_fu_2064_p2),12));

    shl_ln18_1_fu_2296_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_1_fu_2242_p1),to_integer(unsigned('0' & zext_ln18_1_fu_2286_p1(31-1 downto 0)))));
    shl_ln18_fu_2096_p2 <= std_logic_vector(shift_left(unsigned(zext_ln15_fu_2042_p1),to_integer(unsigned('0' & zext_ln18_fu_2086_p1(31-1 downto 0)))));
    sub_ln18_1_fu_2264_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_1_fu_2218_p4));
    sub_ln18_fu_2064_p2 <= std_logic_vector(unsigned(ap_const_lv11_3FF) - unsigned(xs_exp_fu_2018_p4));
    sub_ln194_fu_1440_p2 <= std_logic_vector(unsigned(fpga_test_DW3_7_3103_1_fu_1426_p3) - unsigned(fpga_test_DW3_7_3103_0_fu_316));
    tmp_11_fu_1741_p4 <= fpga_test_M_read_reg_2638(519 downto 32);
    tmp_12_fu_1779_p4 <= fpga_test_M_read_reg_2638(519 downto 64);
    tmp_13_fu_1837_p4 <= select_ln307_fu_1798_p3(519 downto 328);
    tmp_14_fu_1863_p4 <= select_ln307_fu_1798_p3(263 downto 160);
    tmp_15_fu_1913_p4 <= select_ln307_fu_1798_p3(263 downto 192);
    tmp_20_fu_2056_p3 <= add_ln515_fu_2050_p2(11 downto 11);
    tmp_22_fu_2102_p3 <= lshr_ln18_fu_2090_p2(53 downto 53);
    tmp_24_fu_2256_p3 <= add_ln515_1_fu_2250_p2(11 downto 11);
    tmp_25_fu_2302_p3 <= lshr_ln18_1_fu_2290_p2(53 downto 53);
    tmp_2_fu_1350_p4 <= bitcast_ln193_fu_1346_p1(62 downto 52);
    tmp_4_fu_2151_p4 <= bitcast_ln259_fu_2147_p1(62 downto 52);
    tmp_6_fu_1624_p4 <= fpga_test_DW_IC_FirstOutputTime(62 downto 52);
    tmp_8_fu_2114_p4 <= shl_ln18_fu_2096_p2(84 downto 53);
    tmp_9_fu_1660_p4 <= fpga_test_M_read_reg_2638(326 downto 316);
    tmp_s_fu_2314_p4 <= shl_ln18_1_fu_2296_p2(84 downto 53);
    trunc_ln193_fu_1360_p1 <= bitcast_ln193_fu_1346_p1(52 - 1 downto 0);
    trunc_ln1_fu_1764_p4 <= fpga_test_M_read_reg_2638(63 downto 32);
    trunc_ln259_fu_2161_p1 <= bitcast_ln259_fu_2147_p1(52 - 1 downto 0);
    trunc_ln287_fu_1633_p1 <= fpga_test_DW_IC_FirstOutputTime(52 - 1 downto 0);
    trunc_ln288_1_fu_1669_p4 <= fpga_test_M_read_reg_2638(315 downto 264);
    trunc_ln2_fu_1806_p4 <= select_ln307_fu_1798_p3(127 downto 64);
    trunc_ln307_fu_1731_p1 <= fpga_test_M_read_reg_2638(32 - 1 downto 0);
    trunc_ln316_fu_1873_p1 <= select_ln307_fu_1798_p3(128 - 1 downto 0);
    trunc_ln3_fu_1847_p4 <= select_ln307_fu_1798_p3(159 downto 128);
    trunc_ln4_fu_1897_p4 <= select_ln307_fu_1798_p3(191 downto 160);
    trunc_ln534_1_fu_2228_p1 <= data_1_fu_2202_p3(52 - 1 downto 0);
    trunc_ln534_fu_2028_p1 <= data_fu_2005_p1(52 - 1 downto 0);
    trunc_ln_fu_1101_p4 <= fpga_test_M_i(327 downto 264);
    val_1_fu_2324_p3 <= 
        zext_ln21_1_fu_2310_p1 when (tmp_24_fu_2256_p3(0) = '1') else 
        tmp_s_fu_2314_p4;
    val_fu_2124_p3 <= 
        zext_ln21_fu_2110_p1 when (tmp_20_fu_2056_p3(0) = '1') else 
        tmp_8_fu_2114_p4;
    xor_ln172_fu_1416_p2 <= (icmp_ln172_reg_2764 xor ap_const_lv1_1);
    xs_exp_1_fu_2218_p4 <= data_1_fu_2202_p3(62 downto 52);
    xs_exp_fu_2018_p4 <= data_fu_2005_p1(62 downto 52);
    xs_sign_1_fu_2210_p3 <= data_1_fu_2202_p3(63 downto 63);
    xs_sign_fu_2010_p3 <= data_fu_2005_p1(63 downto 63);
    zext_ln15_1_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_2232_p4),137));
    zext_ln15_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_2032_p4),137));
    zext_ln18_1_fu_2286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_3_fu_2282_p1),137));
    zext_ln18_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln18_1_fu_2082_p1),137));
    zext_ln21_1_fu_2310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2302_p3),32));
    zext_ln21_fu_2110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2102_p3),32));
    zext_ln259_fu_2189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln259_fu_2183_p2),32));
    zext_ln292_fu_2194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln292_reg_2869),32));
    zext_ln515_1_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_1_fu_2218_p4),12));
    zext_ln515_fu_2046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_fu_2018_p4),12));
end behav;
