Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 02:53:52 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_136_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 Delay1No33_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.023ns (30.204%)  route 2.364ns (69.796%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 6.318 - 4.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.564ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.516ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=76256, routed)       1.872     2.907    Delay1No33_instance/clk_IBUF_BUFG
    SLICE_X178Y450       FDCE                                         r  Delay1No33_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y450       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.986 r  Delay1No33_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.856     3.842    Delay1No32_instance/Y_reg[33]_0[18]
    SLICE_X171Y394       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.967 r  Delay1No32_instance/geqOp_carry__0_i_15__5/O
                         net (fo=1, routed)           0.016     3.983    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X171Y394       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.173 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.199    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X171Y395       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.251 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.297     4.548    Delay1No32_instance/CO[0]
    SLICE_X172Y400       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     4.706 r  Delay1No32_instance/shiftedFracY_d1[49]_i_8__5/O
                         net (fo=2, routed)           0.170     4.876    Delay1No32_instance/shiftedFracY_d1[49]_i_8__5_n_0
    SLICE_X171Y399       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     4.999 r  Delay1No32_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.073     5.072    Delay1No32_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X171Y399       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.222 r  Delay1No32_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.399     5.621    Delay1No33_instance/shiftVal__5[0]
    SLICE_X168Y391       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.049     5.670 r  Delay1No33_instance/shiftedFracY_d1[17]_i_2__5/O
                         net (fo=5, routed)           0.198     5.868    Delay1No33_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X169Y394       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.965 r  Delay1No33_instance/shiftedFracY_d1[5]_i_1__5/O
                         net (fo=2, routed)           0.329     6.294    Sum10_3_impl_instance/FPAddSubOp_instance/level4__0__0[5]
    SLICE_X169Y391       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=76256, routed)       1.577     6.318    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLICE_X169Y391       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.342     6.660    
                         clock uncertainty           -0.035     6.625    
    SLICE_X169Y391       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     6.650    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  0.356    




