library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Divider is
    Port (
        A : in STD_LOGIC_VECTOR(2 downto 0);
        B : in STD_LOGIC_VECTOR(2 downto 0);
        Quot : out STD_LOGIC_VECTOR(7 downto 0);
        Div_By_Zero : out STD_LOGIC
    );
end Divider;

architecture Behavioral of Divider is
begin
    process(A, B)
    begin
        if B = "000" then
            Div_By_Zero <= '1';
            Quot <= (others => 'X');
        else
            Div_By_Zero <= '0';
            Quot <= ('0' & A) / ('0' & B);
        end if;
    end process;
end Behavioral;