<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>2291</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>1774</twPathErrCnt><twMinPer>22.071</twMinPer></twConstHead><twPathRptBanner iPaths="871" iCriticalPaths="871" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G4), 871 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.488</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "0.513" src = "4.684">4.171</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N941</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;5&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y212.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.174</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.464</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.871</twTotPathDel><twClkSkew dest = "0.513" src = "4.687">4.174</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N941</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;5&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y212.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.174</twLogDel><twRouteDel>3.697</twRouteDel><twTotDel>5.871</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.454</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.864</twTotPathDel><twClkSkew dest = "0.513" src = "4.684">4.171</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y204.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N965</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y209.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y209.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y210.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y210.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y212.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.326</twLogDel><twRouteDel>3.538</twRouteDel><twTotDel>5.864</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="826" iCriticalPaths="826" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G3), 826 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.481</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.891</twTotPathDel><twClkSkew dest = "0.513" src = "4.684">4.171</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N941</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;5&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y212.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N724</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N724</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.173</twLogDel><twRouteDel>3.718</twRouteDel><twTotDel>5.891</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.457</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.864</twTotPathDel><twClkSkew dest = "0.513" src = "4.687">4.174</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y204.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y204.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>N941</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;5&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y212.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N724</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N724</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.173</twLogDel><twRouteDel>3.691</twRouteDel><twTotDel>5.864</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.447</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.857</twTotPathDel><twClkSkew dest = "0.513" src = "4.684">4.171</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y215.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N954</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y206.F3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N965</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y204.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N965</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y204.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y209.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y209.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y210.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y210.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y211.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y211.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y212.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y212.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y212.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y212.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N724</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>N724</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>5.857</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="77" iCriticalPaths="77" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G2), 77 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.679</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.108</twTotPathDel><twClkSkew dest = "0.513" src = "4.665">4.152</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X5Y212.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X5Y212.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y211.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y211.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done831</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y209.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N693</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/byte_we_ddr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>u1_plasma_top/u2_ddr/byte_we_ddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y211.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;42</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.340</twLogDel><twRouteDel>2.768</twRouteDel><twTotDel>4.108</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.615</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.051</twTotPathDel><twClkSkew dest = "0.513" src = "4.658">4.145</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y208.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X4Y208.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y209.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y209.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/byte_we_ddr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>u1_plasma_top/u2_ddr/byte_we_ddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y211.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;42</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>2.696</twRouteDel><twTotDel>4.051</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.596</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.028</twTotPathDel><twClkSkew dest = "0.513" src = "4.662">4.149</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X4Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X4Y210.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;7&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y211.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done831</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y209.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>N693</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y210.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y210.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/byte_we_ddr&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y211.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>u1_plasma_top/u2_ddr/byte_we_ddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y211.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;42</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y209.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y209.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y211.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y211.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.356</twLogDel><twRouteDel>2.672</twRouteDel><twTotDel>4.028</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_107 (SLICE_X38Y224.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.515</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twTotPathDel>1.496</twTotPathDel><twClkSkew dest = "0.810" src = "0.823">0.013</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y231.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y231.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.475</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twTotPathDel>2.287</twTotPathDel><twClkSkew dest = "0.810" src = "0.992">0.182</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X23Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.530</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twTotPathDel>2.511</twTotPathDel><twClkSkew dest = "0.810" src = "0.823">0.013</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y218.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_107</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_106 (SLICE_X38Y224.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.515</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twTotPathDel>1.496</twTotPathDel><twClkSkew dest = "0.810" src = "0.823">0.013</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y231.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y231.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.063</twRouteDel><twTotDel>1.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.475</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twTotPathDel>2.287</twTotPathDel><twClkSkew dest = "0.810" src = "0.992">0.182</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X23Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>2.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.530</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twTotPathDel>2.511</twTotPathDel><twClkSkew dest = "0.810" src = "0.823">0.013</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y218.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y224.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.404</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y224.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_106</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>1.925</twRouteDel><twTotDel>2.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (SLICE_X36Y221.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.654</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>1.643</twTotPathDel><twClkSkew dest = "1.789" src = "1.794">0.005</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y231.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y231.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.433</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>1.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.614</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>2.434</twTotPathDel><twClkSkew dest = "1.789" src = "1.963">0.174</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X23Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>2.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.669</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>2.658</twTotPathDel><twClkSkew dest = "1.789" src = "1.794">0.005</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y230.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X36Y230.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y218.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y218.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y224.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y224.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y221.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.551</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y221.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>2.072</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0/SR" locationPin="SLICE_X23Y230.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0/SR" locationPin="SLICE_X23Y230.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count2&lt;1&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count2_1/SR" locationPin="SLICE_X23Y235.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>75435133</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4928</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.266</twMinPer></twConstHead><twPathRptBanner iPaths="876" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_127 (SLICE_X19Y174.F2), 876 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.498</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twTotPathDel>7.707</twTotPathDel><twClkSkew dest = "0.359" src = "4.361">4.002</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X24Y149.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N891</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y152.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N88</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y175.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y175.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001&lt;31&gt;16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y174.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>u1_plasma_top/data_write&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y174.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>6.001</twRouteDel><twTotDel>7.707</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.554</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twTotPathDel>7.712</twTotPathDel><twClkSkew dest = "0.359" src = "4.300">3.941</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X29Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X29Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y146.G2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y146.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>N487</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N891</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y152.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N88</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y175.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y175.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001&lt;31&gt;16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y174.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>u1_plasma_top/data_write&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y174.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>7.712</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.560</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twTotPathDel>7.653</twTotPathDel><twClkSkew dest = "0.359" src = "4.353">3.994</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y147.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N891</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y152.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.628</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y152.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y151.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N88</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y175.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y175.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001&lt;31&gt;16</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y174.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>u1_plasma_top/data_write&lt;127&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y174.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_127</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>5.963</twRouteDel><twTotDel>7.653</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_97 (SLICE_X37Y151.F1), 70 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twTotPathDel>7.094</twTotPathDel><twClkSkew dest = "0.096" src = "4.361">4.265</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X24Y149.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>5.720</twRouteDel><twTotDel>7.094</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.904</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twTotPathDel>7.099</twTotPathDel><twClkSkew dest = "0.096" src = "4.300">4.204</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X29Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y146.G2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y146.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>N487</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>5.741</twRouteDel><twTotDel>7.099</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.910</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twTotPathDel>7.040</twTotPathDel><twClkSkew dest = "0.096" src = "4.353">4.257</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y147.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.F1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_97</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>7.040</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="70" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_96 (SLICE_X37Y151.G1), 70 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twTotPathDel>7.091</twTotPathDel><twClkSkew dest = "0.096" src = "4.361">4.265</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X24Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X24Y149.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.G1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>5.720</twRouteDel><twTotDel>7.091</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.907</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twTotPathDel>7.096</twTotPathDel><twClkSkew dest = "0.096" src = "4.300">4.204</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X29Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X29Y144.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y146.G2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y146.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>N487</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.G1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>5.741</twRouteDel><twTotDel>7.096</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.913</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twTotPathDel>7.037</twTotPathDel><twClkSkew dest = "0.096" src = "4.353">4.257</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X27Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X27Y147.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N881</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.G3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;3&gt;1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y150.G2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y150.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1255</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.657</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.G1</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;97&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_96</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>5.682</twRouteDel><twTotDel>7.037</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7 (SLICE_X36Y170.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7</twDest><twTotPathDel>0.410</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X37Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y170.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y170.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_write_reg&lt;7&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000&lt;7&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (SLICE_X34Y158.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_98</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_98</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y159.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X35Y159.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;99&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_98</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y158.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;98&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y158.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;115&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twBEL></twPathDel><twLogDel>0.149</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="38.204">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25 (SLICE_X18Y160.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X18Y161.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.283</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y160.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y160.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;25&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000581</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25</twBEL></twPathDel><twLogDel>0.163</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y19.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" locationPin="RAMB16_X1Y26.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" locationPin="RAMB16_X2Y26.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="81"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="17.473" errors="0" errorRollup="3" items="0" itemsRollup="75437424"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="22.071" actualRollup="12.133" errors="3" errorRollup="0" items="2291" itemsRollup="75435133"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.266" actualRollup="N/A" errors="0" errorRollup="0" items="75435133" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="82">1</twUnmetConstCnt><twDataSheet anchorID="83" twNameLen="15"><twClk2SUList anchorID="84" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.583</twRiseRise><twRiseFall>8.511</twRiseFall><twFallFall>5.410</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>3</twErrCnt><twScore>11648</twScore><twSetupScore>11648</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>75437424</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15738</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>24.266</twMinPer><twFootnote number="1" /><twMaxFreq>41.210</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun May 31 18:47:48 2015 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 434 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
