#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct 22 15:44:52 2025
# Process ID: 2848
# Current directory: Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10228 Y:\Code\github\ASIC-PYNQ\LAB6_8bit\prj\LAB5_2019\LAB5_2019.xpr
# Log file: Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/vivado.log
# Journal file: Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.xpr
INFO: [Project 1-313] Project file moved from 'Y:/Code/github/ASIC-PYNQ/LAB6/prj/LAB5_2019' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 983.410 ; gain = 247.195
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/sim/multi_24.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multi_24'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/sim/mult_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_16'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/sim/mult_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_8'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 832 differs from formal bit length 256 for port 'input_data_i' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:213]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:222]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:189]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1080.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fc_top_ip_behav -key {Behavioral:sim_1:Functional:tb_fc_top_ip} -tclbatch {tb_fc_top_ip.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_fc_top_ip.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file Y:\Code\github\ASIC-PYNQ\LAB6\sim\fc_results.txt could not be opened
ERROR: cannot open output file.
$finish called at time : 0 fs : File "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" Line 59
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1161.828 ; gain = 81.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fc_top_ip_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1161.828 ; gain = 109.977
run all
WARNING: file Y:\Code\github\ASIC-PYNQ\LAB6\input_data\sel_labels.txt could not be opened
ERROR: cannot open label file.
$finish called at time : 0 fs : File "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" Line 67
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.828 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 832 differs from formal bit length 256 for port 'input_data_i' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:213]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:222]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:189]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1161.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1161.828 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.828 ; gain = 0.000
run all
sample  0: output=(0.00, 0.00), predict=X, lable=0
sample  1: output=(0.00, 0.00), predict=X, lable=0
sample  2: output=(0.00, 0.00), predict=X, lable=0
sample  3: output=(0.00, 0.00), predict=X, lable=0
sample  4: output=(0.00, 0.00), predict=X, lable=0
sample  5: output=(0.00, 0.00), predict=X, lable=0
sample  6: output=(0.00, 0.00), predict=X, lable=0
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 832 differs from formal bit length 256 for port 'input_data_i' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:213]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 8 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:222]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:189]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:194]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1161.828 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.668 ; gain = 95.840
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 1257.668 ; gain = 95.840
run 5050 ns
sample  0: output=(0.00, 0.00), predict=X, lable=0
run all
sample  1: output=(0.00, 0.00), predict=X, lable=0
sample  2: output=(0.00, 0.00), predict=X, lable=0
sample  3: output=(0.00, 0.00), predict=X, lable=0
sample  4: output=(0.00, 0.00), predict=X, lable=0
sample  5: output=(0.00, 0.00), predict=X, lable=0
sample  6: output=(0.00, 0.00), predict=X, lable=0
sample  7: output=(0.00, 0.00), predict=X, lable=0
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1426.129 ; gain = 100.969
run all
sample  8: output=(0.00, 0.00), predict=X, lable=0
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:173]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:54]
WARNING: [VRFC 10-3091] actual bit length 1024 differs from formal bit length 2176 for port 'mul_a' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:139]
WARNING: [VRFC 10-3091] actual bit length 1024 differs from formal bit length 2176 for port 'mul_data1_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:153]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 832 for port 'mul_a' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:204]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 832 for port 'mul_data1_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:218]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:57]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:124]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:129]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:189]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1461.402 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1461.402 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 1461.402 ; gain = 0.008
run all
sample  0: output=(0.00, 0.00), predict=X, lable=0
sample  1: output=(0.00, 0.00), predict=X, lable=0
sample  2: output=(0.00, 0.00), predict=X, lable=0
sample  3: output=(0.00, 0.00), predict=X, lable=0
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1461.402 ; gain = 0.000
run all
sample  4: output=(0.00, 0.00), predict=X, lable=0
sample  5: output=(0.00, 0.00), predict=X, lable=0
sample  6: output=(0.00, 0.00), predict=X, lable=0
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.816 ; gain = 1.414
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2002.719 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 2002.719 ; gain = 0.000
run all
sample  0: output=(1305842.00, -1464668.00), predict=0, lable=0
sample  1: output=(1329029.00, -1546507.00), predict=0, lable=0
sample  2: output=(1450838.00, -1627300.00), predict=0, lable=0
sample  3: output=(1268323.00, -1469509.00), predict=0, lable=0
sample  4: output=(1420527.00, -1538715.00), predict=0, lable=0
sample  5: output=(1375993.00, -1512736.00), predict=0, lable=0
sample  6: output=(1135308.00, -1341865.00), predict=0, lable=0
sample  7: output=(1235558.00, -1329964.00), predict=0, lable=0
sample  8: output=(1233716.00, -1483266.00), predict=0, lable=0
sample  9: output=(1212679.00, -1396190.00), predict=0, lable=0
sample 10: output=(1416434.00, -1618698.00), predict=0, lable=0
sample 11: output=(1139379.00, -1257837.00), predict=0, lable=0
sample 12: output=(1400213.00, -1544972.00), predict=0, lable=0
sample 13: output=(1532633.00, -1684585.00), predict=0, lable=0
sample 14: output=(1670342.00, -1778142.00), predict=0, lable=0
sample 15: output=(1393173.00, -1590282.00), predict=0, lable=0
sample 16: output=(1506900.00, -1704902.00), predict=0, lable=0
sample 17: output=(1465508.00, -1671218.00), predict=0, lable=0
sample 18: output=(1346614.00, -1541003.00), predict=0, lable=0
sample 19: output=(1405235.00, -1616875.00), predict=0, lable=0
sample 20: output=(1605121.00, -1815620.00), predict=0, lable=0
sample 21: output=(545614.00, -1060840.00), predict=0, lable=1
sample 22: output=(-10053694.00, 7162837.00), predict=1, lable=1
sample 23: output=(432797.00, -1046252.00), predict=0, lable=1
sample 24: output=(-14884677.00, 7602547.00), predict=1, lable=1
sample 25: output=(224836.00, -554165.00), predict=0, lable=1
sample 26: output=(-12989610.00, 10172587.00), predict=1, lable=1
sample 27: output=(-9593826.00, 4545518.00), predict=1, lable=1
sample 28: output=(-7308582.00, 4676050.00), predict=1, lable=1
sample 29: output=(-15304743.00, 8650176.00), predict=1, lable=1
sample 30: output=(-7868342.00, 5320270.00), predict=1, lable=1
sample 31: output=(-16737754.00, 9397533.00), predict=1, lable=1
sample 32: output=(-6353426.00, 3386365.00), predict=1, lable=1
sample 33: output=(-14360581.00, 7711334.00), predict=1, lable=1
sample 34: output=(-1832976.00, 1233157.00), predict=1, lable=1
sample 35: output=(-10431503.00, 5311378.00), predict=1, lable=1
sample 36: output=(-10497875.00, 6161671.00), predict=1, lable=1
sample 37: output=(-10776042.00, 8885186.00), predict=1, lable=1
sample 38: output=(-15755622.00, 9629699.00), predict=1, lable=1
sample 39: output=(-11053743.00, 7594485.00), predict=1, lable=1
sample 40: output=(326098.00, -626160.00), predict=0, lable=1
sample 41: output=(627810.00, -1256245.00), predict=0, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 37/42 = 88.10%
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:13 ; elapsed = 00:01:02 . Memory (MB): peak = 2002.719 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2002.719 ; gain = 0.000
run all
sample  0: output=(0.00, 0.00), predict=1, lable=0
sample  1: output=(0.00, 0.00), predict=1, lable=0
sample  2: output=(0.00, 0.00), predict=1, lable=0
sample  3: output=(0.00, 0.00), predict=1, lable=0
sample  4: output=(0.00, 0.00), predict=1, lable=0
sample  5: output=(0.00, 0.00), predict=1, lable=0
sample  6: output=(0.00, 0.00), predict=1, lable=0
sample  7: output=(0.00, 0.00), predict=1, lable=0
sample  8: output=(0.00, 0.00), predict=1, lable=0
sample  9: output=(0.00, 0.00), predict=1, lable=0
sample 10: output=(0.00, 0.00), predict=1, lable=0
sample 11: output=(0.00, 0.00), predict=1, lable=0
sample 12: output=(0.00, 0.00), predict=1, lable=0
sample 13: output=(0.00, 0.00), predict=1, lable=0
sample 14: output=(0.00, 0.00), predict=1, lable=0
sample 15: output=(0.00, 0.00), predict=1, lable=0
sample 16: output=(0.00, 0.00), predict=1, lable=0
sample 17: output=(0.00, 0.00), predict=1, lable=0
sample 18: output=(0.00, 0.00), predict=1, lable=0
sample 19: output=(0.00, 0.00), predict=1, lable=0
sample 20: output=(0.00, 0.00), predict=1, lable=0
sample 21: output=(0.00, 0.00), predict=1, lable=1
sample 22: output=(0.00, 0.00), predict=1, lable=1
sample 23: output=(0.00, 0.00), predict=1, lable=1
sample 24: output=(0.00, 0.00), predict=1, lable=1
sample 25: output=(0.00, 0.00), predict=1, lable=1
sample 26: output=(0.00, 0.00), predict=1, lable=1
sample 27: output=(0.00, 0.00), predict=1, lable=1
sample 28: output=(0.00, 0.00), predict=1, lable=1
sample 29: output=(0.00, 0.00), predict=1, lable=1
sample 30: output=(0.00, 0.00), predict=1, lable=1
sample 31: output=(0.00, 0.00), predict=1, lable=1
sample 32: output=(0.00, 0.00), predict=1, lable=1
sample 33: output=(0.00, 0.00), predict=1, lable=1
sample 34: output=(0.00, 0.00), predict=1, lable=1
sample 35: output=(0.00, 0.00), predict=1, lable=1
sample 36: output=(0.00, 0.00), predict=1, lable=1
sample 37: output=(0.00, 0.00), predict=1, lable=1
sample 38: output=(0.00, 0.00), predict=1, lable=1
sample 39: output=(0.00, 0.00), predict=1, lable=1
sample 40: output=(0.00, 0.00), predict=1, lable=1
sample 41: output=(0.00, 0.00), predict=1, lable=1
Time: 249125000 - Captured 42 samples. Calculating accuracy...

currenty: 21/42 = 47.62%
$finish called at time : 249135 ns : File "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" Line 176
run: Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2002.719 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.719 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2002.719 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 2002.719 ; gain = 0.000
run all
sample  0: output=(0.00, 65535.00), predict=1, lable=0
sample  1: output=(0.00, 65535.00), predict=1, lable=0
sample  2: output=(0.00, 65535.00), predict=1, lable=0
sample  3: output=(0.00, 65535.00), predict=1, lable=0
sample  4: output=(0.00, 65535.00), predict=1, lable=0
sample  5: output=(0.00, 65535.00), predict=1, lable=0
sample  6: output=(0.00, 65535.00), predict=1, lable=0
sample  7: output=(0.00, 65535.00), predict=1, lable=0
sample  8: output=(0.00, 65535.00), predict=1, lable=0
sample  9: output=(0.00, 65535.00), predict=1, lable=0
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2002.719 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fc_top_ip' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.bias.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/bias_weight_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/input_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/sel_data_processed.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc2.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc2.0.weight32.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_fc3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc3.weight4.coe'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/weight_ram_rd3.mif'
INFO: [SIM-utils-43] Exported 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim/fc1.0.weight_128.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fc_top_ip_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/sim/bias_weight_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_weight_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/sim/weight_ram_fc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/sim/bias_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/sim/weight_ram_fc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_fc2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/sim/bias_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/sim/weight_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/sim/input_ram_rd3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_ram_rd3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree2
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/adder_tree3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_2
INFO: [VRFC 10-2458] undeclared symbol done_r, assumed default net type wire [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_2.v:172]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/fc_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_3
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/mult_array24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array24
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_array
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/multi_array32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_array32
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_top_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/Code/github/ASIC-PYNQ/LAB6_8bit/sim/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fc_top_ip
"xvhdl --incr --relax -prj tb_fc_top_ip_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/Code/github/ASIC-PYNQ/LAB6_8bit/prj/LAB5_2019/LAB5_2019.sim/sim_1/behav/xsim'
"xelab -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4831a75c35e4493da112fbebf8a977d4 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fc_top_ip_behav xil_defaultlib.tb_fc_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'addra' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 18 for port 'fc_output_data_o' [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:92]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:45]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:50]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:55]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:122]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:127]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [Y:/Code/github/ASIC-PYNQ/LAB6_8bit/rtl/top.v:192]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.input_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_rd3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_rd3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_8_arch of entity xil_defaultlib.mult_8 [mult_8_default]
Compiling module xil_defaultlib.multiplier_array_default
Compiling module xil_defaultlib.adder_tree_default
Compiling module xil_defaultlib.fc_1
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_ram_fc2
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_16_arch of entity xil_defaultlib.mult_16 [mult_16_default]
Compiling module xil_defaultlib.multi_array24_default
Compiling module xil_defaultlib.adder_tree2_default
Compiling module xil_defaultlib.fc_2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.weight_ram_fc3
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.bias_weight_fc3
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multi_24_arch of entity xil_defaultlib.multi_24 [multi_24_default]
Compiling module xil_defaultlib.multi_array32_default
Compiling module xil_defaultlib.adder_tree3(DATA_WIDTH=34)
Compiling module xil_defaultlib.fc_3
Compiling module xil_defaultlib.fc_top_ip
Compiling module xil_defaultlib.tb_fc_top_ip
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fc_top_ip_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 2002.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2002.719 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_input_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc2.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_weight_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_fc_top_ip.u_fc_top_ip.u_bias_ram_fc3.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Successfully loaded 42 labels from file.
=== FC Top IP Testbench Start ===
Time: 0
Time: 20000 - Reset released
Time: 70000 - Starting FC computation
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2002.719 ; gain = 0.000
run all
sample  0: output=(0.00, 65535.00), predict=1, lable=0
sample  1: output=(0.00, 65535.00), predict=1, lable=0
sample  2: output=(0.00, 65535.00), predict=1, lable=0
sample  3: output=(0.00, 65535.00), predict=1, lable=0
sample  4: output=(0.00, 65535.00), predict=1, lable=0
sample  5: output=(0.00, 65535.00), predict=1, lable=0
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2002.719 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
