From 6b658d944dae718da7a56ac2a4b17e183c3f6dd7 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 10 May 2022 16:03:37 +0300
Subject: [PATCH 56/64] arm: dts: s32r45: Place common S32R45 nodes in
 s32r45.dtsi

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32r45-evb.dts | 219 +--------------------------------
 arch/arm/dts/s32r45.dtsi    | 234 ++++++++++++++++++++++++++++++++++++
 2 files changed, 235 insertions(+), 218 deletions(-)
 create mode 100644 arch/arm/dts/s32r45.dtsi

diff --git a/arch/arm/dts/s32r45-evb.dts b/arch/arm/dts/s32r45-evb.dts
index c33fd18b27..3548857afe 100644
--- a/arch/arm/dts/s32r45-evb.dts
+++ b/arch/arm/dts/s32r45-evb.dts
@@ -13,224 +13,7 @@
 #include <dt-bindings/pinctrl/s32r45-pinctrl.h>
 
 /dts-v1/;
-#include "s32cc.dtsi"
-/ {
-	model = "NXP S32R458-EVB";
-	compatible = "nxp,s32r45";
-
-	aliases {
-		eth0 = &gmac0;
-		eth1 = &gmac1;
-	};
-
-	memory@80000000 {
-		device_type = "memory";
-		reg = <0 0x80000000 0 0x80000000>;
-	};
-
-	memory@880000000 {
-		device_type = "memory";
-		reg = <0x8 0x80000000 0 0x80000000>;
-	};
-
-	signature {
-		key-boot_key {
-			required = "conf";
-			algo = "sha1,rsa2048";
-			key-name-hint = "boot_key";
-		};
-	};
-
-	siul2_0@4009C000 {
-		compatible = "simple-mfd";
-		status = "okay";
-		reg = <0x0 0x4009C000 0x0 0x2000>;
-		u-boot,dm-pre-reloc;
-
-		pinctrl0: siul2-pinctrl0 {
-			compatible = "nxp,s32cc-siul2-pinctrl";
-			#pinctrl-cells = <2>;
-			/* MSCR range */
-			pins = <&pinctrl0 0 101>,
-			/* IMCR range */
-			<&pinctrl0 512 573>;
-			status = "okay";
-		};
-
-		gpio0: siul2-gpio0 {
-			compatible = "nxp,s32cc-siul2-gpio";
-			#gpio-cells = <2>;
-			gpio-controller;
-			gpio-ranges = <&pinctrl0 0 0 102>;
-			status = "okay";
-		};
-
-		siul2_0_nvram: siul2_0_nvram {
-			#address-cells = <1>;
-			#size-cells = <1>;
-
-			compatible = "nxp,s32r-siul2_0-nvram";
-			status = "okay";
-			u-boot,dm-pre-reloc;
-
-			soc_letter: soc_letter@0 {
-				reg = <S32CC_SOC_LETTER S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			part_no: part_no@4 {
-				reg = <S32CC_SOC_PART_NO S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			soc_major: soc_major@8 {
-				reg = <S32CC_SOC_MAJOR S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			soc_minor: soc_minor@c {
-				reg = <S32CC_SOC_MINOR S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			core_max_freq: core_max_freq@10 {
-				reg = <S32CC_MAX_CORE_FREQ S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			max_cpus_per_cluster: max_cpus_per_cluster@14 {
-				reg = <S32CC_MAX_A53_CORES_PER_CLUSTER
-				    S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			a53_cores_mask: a53_cores_mask@18 {
-				reg = <S32CC_A53_CORES_MASK S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-			pcie_dev_id: pcie_dev_id@1c {
-				reg = <S32CC_OVERWRITE_PCIE_DEV_ID
-				    S32CC_CELL_SIZE>;
-			};
-
-		};
-	};
-
-	siul2_1@4403C000 {
-		compatible = "simple-mfd";
-		status = "okay";
-		reg = <0x0 0x4403C000 0x0 0x2000>;
-		u-boot,dm-pre-reloc;
-
-		pinctrl1: siul2-pinctrl1 {
-			compatible = "nxp,s32cc-siul2-pinctrl";
-			#pinctrl-cells = <2>;
-			/* MSCR range */
-			pins = <&pinctrl1 102 133>,
-			/* IMCR range */
-			<&pinctrl1 603 785>;
-			status = "okay";
-		};
-
-		gpio1: siul2-gpio1 {
-			compatible = "nxp,s32cc-siul2-gpio";
-			#gpio-cells = <2>;
-			gpio-controller;
-			gpio-ranges = <&pinctrl1 0 102 32>;
-			status = "okay";
-		};
-
-		siul2_1_nvram {
-			#address-cells = <1>;
-			#size-cells = <1>;
-
-			compatible = "nxp,s32r-siul2_1-nvram";
-			status = "okay";
-			u-boot,dm-pre-reloc;
-
-			serdes_presence: serdes_presence@100 {
-				reg = <S32CC_SERDES_PRESENCE S32CC_CELL_SIZE>;
-			};
-
-			lax_presence: lax_presence@104 {
-				reg = <S32CC_LAX_PRESENCE S32CC_CELL_SIZE>;
-			};
-
-			soc_subminor: soc_subminor@108 {
-				reg = <S32CC_SOC_SUBMINOR S32CC_CELL_SIZE>;
-				u-boot,dm-pre-reloc;
-			};
-
-		};
-	};
-
-	serdes1: serdes@44180000 {
-		compatible = "nxp,s32cc-serdes";
-		reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
-		       0x00 0x44180000 0x0 0x04000>; /* serdes registers */
-		reg-names = "dbi", "ss";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci-generic";
-		device_id = <1>;
-		num-lanes = <1>; /* supports 1 lane */
-		clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
-		status = "okay";
-	};
-
-	gmac1: ethernet@44010000 {
-		compatible = "nxp,s32cc-dwmac";
-		clocks = <&clks S32R45_SCMI_CLK_GMAC1_TS>,
-				<&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
-				<&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
-				<&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
-				<&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
-				<&clks S32R45_SCMI_CLK_GMAC1_AXI>;
-		clock-names = "ts", "rx_sgmii", "tx_sgmii",
-						"rx_rgmii", "tx_rgmii", "axi";
-		status = "okay";
-		reg = <0x0 0x44010000 0x0 0x2000>,
-		      <0x0 0x4007CA00 0x0 0x4>;
-		tx-fifo-depth = <20480>;
-		rx-fifo-depth = <20480>;
-		phy-mode = "sgmii";
-		fixed-link {
-			speed = <1000>;
-			full-duplex;
-		};
-	};
-
-	pcie1: pcie@44100000 {
-		compatible = "nxp,s32cc-pcie";
-		reg =
-			<0x00 0x44100000 0x0 0x80000   /* dbi registers */
-			/* configuration space, 4KB each for cfg0 and cfg1
-			 * at the end of the outbound memory map
-			 */
-			0x4f 0xffffe000 0x0 0x00002000>;
-		reg-names = "dbi", "config";
-		#address-cells = <3>;
-		#size-cells = <2>;
-		device_type = "pci";
-		serdes-handle = <&serdes1>;
-		nvmem-cells = <&siul2_0_nvram>;
-		device_id = <1>;
-		num-lanes = <1>; /* supports max 1 pcie lane */
-		link-speed = <3>; /* supports Gen3 speed */
-		bus-range = <0x0 0xff>;
-		ranges =
-			/* downstream I/O, 64KB and aligned naturally just before
-			 * the config space to minimize fragmentation
-			 */
-			<0x81000000 0x0 0x00000000 0x4f 0xfffe0000 0x0 0x00010000
-			/* non-prefetchable memory, with best case size
-			 * and alignment
-			 */
-			 0x82000000 0x0 0x00000000 0x48 0x00000000 0x7 0xfffe0000>;
-		status = "okay";
-	};
-};
+#include "s32r45.dtsi"
 
 &qspi {
 	compatible = "nxp,s32r45-qspi", "nxp,s32cc-qspi";
diff --git a/arch/arm/dts/s32r45.dtsi b/arch/arm/dts/s32r45.dtsi
new file mode 100644
index 0000000000..7acf773723
--- /dev/null
+++ b/arch/arm/dts/s32r45.dtsi
@@ -0,0 +1,234 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2017-2022 NXP
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ */
+#include <dt-bindings/clock/s32r45-scmi-clock.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/nvmem/s32cc-siul2-nvmem.h>
+#include <dt-bindings/pinctrl/s32r45-pinctrl.h>
+
+#include "s32cc.dtsi"
+/ {
+	model = "NXP S32R458-EVB";
+	compatible = "nxp,s32r45";
+
+	aliases {
+		eth0 = &gmac0;
+		eth1 = &gmac1;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0 0x80000000 0 0x80000000>;
+	};
+
+	memory@880000000 {
+		device_type = "memory";
+		reg = <0x8 0x80000000 0 0x80000000>;
+	};
+
+	signature {
+		key-boot_key {
+			required = "conf";
+			algo = "sha1,rsa2048";
+			key-name-hint = "boot_key";
+		};
+	};
+
+	soc {
+		siul2_0@4009c000 {
+			compatible = "simple-mfd";
+			status = "okay";
+			reg = <0x0 0x4009c000 0x0 0x2000>;
+			u-boot,dm-pre-reloc;
+
+			pinctrl0: siul2-pinctrl0 {
+				compatible = "nxp,s32cc-siul2-pinctrl";
+				#pinctrl-cells = <2>;
+				/* MSCR range */
+				pins = <&pinctrl0 0 101>,
+				/* IMCR range */
+				<&pinctrl0 512 573>;
+				status = "okay";
+			};
+
+			gpio0: siul2-gpio0 {
+				compatible = "nxp,s32cc-siul2-gpio";
+				#gpio-cells = <2>;
+				gpio-controller;
+				gpio-ranges = <&pinctrl0 0 0 102>;
+				status = "okay";
+			};
+
+			siul2_0_nvram: siul2_0_nvram {
+				#address-cells = <1>;
+				#size-cells = <1>;
+
+				compatible = "nxp,s32r-siul2_0-nvram";
+				status = "okay";
+				u-boot,dm-pre-reloc;
+
+				soc_letter: soc_letter@0 {
+					reg = <S32CC_SOC_LETTER S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				part_no: part_no@4 {
+					reg = <S32CC_SOC_PART_NO S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				soc_major: soc_major@8 {
+					reg = <S32CC_SOC_MAJOR S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				soc_minor: soc_minor@c {
+					reg = <S32CC_SOC_MINOR S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				core_max_freq: core_max_freq@10 {
+					reg = <S32CC_MAX_CORE_FREQ S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				max_cpus_per_cluster: max_cpus_per_cluster@14 {
+					reg = <S32CC_MAX_A53_CORES_PER_CLUSTER
+					    S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				a53_cores_mask: a53_cores_mask@18 {
+					reg = <S32CC_A53_CORES_MASK S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+				pcie_dev_id: pcie_dev_id@1c {
+					reg = <S32CC_OVERWRITE_PCIE_DEV_ID
+					    S32CC_CELL_SIZE>;
+				};
+
+			};
+		};
+
+		gmac1: ethernet@44010000 {
+			compatible = "nxp,s32cc-dwmac";
+			reg = <0x0 0x44010000 0x0 0x2000>, /* gmac IP */
+			      <0x0 0x4007ca00 0x0 0x4>;    /* S32 CTRL_STS reg */
+			tx-fifo-depth = <20480>;
+			rx-fifo-depth = <20480>;
+			clocks = <&clks S32R45_SCMI_CLK_GMAC1_TS>,
+					<&clks S32R45_SCMI_CLK_GMAC1_RX_SGMII>,
+					<&clks S32R45_SCMI_CLK_GMAC1_TX_SGMII>,
+					<&clks S32R45_SCMI_CLK_GMAC1_RX_RGMII>,
+					<&clks S32R45_SCMI_CLK_GMAC1_TX_RGMII>,
+					<&clks S32R45_SCMI_CLK_GMAC1_AXI>;
+			clock-names = "ts", "rx_sgmii", "tx_sgmii",
+							"rx_rgmii", "tx_rgmii", "axi";
+			status = "okay";
+			phy-mode = "sgmii";
+			fixed-link {
+				speed = <1000>;
+				full-duplex;
+			};
+		};
+
+		siul2_1@4403c000 {
+			compatible = "simple-mfd";
+			status = "okay";
+			reg = <0x0 0x4403c000 0x0 0x2000>;
+			u-boot,dm-pre-reloc;
+
+			pinctrl1: siul2-pinctrl1 {
+				compatible = "nxp,s32cc-siul2-pinctrl";
+				#pinctrl-cells = <2>;
+				/* MSCR range */
+				pins = <&pinctrl1 102 133>,
+				/* IMCR range */
+				<&pinctrl1 603 785>;
+				status = "okay";
+			};
+
+			gpio1: siul2-gpio1 {
+				compatible = "nxp,s32cc-siul2-gpio";
+				gpio-controller;
+				#gpio-cells = <2>;
+				gpio-ranges = <&pinctrl1 0 102 32>;
+				status = "okay";
+			};
+
+			siul2_1_nvram {
+				#address-cells = <1>;
+				#size-cells = <1>;
+
+				compatible = "nxp,s32r-siul2_1-nvram";
+				status = "okay";
+				u-boot,dm-pre-reloc;
+
+				serdes_presence: serdes_presence@100 {
+					reg = <S32CC_SERDES_PRESENCE S32CC_CELL_SIZE>;
+				};
+
+				lax_presence: lax_presence@104 {
+					reg = <S32CC_LAX_PRESENCE S32CC_CELL_SIZE>;
+				};
+
+				soc_subminor: soc_subminor@108 {
+					reg = <S32CC_SOC_SUBMINOR S32CC_CELL_SIZE>;
+					u-boot,dm-pre-reloc;
+				};
+
+			};
+		};
+
+		pcie1: pcie@44100000 {
+			compatible = "nxp,s32cc-pcie";
+			reg =
+				<0x00 0x44100000 0x0 0x80000   /* dbi registers */
+				/* configuration space, 4KB each for cfg0 and cfg1
+				 * at the end of the outbound memory map
+				 */
+				0x4f 0xffffe000 0x0 0x00002000>;
+			reg-names = "dbi", "config";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci";
+			serdes-handle = <&serdes1>;
+			nvmem-cells = <&siul2_0_nvram>;
+			device_id = <1>;
+			num-lanes = <1>; /* supports max 1 pcie lane */
+			link-speed = <3>; /* supports Gen3 speed */
+			bus-range = <0x0 0xff>;
+			ranges =
+				/* downstream I/O, 64KB and aligned naturally just before
+				 * the config space to minimize fragmentation
+				 */
+				<0x81000000 0x0 0x00000000 0x4f 0xfffe0000 0x0 0x00010000
+				/* non-prefetchable memory, with best case size
+				 * and alignment
+				 */
+				 0x82000000 0x0 0x00000000 0x48 0x00000000 0x7 0xfffe0000>;
+			status = "okay";
+		};
+
+		serdes1: serdes@44180000 {
+			compatible = "nxp,s32cc-serdes";
+			reg = <0x00 0x44100000 0x0 0x80000   /* dbi registers */
+			       0x00 0x44180000 0x0 0x04000>; /* serdes registers */
+			reg-names = "dbi", "ss";
+			#address-cells = <3>;
+			#size-cells = <2>;
+			device_type = "pci-generic";
+			device_id = <1>;
+			num-lanes = <1>; /* supports 1 lane */
+			clocks = <&clks S32GEN1_SCMI_CLK_SERDES_REF>;
+			status = "okay";
+		};
+	};
+};
-- 
2.17.1

