// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "01/21/2025 19:24:25"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DDS_Sinwave (
	clk,
	rst_n,
	frequency,
	sinwave);
input 	clk;
input 	rst_n;
input 	[31:0] frequency;
output 	[11:0] sinwave;

// Design Ports Information
// sinwave[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[4]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sinwave[11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[18]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[19]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[20]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[21]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[22]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[23]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[24]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[25]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[27]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[29]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[31]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[5]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[8]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[9]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[11]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[12]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[16]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// frequency[17]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DDS_Sinwave_v.sdo");
// synopsys translate_on

wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~12 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \frequency[18]~input_o ;
wire \frequency[19]~input_o ;
wire \frequency[20]~input_o ;
wire \frequency[21]~input_o ;
wire \frequency[22]~input_o ;
wire \frequency[23]~input_o ;
wire \frequency[24]~input_o ;
wire \frequency[25]~input_o ;
wire \frequency[26]~input_o ;
wire \frequency[27]~input_o ;
wire \frequency[28]~input_o ;
wire \frequency[29]~input_o ;
wire \frequency[30]~input_o ;
wire \frequency[31]~input_o ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult5~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult7~16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \frequency[0]~input_o ;
wire \frequency[1]~input_o ;
wire \frequency[2]~input_o ;
wire \frequency[3]~input_o ;
wire \frequency[4]~input_o ;
wire \frequency[5]~input_o ;
wire \frequency[6]~input_o ;
wire \frequency[7]~input_o ;
wire \frequency[8]~input_o ;
wire \frequency[9]~input_o ;
wire \frequency[10]~input_o ;
wire \frequency[11]~input_o ;
wire \frequency[12]~input_o ;
wire \frequency[13]~input_o ;
wire \frequency[14]~input_o ;
wire \frequency[15]~input_o ;
wire \frequency[16]~input_o ;
wire \frequency[17]~input_o ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~0 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult3~12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~dataout ;
wire \get_phase_inst|Mult0|auto_generated|op_2~1 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~3 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~5 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~7 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~9 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~11 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~13 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~15 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~17 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~19 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~21 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~23 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~25 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~27 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~29 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~31 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~33 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~35 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~37 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~39 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~40_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~38_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~36_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~34_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~32_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~30_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~28_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_2~26_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~24_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~22_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_2~20_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~18_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_2~16_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~14_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~12_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~10_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~8_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~6_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~4_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_2~2_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~0_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~1 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~3 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~5 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~7 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~9 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~11 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~13 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~15 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~17 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~19 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~21 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~23 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~25 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~27 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~29 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~31 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~33 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~35 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~37 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~39 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~40_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~38_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~36_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~34_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~32_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~30_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~28_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~26_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~24_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~22_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~20_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~18_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~16_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~14_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~12_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~10_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~8_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~6_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~4_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~2_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~0_combout ;
wire \get_phase_inst|phase[0]~32_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \get_phase_inst|phase[0]~33 ;
wire \get_phase_inst|phase[1]~34_combout ;
wire \get_phase_inst|phase[1]~35 ;
wire \get_phase_inst|phase[2]~36_combout ;
wire \get_phase_inst|phase[2]~37 ;
wire \get_phase_inst|phase[3]~38_combout ;
wire \get_phase_inst|phase[3]~39 ;
wire \get_phase_inst|phase[4]~40_combout ;
wire \get_phase_inst|phase[4]~41 ;
wire \get_phase_inst|phase[5]~42_combout ;
wire \get_phase_inst|phase[5]~43 ;
wire \get_phase_inst|phase[6]~44_combout ;
wire \get_phase_inst|phase[6]~45 ;
wire \get_phase_inst|phase[7]~46_combout ;
wire \get_phase_inst|phase[7]~47 ;
wire \get_phase_inst|phase[8]~48_combout ;
wire \get_phase_inst|phase[8]~49 ;
wire \get_phase_inst|phase[9]~50_combout ;
wire \get_phase_inst|phase[9]~51 ;
wire \get_phase_inst|phase[10]~52_combout ;
wire \get_phase_inst|phase[10]~53 ;
wire \get_phase_inst|phase[11]~54_combout ;
wire \get_phase_inst|phase[11]~55 ;
wire \get_phase_inst|phase[12]~56_combout ;
wire \get_phase_inst|phase[12]~57 ;
wire \get_phase_inst|phase[13]~58_combout ;
wire \get_phase_inst|phase[13]~59 ;
wire \get_phase_inst|phase[14]~60_combout ;
wire \get_phase_inst|phase[14]~61 ;
wire \get_phase_inst|phase[15]~62_combout ;
wire \get_phase_inst|phase[15]~63 ;
wire \get_phase_inst|phase[16]~64_combout ;
wire \get_phase_inst|phase[16]~65 ;
wire \get_phase_inst|phase[17]~66_combout ;
wire \get_phase_inst|phase[17]~67 ;
wire \get_phase_inst|phase[18]~68_combout ;
wire \get_phase_inst|phase[18]~69 ;
wire \get_phase_inst|phase[19]~70_combout ;
wire \get_phase_inst|phase[19]~71 ;
wire \get_phase_inst|phase[20]~72_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~41 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~42_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~41 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~42_combout ;
wire \get_phase_inst|phase[20]~73 ;
wire \get_phase_inst|phase[21]~74_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~43 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~44_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~43 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~44_combout ;
wire \get_phase_inst|phase[21]~75 ;
wire \get_phase_inst|phase[22]~76_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~45 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~46_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~45 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~46_combout ;
wire \get_phase_inst|phase[22]~77 ;
wire \get_phase_inst|phase[23]~78_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~47 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~48_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~47 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~48_combout ;
wire \get_phase_inst|phase[23]~79 ;
wire \get_phase_inst|phase[24]~80_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~49 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~50_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~49 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~50_combout ;
wire \get_phase_inst|phase[24]~81 ;
wire \get_phase_inst|phase[25]~82_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~51 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~52_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~51 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~52_combout ;
wire \get_phase_inst|phase[25]~83 ;
wire \get_phase_inst|phase[26]~84_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~53 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~54_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~53 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~54_combout ;
wire \get_phase_inst|phase[26]~85 ;
wire \get_phase_inst|phase[27]~86_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~55 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~56_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~55 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~56_combout ;
wire \get_phase_inst|phase[27]~87 ;
wire \get_phase_inst|phase[28]~88_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~57 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~58_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~57 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~58_combout ;
wire \get_phase_inst|phase[28]~89 ;
wire \get_phase_inst|phase[29]~90_combout ;
wire \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~59 ;
wire \get_phase_inst|Mult0|auto_generated|op_2~60_combout ;
wire \get_phase_inst|Mult0|auto_generated|op_1~59 ;
wire \get_phase_inst|Mult0|auto_generated|op_1~60_combout ;
wire \get_phase_inst|phase[29]~91 ;
wire \get_phase_inst|phase[30]~92_combout ;
wire \get_phase_inst|phase[30]~93 ;
wire \get_phase_inst|phase[31]~94_combout ;
wire [11:0] \SINROM_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [55:0] \get_phase_inst|Mult0|auto_generated|w459w ;
wire [31:0] \get_phase_inst|phase ;

wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [4:0] \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [0] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [1] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [2] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [3] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [4] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [5] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [6] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [7] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [8] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [9] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \SINROM_inst|altsyncram_component|auto_generated|q_a [10] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \SINROM_inst|altsyncram_component|auto_generated|q_a [11] = \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \get_phase_inst|Mult0|auto_generated|mac_out6~0  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~1  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~2  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~3  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~dataout  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT30  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT31  = \get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_out8~0  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~1  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~2  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~3  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~4  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~5  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~6  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~7  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~8  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~9  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~10  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~11  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~12  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~13  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~14  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~15  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~16  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~dataout  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_out4~0  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~1  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~2  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~3  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~4  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~5  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~6  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~7  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~8  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~9  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~10  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~11  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~12  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~dataout  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|w459w [0] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|w459w [1] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|w459w [2] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|w459w [3] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|w459w [4] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|w459w [5] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|w459w [6] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|w459w [7] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|w459w [8] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|w459w [9] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|w459w [10] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|w459w [11] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|w459w [12] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|w459w [13] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|w459w [14] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|w459w [15] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|w459w [16] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|w459w [17] = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  = \get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_mult5~0  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~1  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~2  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~3  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~dataout  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT23  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT24  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT25  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT26  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT27  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT28  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT29  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT30  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT31  = \get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_mult7~0  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~1  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~2  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~3  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~4  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~5  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~6  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~7  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~8  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~9  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~10  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~11  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~12  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~13  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~14  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~15  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~16  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~dataout  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_mult3~0  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~1  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~2  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~3  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~4  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~5  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~6  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~7  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~8  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~9  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~10  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~11  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~12  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~dataout  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \get_phase_inst|Mult0|auto_generated|mac_mult1~dataout  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT20  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT21  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT22  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT23  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT24  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT25  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT26  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT27  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT28  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT29  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT30  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT31  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT32  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT33  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT34  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT35  = \get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \sinwave[0]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[0]),
	.obar());
// synopsys translate_off
defparam \sinwave[0]~output .bus_hold = "false";
defparam \sinwave[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \sinwave[1]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[1]),
	.obar());
// synopsys translate_off
defparam \sinwave[1]~output .bus_hold = "false";
defparam \sinwave[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \sinwave[2]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[2]),
	.obar());
// synopsys translate_off
defparam \sinwave[2]~output .bus_hold = "false";
defparam \sinwave[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \sinwave[3]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[3]),
	.obar());
// synopsys translate_off
defparam \sinwave[3]~output .bus_hold = "false";
defparam \sinwave[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \sinwave[4]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[4]),
	.obar());
// synopsys translate_off
defparam \sinwave[4]~output .bus_hold = "false";
defparam \sinwave[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \sinwave[5]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[5]),
	.obar());
// synopsys translate_off
defparam \sinwave[5]~output .bus_hold = "false";
defparam \sinwave[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \sinwave[6]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[6]),
	.obar());
// synopsys translate_off
defparam \sinwave[6]~output .bus_hold = "false";
defparam \sinwave[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \sinwave[7]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[7]),
	.obar());
// synopsys translate_off
defparam \sinwave[7]~output .bus_hold = "false";
defparam \sinwave[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \sinwave[8]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[8]),
	.obar());
// synopsys translate_off
defparam \sinwave[8]~output .bus_hold = "false";
defparam \sinwave[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \sinwave[9]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[9]),
	.obar());
// synopsys translate_off
defparam \sinwave[9]~output .bus_hold = "false";
defparam \sinwave[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \sinwave[10]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[10]),
	.obar());
// synopsys translate_off
defparam \sinwave[10]~output .bus_hold = "false";
defparam \sinwave[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \sinwave[11]~output (
	.i(\SINROM_inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sinwave[11]),
	.obar());
// synopsys translate_off
defparam \sinwave[11]~output .bus_hold = "false";
defparam \sinwave[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_200M_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_200M_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_200M_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \frequency[18]~input (
	.i(frequency[18]),
	.ibar(gnd),
	.o(\frequency[18]~input_o ));
// synopsys translate_off
defparam \frequency[18]~input .bus_hold = "false";
defparam \frequency[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N1
cycloneive_io_ibuf \frequency[19]~input (
	.i(frequency[19]),
	.ibar(gnd),
	.o(\frequency[19]~input_o ));
// synopsys translate_off
defparam \frequency[19]~input .bus_hold = "false";
defparam \frequency[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \frequency[20]~input (
	.i(frequency[20]),
	.ibar(gnd),
	.o(\frequency[20]~input_o ));
// synopsys translate_off
defparam \frequency[20]~input .bus_hold = "false";
defparam \frequency[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \frequency[21]~input (
	.i(frequency[21]),
	.ibar(gnd),
	.o(\frequency[21]~input_o ));
// synopsys translate_off
defparam \frequency[21]~input .bus_hold = "false";
defparam \frequency[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N8
cycloneive_io_ibuf \frequency[22]~input (
	.i(frequency[22]),
	.ibar(gnd),
	.o(\frequency[22]~input_o ));
// synopsys translate_off
defparam \frequency[22]~input .bus_hold = "false";
defparam \frequency[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \frequency[23]~input (
	.i(frequency[23]),
	.ibar(gnd),
	.o(\frequency[23]~input_o ));
// synopsys translate_off
defparam \frequency[23]~input .bus_hold = "false";
defparam \frequency[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \frequency[24]~input (
	.i(frequency[24]),
	.ibar(gnd),
	.o(\frequency[24]~input_o ));
// synopsys translate_off
defparam \frequency[24]~input .bus_hold = "false";
defparam \frequency[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N15
cycloneive_io_ibuf \frequency[25]~input (
	.i(frequency[25]),
	.ibar(gnd),
	.o(\frequency[25]~input_o ));
// synopsys translate_off
defparam \frequency[25]~input .bus_hold = "false";
defparam \frequency[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \frequency[26]~input (
	.i(frequency[26]),
	.ibar(gnd),
	.o(\frequency[26]~input_o ));
// synopsys translate_off
defparam \frequency[26]~input .bus_hold = "false";
defparam \frequency[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \frequency[27]~input (
	.i(frequency[27]),
	.ibar(gnd),
	.o(\frequency[27]~input_o ));
// synopsys translate_off
defparam \frequency[27]~input .bus_hold = "false";
defparam \frequency[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cycloneive_io_ibuf \frequency[28]~input (
	.i(frequency[28]),
	.ibar(gnd),
	.o(\frequency[28]~input_o ));
// synopsys translate_off
defparam \frequency[28]~input .bus_hold = "false";
defparam \frequency[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \frequency[29]~input (
	.i(frequency[29]),
	.ibar(gnd),
	.o(\frequency[29]~input_o ));
// synopsys translate_off
defparam \frequency[29]~input .bus_hold = "false";
defparam \frequency[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N22
cycloneive_io_ibuf \frequency[30]~input (
	.i(frequency[30]),
	.ibar(gnd),
	.o(\frequency[30]~input_o ));
// synopsys translate_off
defparam \frequency[30]~input .bus_hold = "false";
defparam \frequency[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N8
cycloneive_io_ibuf \frequency[31]~input (
	.i(frequency[31]),
	.ibar(gnd),
	.o(\frequency[31]~input_o ));
// synopsys translate_off
defparam \frequency[31]~input .bus_hold = "false";
defparam \frequency[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X20_Y22_N0
cycloneive_mac_mult \get_phase_inst|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd}),
	.datab({\frequency[31]~input_o ,\frequency[30]~input_o ,\frequency[29]~input_o ,\frequency[28]~input_o ,\frequency[27]~input_o ,\frequency[26]~input_o ,\frequency[25]~input_o ,\frequency[24]~input_o ,\frequency[23]~input_o ,\frequency[22]~input_o ,\frequency[21]~input_o ,
\frequency[20]~input_o ,\frequency[19]~input_o ,\frequency[18]~input_o ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y22_N2
cycloneive_mac_out \get_phase_inst|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~dataout ,
\get_phase_inst|Mult0|auto_generated|mac_mult5~3 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~2 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~1 ,\get_phase_inst|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \get_phase_inst|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X20_Y20_N0
cycloneive_mac_mult \get_phase_inst|Mult0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\frequency[31]~input_o ,\frequency[30]~input_o ,\frequency[29]~input_o ,\frequency[28]~input_o ,\frequency[27]~input_o ,\frequency[26]~input_o ,\frequency[25]~input_o ,\frequency[24]~input_o ,\frequency[23]~input_o ,\frequency[22]~input_o ,\frequency[21]~input_o ,
\frequency[20]~input_o ,\frequency[19]~input_o ,\frequency[18]~input_o ,gnd,gnd,gnd,gnd}),
	.datab({vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y20_N2
cycloneive_mac_out \get_phase_inst|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~dataout ,\get_phase_inst|Mult0|auto_generated|mac_mult7~16 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~15 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~14 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~13 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~12 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~11 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~10 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~9 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~8 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~7 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~6 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~5 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~4 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~3 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~2 ,\get_phase_inst|Mult0|auto_generated|mac_mult7~1 ,
\get_phase_inst|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \get_phase_inst|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \frequency[0]~input (
	.i(frequency[0]),
	.ibar(gnd),
	.o(\frequency[0]~input_o ));
// synopsys translate_off
defparam \frequency[0]~input .bus_hold = "false";
defparam \frequency[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \frequency[1]~input (
	.i(frequency[1]),
	.ibar(gnd),
	.o(\frequency[1]~input_o ));
// synopsys translate_off
defparam \frequency[1]~input .bus_hold = "false";
defparam \frequency[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \frequency[2]~input (
	.i(frequency[2]),
	.ibar(gnd),
	.o(\frequency[2]~input_o ));
// synopsys translate_off
defparam \frequency[2]~input .bus_hold = "false";
defparam \frequency[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cycloneive_io_ibuf \frequency[3]~input (
	.i(frequency[3]),
	.ibar(gnd),
	.o(\frequency[3]~input_o ));
// synopsys translate_off
defparam \frequency[3]~input .bus_hold = "false";
defparam \frequency[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \frequency[4]~input (
	.i(frequency[4]),
	.ibar(gnd),
	.o(\frequency[4]~input_o ));
// synopsys translate_off
defparam \frequency[4]~input .bus_hold = "false";
defparam \frequency[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \frequency[5]~input (
	.i(frequency[5]),
	.ibar(gnd),
	.o(\frequency[5]~input_o ));
// synopsys translate_off
defparam \frequency[5]~input .bus_hold = "false";
defparam \frequency[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \frequency[6]~input (
	.i(frequency[6]),
	.ibar(gnd),
	.o(\frequency[6]~input_o ));
// synopsys translate_off
defparam \frequency[6]~input .bus_hold = "false";
defparam \frequency[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \frequency[7]~input (
	.i(frequency[7]),
	.ibar(gnd),
	.o(\frequency[7]~input_o ));
// synopsys translate_off
defparam \frequency[7]~input .bus_hold = "false";
defparam \frequency[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \frequency[8]~input (
	.i(frequency[8]),
	.ibar(gnd),
	.o(\frequency[8]~input_o ));
// synopsys translate_off
defparam \frequency[8]~input .bus_hold = "false";
defparam \frequency[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \frequency[9]~input (
	.i(frequency[9]),
	.ibar(gnd),
	.o(\frequency[9]~input_o ));
// synopsys translate_off
defparam \frequency[9]~input .bus_hold = "false";
defparam \frequency[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \frequency[10]~input (
	.i(frequency[10]),
	.ibar(gnd),
	.o(\frequency[10]~input_o ));
// synopsys translate_off
defparam \frequency[10]~input .bus_hold = "false";
defparam \frequency[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \frequency[11]~input (
	.i(frequency[11]),
	.ibar(gnd),
	.o(\frequency[11]~input_o ));
// synopsys translate_off
defparam \frequency[11]~input .bus_hold = "false";
defparam \frequency[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \frequency[12]~input (
	.i(frequency[12]),
	.ibar(gnd),
	.o(\frequency[12]~input_o ));
// synopsys translate_off
defparam \frequency[12]~input .bus_hold = "false";
defparam \frequency[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \frequency[13]~input (
	.i(frequency[13]),
	.ibar(gnd),
	.o(\frequency[13]~input_o ));
// synopsys translate_off
defparam \frequency[13]~input .bus_hold = "false";
defparam \frequency[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cycloneive_io_ibuf \frequency[14]~input (
	.i(frequency[14]),
	.ibar(gnd),
	.o(\frequency[14]~input_o ));
// synopsys translate_off
defparam \frequency[14]~input .bus_hold = "false";
defparam \frequency[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N1
cycloneive_io_ibuf \frequency[15]~input (
	.i(frequency[15]),
	.ibar(gnd),
	.o(\frequency[15]~input_o ));
// synopsys translate_off
defparam \frequency[15]~input .bus_hold = "false";
defparam \frequency[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \frequency[16]~input (
	.i(frequency[16]),
	.ibar(gnd),
	.o(\frequency[16]~input_o ));
// synopsys translate_off
defparam \frequency[16]~input .bus_hold = "false";
defparam \frequency[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N22
cycloneive_io_ibuf \frequency[17]~input (
	.i(frequency[17]),
	.ibar(gnd),
	.o(\frequency[17]~input_o ));
// synopsys translate_off
defparam \frequency[17]~input .bus_hold = "false";
defparam \frequency[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSPMULT_X20_Y23_N0
cycloneive_mac_mult \get_phase_inst|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\frequency[17]~input_o ,\frequency[16]~input_o ,\frequency[15]~input_o ,\frequency[14]~input_o ,\frequency[13]~input_o ,\frequency[12]~input_o ,\frequency[11]~input_o ,\frequency[10]~input_o ,\frequency[9]~input_o ,\frequency[8]~input_o ,\frequency[7]~input_o ,
\frequency[6]~input_o ,\frequency[5]~input_o ,\frequency[4]~input_o ,\frequency[3]~input_o ,\frequency[2]~input_o ,\frequency[1]~input_o ,\frequency[0]~input_o }),
	.datab({vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y23_N2
cycloneive_mac_out \get_phase_inst|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~dataout ,\get_phase_inst|Mult0|auto_generated|mac_mult3~12 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~11 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~10 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~9 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~8 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~7 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~6 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~5 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~4 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~3 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~2 ,
\get_phase_inst|Mult0|auto_generated|mac_mult3~1 ,\get_phase_inst|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \get_phase_inst|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~0_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out4~dataout  & (\get_phase_inst|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~dataout  & 
// (\get_phase_inst|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \get_phase_inst|Mult0|auto_generated|op_2~1  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~dataout  & \get_phase_inst|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~0_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \get_phase_inst|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~2_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & (\get_phase_inst|Mult0|auto_generated|op_2~1  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\get_phase_inst|Mult0|auto_generated|op_2~1 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~1 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\get_phase_inst|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~3  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & !\get_phase_inst|Mult0|auto_generated|op_2~1 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & ((!\get_phase_inst|Mult0|auto_generated|op_2~1 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~1 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~2_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~4_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2  $ (!\get_phase_inst|Mult0|auto_generated|op_2~3 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~5  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~3 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2  & !\get_phase_inst|Mult0|auto_generated|op_2~3 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~3 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~4_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~6_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & (\get_phase_inst|Mult0|auto_generated|op_2~5  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\get_phase_inst|Mult0|auto_generated|op_2~5 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~5 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\get_phase_inst|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~7  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & !\get_phase_inst|Mult0|auto_generated|op_2~5 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\get_phase_inst|Mult0|auto_generated|op_2~5 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~5 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~6_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~8_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\get_phase_inst|Mult0|auto_generated|op_2~7 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~9  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~7 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4  & !\get_phase_inst|Mult0|auto_generated|op_2~7 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~7 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~8_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~10_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (\get_phase_inst|Mult0|auto_generated|op_2~9  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\get_phase_inst|Mult0|auto_generated|op_2~9 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~9 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\get_phase_inst|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~11  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & !\get_phase_inst|Mult0|auto_generated|op_2~9 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((!\get_phase_inst|Mult0|auto_generated|op_2~9 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~9 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~10_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~12_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\get_phase_inst|Mult0|auto_generated|op_2~11 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~13  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~11 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6  & !\get_phase_inst|Mult0|auto_generated|op_2~11 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~11 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~12_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~14_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & (\get_phase_inst|Mult0|auto_generated|op_2~13  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\get_phase_inst|Mult0|auto_generated|op_2~13 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~13 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\get_phase_inst|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~15  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & !\get_phase_inst|Mult0|auto_generated|op_2~13 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\get_phase_inst|Mult0|auto_generated|op_2~13 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~13 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~14_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~16_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\get_phase_inst|Mult0|auto_generated|op_2~15 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~17  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~15 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8  & !\get_phase_inst|Mult0|auto_generated|op_2~15 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~15 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~16_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~18_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (\get_phase_inst|Mult0|auto_generated|op_2~17  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\get_phase_inst|Mult0|auto_generated|op_2~17 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~17 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\get_phase_inst|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~19  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & !\get_phase_inst|Mult0|auto_generated|op_2~17 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\get_phase_inst|Mult0|auto_generated|op_2~17 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~17 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~18_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~20_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\get_phase_inst|Mult0|auto_generated|op_2~19 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~21  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~19 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10  & !\get_phase_inst|Mult0|auto_generated|op_2~19 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~19 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~20_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~22_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (\get_phase_inst|Mult0|auto_generated|op_2~21  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\get_phase_inst|Mult0|auto_generated|op_2~21 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~21 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\get_phase_inst|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~23  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & !\get_phase_inst|Mult0|auto_generated|op_2~21 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\get_phase_inst|Mult0|auto_generated|op_2~21 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~21 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~22_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~24_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12  $ (!\get_phase_inst|Mult0|auto_generated|op_2~23 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~25  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~23 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12  & !\get_phase_inst|Mult0|auto_generated|op_2~23 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~23 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~24_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~26_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & (\get_phase_inst|Mult0|auto_generated|op_2~25  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\get_phase_inst|Mult0|auto_generated|op_2~25 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~25 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\get_phase_inst|Mult0|auto_generated|op_2~25 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~27  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & !\get_phase_inst|Mult0|auto_generated|op_2~25 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\get_phase_inst|Mult0|auto_generated|op_2~25 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~25 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~26_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~27 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~26 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~28 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~28_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\get_phase_inst|Mult0|auto_generated|op_2~27 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~29  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~27 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14  & !\get_phase_inst|Mult0|auto_generated|op_2~27 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~27 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~28_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~29 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~28 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~30 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~30_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (\get_phase_inst|Mult0|auto_generated|op_2~29  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\get_phase_inst|Mult0|auto_generated|op_2~29 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~29 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\get_phase_inst|Mult0|auto_generated|op_2~29 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~31  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & !\get_phase_inst|Mult0|auto_generated|op_2~29 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\get_phase_inst|Mult0|auto_generated|op_2~29 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~29 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~30_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~32 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~32_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16  $ (!\get_phase_inst|Mult0|auto_generated|op_2~31 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~33  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~31 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16  & !\get_phase_inst|Mult0|auto_generated|op_2~31 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~31 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~32_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~34 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~34_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (\get_phase_inst|Mult0|auto_generated|op_2~33  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\get_phase_inst|Mult0|auto_generated|op_2~33 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~33 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\get_phase_inst|Mult0|auto_generated|op_2~33 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~35  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & !\get_phase_inst|Mult0|auto_generated|op_2~33 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\get_phase_inst|Mult0|auto_generated|op_2~33 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~33 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~34_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~36 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~36_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out8~dataout  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\get_phase_inst|Mult0|auto_generated|op_2~35 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~37  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out8~dataout  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~35 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~dataout  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18  & !\get_phase_inst|Mult0|auto_generated|op_2~35 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~35 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~36_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~38 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~38_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & (\get_phase_inst|Mult0|auto_generated|op_2~37  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\get_phase_inst|Mult0|auto_generated|op_2~37 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~37 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\get_phase_inst|Mult0|auto_generated|op_2~37 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~39  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & !\get_phase_inst|Mult0|auto_generated|op_2~37 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((!\get_phase_inst|Mult0|auto_generated|op_2~37 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~37 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~38_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~40 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~40_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2  $ (!\get_phase_inst|Mult0|auto_generated|op_2~39 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~41  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~39 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2  & !\get_phase_inst|Mult0|auto_generated|op_2~39 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~39 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~40_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y21_N0
cycloneive_mac_mult \get_phase_inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\frequency[17]~input_o ,\frequency[16]~input_o ,\frequency[15]~input_o ,\frequency[14]~input_o ,\frequency[13]~input_o ,\frequency[12]~input_o ,\frequency[11]~input_o ,\frequency[10]~input_o ,\frequency[9]~input_o ,\frequency[8]~input_o ,\frequency[7]~input_o ,
\frequency[6]~input_o ,\frequency[5]~input_o ,\frequency[4]~input_o ,\frequency[3]~input_o ,\frequency[2]~input_o ,\frequency[1]~input_o ,\frequency[0]~input_o }),
	.datab({gnd,vcc,vcc,vcc,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \get_phase_inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y21_N2
cycloneive_mac_out \get_phase_inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\get_phase_inst|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\get_phase_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \get_phase_inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~0_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~0_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\get_phase_inst|Mult0|auto_generated|op_2~0_combout  & 
// (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \get_phase_inst|Mult0|auto_generated|op_1~1  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~0_combout  & \get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~0_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~0_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \get_phase_inst|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~2_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~2_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (\get_phase_inst|Mult0|auto_generated|op_1~1  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\get_phase_inst|Mult0|auto_generated|op_1~1 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~2_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~1 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\get_phase_inst|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~3  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~2_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & !\get_phase_inst|Mult0|auto_generated|op_1~1 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~2_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~1 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~2_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~1 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~2_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~4_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\get_phase_inst|Mult0|auto_generated|op_2~4_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~3 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~5  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\get_phase_inst|Mult0|auto_generated|op_2~4_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~3 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & (\get_phase_inst|Mult0|auto_generated|op_2~4_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~3 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~3 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~4_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~6_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\get_phase_inst|Mult0|auto_generated|op_2~6_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~5  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~6_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~5 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\get_phase_inst|Mult0|auto_generated|op_2~6_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~5 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~6_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~7  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\get_phase_inst|Mult0|auto_generated|op_2~6_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~5 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((!\get_phase_inst|Mult0|auto_generated|op_1~5 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~6_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~5 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~6_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~8_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\get_phase_inst|Mult0|auto_generated|op_2~8_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~7 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~9  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\get_phase_inst|Mult0|auto_generated|op_2~8_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~7 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22  & (\get_phase_inst|Mult0|auto_generated|op_2~8_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~7 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~7 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~8_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~10_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\get_phase_inst|Mult0|auto_generated|op_2~10_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~9  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~10_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~9 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\get_phase_inst|Mult0|auto_generated|op_2~10_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~9 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~10_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~11  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\get_phase_inst|Mult0|auto_generated|op_2~10_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~9 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & ((!\get_phase_inst|Mult0|auto_generated|op_1~9 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~10_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~9 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~10_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~12_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\get_phase_inst|Mult0|auto_generated|op_2~12_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~11 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~13  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\get_phase_inst|Mult0|auto_generated|op_2~12_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~11 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24  & (\get_phase_inst|Mult0|auto_generated|op_2~12_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~11 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~11 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~12_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~14_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~14_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (\get_phase_inst|Mult0|auto_generated|op_1~13  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\get_phase_inst|Mult0|auto_generated|op_1~13 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~14_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~13 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\get_phase_inst|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~15  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~14_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & !\get_phase_inst|Mult0|auto_generated|op_1~13 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~14_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~13 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~14_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~13 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~14_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~16_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~16_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26  $ (!\get_phase_inst|Mult0|auto_generated|op_1~15 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~17  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~16_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~15 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~16_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26  & !\get_phase_inst|Mult0|auto_generated|op_1~15 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~16_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~15 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~16_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N20
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~18_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\get_phase_inst|Mult0|auto_generated|op_2~18_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~17  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~18_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~17 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\get_phase_inst|Mult0|auto_generated|op_2~18_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~17 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~18_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~19  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\get_phase_inst|Mult0|auto_generated|op_2~18_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~17 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((!\get_phase_inst|Mult0|auto_generated|op_1~17 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~18_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~17 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~18_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~20_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~20_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\get_phase_inst|Mult0|auto_generated|op_1~19 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~21  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~20_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~19 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~20_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28  & !\get_phase_inst|Mult0|auto_generated|op_1~19 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~20_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~19 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~20_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~22_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\get_phase_inst|Mult0|auto_generated|op_2~22_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~21  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~22_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~21 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\get_phase_inst|Mult0|auto_generated|op_2~22_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~21 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~22_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~23  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\get_phase_inst|Mult0|auto_generated|op_2~22_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~21 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\get_phase_inst|Mult0|auto_generated|op_1~21 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~22_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~21 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~22_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~24_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~24_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\get_phase_inst|Mult0|auto_generated|op_1~23 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~25  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~24_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~23 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~24_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30  & !\get_phase_inst|Mult0|auto_generated|op_1~23 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~24_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~23 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~24_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~26_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~26_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & (\get_phase_inst|Mult0|auto_generated|op_1~25  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\get_phase_inst|Mult0|auto_generated|op_1~25 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~26_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~25 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\get_phase_inst|Mult0|auto_generated|op_1~25 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~27  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~26_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & !\get_phase_inst|Mult0|auto_generated|op_1~25 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~26_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~25 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~26_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~25 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~26_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~26 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~28 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~28_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\get_phase_inst|Mult0|auto_generated|op_2~28_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~27 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~29  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\get_phase_inst|Mult0|auto_generated|op_2~28_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~27 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & (\get_phase_inst|Mult0|auto_generated|op_2~28_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~27 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~27 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~28_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~29 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~28 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~30 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~30_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\get_phase_inst|Mult0|auto_generated|op_2~30_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~29  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~30_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~29 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\get_phase_inst|Mult0|auto_generated|op_2~30_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~29 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~30_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~29 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~31  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\get_phase_inst|Mult0|auto_generated|op_2~30_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~29 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & ((!\get_phase_inst|Mult0|auto_generated|op_1~29 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~30_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~29 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~30_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~30 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~32 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~32_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34  $ (\get_phase_inst|Mult0|auto_generated|op_2~32_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~31 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~33  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34  & ((\get_phase_inst|Mult0|auto_generated|op_2~32_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~31 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34  & (\get_phase_inst|Mult0|auto_generated|op_2~32_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~31 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~31 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~32_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~33 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~32 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~34 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~34_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~34_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & (\get_phase_inst|Mult0|auto_generated|op_1~33  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\get_phase_inst|Mult0|auto_generated|op_1~33 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~34_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~33 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\get_phase_inst|Mult0|auto_generated|op_1~33 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~35  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~34_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & !\get_phase_inst|Mult0|auto_generated|op_1~33 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~34_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~33 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~34_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~33 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~34_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~34 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~36 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~36_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~36_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\get_phase_inst|Mult0|auto_generated|op_1~35 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~37  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~36_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~35 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~36_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & !\get_phase_inst|Mult0|auto_generated|op_1~35 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~36_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~35 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~36_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~37 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~36 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~38 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~38_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~38_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (\get_phase_inst|Mult0|auto_generated|op_1~37  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\get_phase_inst|Mult0|auto_generated|op_1~37 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~38_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~37 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\get_phase_inst|Mult0|auto_generated|op_1~37 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~39  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~38_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & !\get_phase_inst|Mult0|auto_generated|op_1~37 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~38_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~37 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~38_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~37 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~38_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~39 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~38 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~40 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~40_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~40_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\get_phase_inst|Mult0|auto_generated|op_1~39 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~41  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~40_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~39 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~40_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20  & !\get_phase_inst|Mult0|auto_generated|op_1~39 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~40_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~39 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~40_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~41 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~40 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \get_phase_inst|phase[0]~32 (
// Equation(s):
// \get_phase_inst|phase[0]~32_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~0_combout  & (\get_phase_inst|phase [0] $ (VCC))) # (!\get_phase_inst|Mult0|auto_generated|op_1~0_combout  & (\get_phase_inst|phase [0] & VCC))
// \get_phase_inst|phase[0]~33  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~0_combout  & \get_phase_inst|phase [0]))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~0_combout ),
	.datab(\get_phase_inst|phase [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\get_phase_inst|phase[0]~32_combout ),
	.cout(\get_phase_inst|phase[0]~33 ));
// synopsys translate_off
defparam \get_phase_inst|phase[0]~32 .lut_mask = 16'h6688;
defparam \get_phase_inst|phase[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \get_phase_inst|phase[0] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [0]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[0] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \get_phase_inst|phase[1]~34 (
// Equation(s):
// \get_phase_inst|phase[1]~34_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~2_combout  & ((\get_phase_inst|phase [1] & (\get_phase_inst|phase[0]~33  & VCC)) # (!\get_phase_inst|phase [1] & (!\get_phase_inst|phase[0]~33 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~2_combout  & ((\get_phase_inst|phase [1] & (!\get_phase_inst|phase[0]~33 )) # (!\get_phase_inst|phase [1] & ((\get_phase_inst|phase[0]~33 ) # (GND)))))
// \get_phase_inst|phase[1]~35  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~2_combout  & (!\get_phase_inst|phase [1] & !\get_phase_inst|phase[0]~33 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~2_combout  & ((!\get_phase_inst|phase[0]~33 ) # 
// (!\get_phase_inst|phase [1]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~2_combout ),
	.datab(\get_phase_inst|phase [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[0]~33 ),
	.combout(\get_phase_inst|phase[1]~34_combout ),
	.cout(\get_phase_inst|phase[1]~35 ));
// synopsys translate_off
defparam \get_phase_inst|phase[1]~34 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \get_phase_inst|phase[1] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [1]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[1] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \get_phase_inst|phase[2]~36 (
// Equation(s):
// \get_phase_inst|phase[2]~36_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~4_combout  $ (\get_phase_inst|phase [2] $ (!\get_phase_inst|phase[1]~35 )))) # (GND)
// \get_phase_inst|phase[2]~37  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~4_combout  & ((\get_phase_inst|phase [2]) # (!\get_phase_inst|phase[1]~35 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~4_combout  & (\get_phase_inst|phase [2] & 
// !\get_phase_inst|phase[1]~35 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~4_combout ),
	.datab(\get_phase_inst|phase [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[1]~35 ),
	.combout(\get_phase_inst|phase[2]~36_combout ),
	.cout(\get_phase_inst|phase[2]~37 ));
// synopsys translate_off
defparam \get_phase_inst|phase[2]~36 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \get_phase_inst|phase[2] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [2]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[2] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \get_phase_inst|phase[3]~38 (
// Equation(s):
// \get_phase_inst|phase[3]~38_combout  = (\get_phase_inst|phase [3] & ((\get_phase_inst|Mult0|auto_generated|op_1~6_combout  & (\get_phase_inst|phase[2]~37  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~6_combout  & (!\get_phase_inst|phase[2]~37 
// )))) # (!\get_phase_inst|phase [3] & ((\get_phase_inst|Mult0|auto_generated|op_1~6_combout  & (!\get_phase_inst|phase[2]~37 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~6_combout  & ((\get_phase_inst|phase[2]~37 ) # (GND)))))
// \get_phase_inst|phase[3]~39  = CARRY((\get_phase_inst|phase [3] & (!\get_phase_inst|Mult0|auto_generated|op_1~6_combout  & !\get_phase_inst|phase[2]~37 )) # (!\get_phase_inst|phase [3] & ((!\get_phase_inst|phase[2]~37 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~6_combout ))))

	.dataa(\get_phase_inst|phase [3]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[2]~37 ),
	.combout(\get_phase_inst|phase[3]~38_combout ),
	.cout(\get_phase_inst|phase[3]~39 ));
// synopsys translate_off
defparam \get_phase_inst|phase[3]~38 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \get_phase_inst|phase[3] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [3]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[3] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \get_phase_inst|phase[4]~40 (
// Equation(s):
// \get_phase_inst|phase[4]~40_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~8_combout  $ (\get_phase_inst|phase [4] $ (!\get_phase_inst|phase[3]~39 )))) # (GND)
// \get_phase_inst|phase[4]~41  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~8_combout  & ((\get_phase_inst|phase [4]) # (!\get_phase_inst|phase[3]~39 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~8_combout  & (\get_phase_inst|phase [4] & 
// !\get_phase_inst|phase[3]~39 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~8_combout ),
	.datab(\get_phase_inst|phase [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[3]~39 ),
	.combout(\get_phase_inst|phase[4]~40_combout ),
	.cout(\get_phase_inst|phase[4]~41 ));
// synopsys translate_off
defparam \get_phase_inst|phase[4]~40 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N9
dffeas \get_phase_inst|phase[4] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [4]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[4] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \get_phase_inst|phase[5]~42 (
// Equation(s):
// \get_phase_inst|phase[5]~42_combout  = (\get_phase_inst|phase [5] & ((\get_phase_inst|Mult0|auto_generated|op_1~10_combout  & (\get_phase_inst|phase[4]~41  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~10_combout  & (!\get_phase_inst|phase[4]~41 
// )))) # (!\get_phase_inst|phase [5] & ((\get_phase_inst|Mult0|auto_generated|op_1~10_combout  & (!\get_phase_inst|phase[4]~41 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~10_combout  & ((\get_phase_inst|phase[4]~41 ) # (GND)))))
// \get_phase_inst|phase[5]~43  = CARRY((\get_phase_inst|phase [5] & (!\get_phase_inst|Mult0|auto_generated|op_1~10_combout  & !\get_phase_inst|phase[4]~41 )) # (!\get_phase_inst|phase [5] & ((!\get_phase_inst|phase[4]~41 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~10_combout ))))

	.dataa(\get_phase_inst|phase [5]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[4]~41 ),
	.combout(\get_phase_inst|phase[5]~42_combout ),
	.cout(\get_phase_inst|phase[5]~43 ));
// synopsys translate_off
defparam \get_phase_inst|phase[5]~42 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N11
dffeas \get_phase_inst|phase[5] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [5]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[5] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \get_phase_inst|phase[6]~44 (
// Equation(s):
// \get_phase_inst|phase[6]~44_combout  = ((\get_phase_inst|phase [6] $ (\get_phase_inst|Mult0|auto_generated|op_1~12_combout  $ (!\get_phase_inst|phase[5]~43 )))) # (GND)
// \get_phase_inst|phase[6]~45  = CARRY((\get_phase_inst|phase [6] & ((\get_phase_inst|Mult0|auto_generated|op_1~12_combout ) # (!\get_phase_inst|phase[5]~43 ))) # (!\get_phase_inst|phase [6] & (\get_phase_inst|Mult0|auto_generated|op_1~12_combout  & 
// !\get_phase_inst|phase[5]~43 )))

	.dataa(\get_phase_inst|phase [6]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[5]~43 ),
	.combout(\get_phase_inst|phase[6]~44_combout ),
	.cout(\get_phase_inst|phase[6]~45 ));
// synopsys translate_off
defparam \get_phase_inst|phase[6]~44 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N13
dffeas \get_phase_inst|phase[6] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [6]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[6] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \get_phase_inst|phase[7]~46 (
// Equation(s):
// \get_phase_inst|phase[7]~46_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~14_combout  & ((\get_phase_inst|phase [7] & (\get_phase_inst|phase[6]~45  & VCC)) # (!\get_phase_inst|phase [7] & (!\get_phase_inst|phase[6]~45 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~14_combout  & ((\get_phase_inst|phase [7] & (!\get_phase_inst|phase[6]~45 )) # (!\get_phase_inst|phase [7] & ((\get_phase_inst|phase[6]~45 ) # (GND)))))
// \get_phase_inst|phase[7]~47  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~14_combout  & (!\get_phase_inst|phase [7] & !\get_phase_inst|phase[6]~45 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~14_combout  & ((!\get_phase_inst|phase[6]~45 ) # 
// (!\get_phase_inst|phase [7]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~14_combout ),
	.datab(\get_phase_inst|phase [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[6]~45 ),
	.combout(\get_phase_inst|phase[7]~46_combout ),
	.cout(\get_phase_inst|phase[7]~47 ));
// synopsys translate_off
defparam \get_phase_inst|phase[7]~46 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N15
dffeas \get_phase_inst|phase[7] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [7]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[7] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \get_phase_inst|phase[8]~48 (
// Equation(s):
// \get_phase_inst|phase[8]~48_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~16_combout  $ (\get_phase_inst|phase [8] $ (!\get_phase_inst|phase[7]~47 )))) # (GND)
// \get_phase_inst|phase[8]~49  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~16_combout  & ((\get_phase_inst|phase [8]) # (!\get_phase_inst|phase[7]~47 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~16_combout  & (\get_phase_inst|phase [8] & 
// !\get_phase_inst|phase[7]~47 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~16_combout ),
	.datab(\get_phase_inst|phase [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[7]~47 ),
	.combout(\get_phase_inst|phase[8]~48_combout ),
	.cout(\get_phase_inst|phase[8]~49 ));
// synopsys translate_off
defparam \get_phase_inst|phase[8]~48 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N17
dffeas \get_phase_inst|phase[8] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [8]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[8] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \get_phase_inst|phase[9]~50 (
// Equation(s):
// \get_phase_inst|phase[9]~50_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~18_combout  & ((\get_phase_inst|phase [9] & (\get_phase_inst|phase[8]~49  & VCC)) # (!\get_phase_inst|phase [9] & (!\get_phase_inst|phase[8]~49 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~18_combout  & ((\get_phase_inst|phase [9] & (!\get_phase_inst|phase[8]~49 )) # (!\get_phase_inst|phase [9] & ((\get_phase_inst|phase[8]~49 ) # (GND)))))
// \get_phase_inst|phase[9]~51  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~18_combout  & (!\get_phase_inst|phase [9] & !\get_phase_inst|phase[8]~49 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~18_combout  & ((!\get_phase_inst|phase[8]~49 ) # 
// (!\get_phase_inst|phase [9]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~18_combout ),
	.datab(\get_phase_inst|phase [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[8]~49 ),
	.combout(\get_phase_inst|phase[9]~50_combout ),
	.cout(\get_phase_inst|phase[9]~51 ));
// synopsys translate_off
defparam \get_phase_inst|phase[9]~50 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N19
dffeas \get_phase_inst|phase[9] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [9]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[9] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \get_phase_inst|phase[10]~52 (
// Equation(s):
// \get_phase_inst|phase[10]~52_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~20_combout  $ (\get_phase_inst|phase [10] $ (!\get_phase_inst|phase[9]~51 )))) # (GND)
// \get_phase_inst|phase[10]~53  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~20_combout  & ((\get_phase_inst|phase [10]) # (!\get_phase_inst|phase[9]~51 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~20_combout  & (\get_phase_inst|phase [10] & 
// !\get_phase_inst|phase[9]~51 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~20_combout ),
	.datab(\get_phase_inst|phase [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[9]~51 ),
	.combout(\get_phase_inst|phase[10]~52_combout ),
	.cout(\get_phase_inst|phase[10]~53 ));
// synopsys translate_off
defparam \get_phase_inst|phase[10]~52 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N21
dffeas \get_phase_inst|phase[10] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [10]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[10] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \get_phase_inst|phase[11]~54 (
// Equation(s):
// \get_phase_inst|phase[11]~54_combout  = (\get_phase_inst|phase [11] & ((\get_phase_inst|Mult0|auto_generated|op_1~22_combout  & (\get_phase_inst|phase[10]~53  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~22_combout  & 
// (!\get_phase_inst|phase[10]~53 )))) # (!\get_phase_inst|phase [11] & ((\get_phase_inst|Mult0|auto_generated|op_1~22_combout  & (!\get_phase_inst|phase[10]~53 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~22_combout  & ((\get_phase_inst|phase[10]~53 ) # 
// (GND)))))
// \get_phase_inst|phase[11]~55  = CARRY((\get_phase_inst|phase [11] & (!\get_phase_inst|Mult0|auto_generated|op_1~22_combout  & !\get_phase_inst|phase[10]~53 )) # (!\get_phase_inst|phase [11] & ((!\get_phase_inst|phase[10]~53 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\get_phase_inst|phase [11]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[10]~53 ),
	.combout(\get_phase_inst|phase[11]~54_combout ),
	.cout(\get_phase_inst|phase[11]~55 ));
// synopsys translate_off
defparam \get_phase_inst|phase[11]~54 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N23
dffeas \get_phase_inst|phase[11] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [11]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[11] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \get_phase_inst|phase[12]~56 (
// Equation(s):
// \get_phase_inst|phase[12]~56_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~24_combout  $ (\get_phase_inst|phase [12] $ (!\get_phase_inst|phase[11]~55 )))) # (GND)
// \get_phase_inst|phase[12]~57  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~24_combout  & ((\get_phase_inst|phase [12]) # (!\get_phase_inst|phase[11]~55 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~24_combout  & (\get_phase_inst|phase [12] & 
// !\get_phase_inst|phase[11]~55 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~24_combout ),
	.datab(\get_phase_inst|phase [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[11]~55 ),
	.combout(\get_phase_inst|phase[12]~56_combout ),
	.cout(\get_phase_inst|phase[12]~57 ));
// synopsys translate_off
defparam \get_phase_inst|phase[12]~56 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \get_phase_inst|phase[12] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [12]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[12] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \get_phase_inst|phase[13]~58 (
// Equation(s):
// \get_phase_inst|phase[13]~58_combout  = (\get_phase_inst|phase [13] & ((\get_phase_inst|Mult0|auto_generated|op_1~26_combout  & (\get_phase_inst|phase[12]~57  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~26_combout  & 
// (!\get_phase_inst|phase[12]~57 )))) # (!\get_phase_inst|phase [13] & ((\get_phase_inst|Mult0|auto_generated|op_1~26_combout  & (!\get_phase_inst|phase[12]~57 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~26_combout  & ((\get_phase_inst|phase[12]~57 ) # 
// (GND)))))
// \get_phase_inst|phase[13]~59  = CARRY((\get_phase_inst|phase [13] & (!\get_phase_inst|Mult0|auto_generated|op_1~26_combout  & !\get_phase_inst|phase[12]~57 )) # (!\get_phase_inst|phase [13] & ((!\get_phase_inst|phase[12]~57 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~26_combout ))))

	.dataa(\get_phase_inst|phase [13]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[12]~57 ),
	.combout(\get_phase_inst|phase[13]~58_combout ),
	.cout(\get_phase_inst|phase[13]~59 ));
// synopsys translate_off
defparam \get_phase_inst|phase[13]~58 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N27
dffeas \get_phase_inst|phase[13] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [13]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[13] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \get_phase_inst|phase[14]~60 (
// Equation(s):
// \get_phase_inst|phase[14]~60_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~28_combout  $ (\get_phase_inst|phase [14] $ (!\get_phase_inst|phase[13]~59 )))) # (GND)
// \get_phase_inst|phase[14]~61  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~28_combout  & ((\get_phase_inst|phase [14]) # (!\get_phase_inst|phase[13]~59 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~28_combout  & (\get_phase_inst|phase [14] & 
// !\get_phase_inst|phase[13]~59 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~28_combout ),
	.datab(\get_phase_inst|phase [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[13]~59 ),
	.combout(\get_phase_inst|phase[14]~60_combout ),
	.cout(\get_phase_inst|phase[14]~61 ));
// synopsys translate_off
defparam \get_phase_inst|phase[14]~60 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \get_phase_inst|phase[14] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [14]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[14] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \get_phase_inst|phase[15]~62 (
// Equation(s):
// \get_phase_inst|phase[15]~62_combout  = (\get_phase_inst|phase [15] & ((\get_phase_inst|Mult0|auto_generated|op_1~30_combout  & (\get_phase_inst|phase[14]~61  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~30_combout  & 
// (!\get_phase_inst|phase[14]~61 )))) # (!\get_phase_inst|phase [15] & ((\get_phase_inst|Mult0|auto_generated|op_1~30_combout  & (!\get_phase_inst|phase[14]~61 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~30_combout  & ((\get_phase_inst|phase[14]~61 ) # 
// (GND)))))
// \get_phase_inst|phase[15]~63  = CARRY((\get_phase_inst|phase [15] & (!\get_phase_inst|Mult0|auto_generated|op_1~30_combout  & !\get_phase_inst|phase[14]~61 )) # (!\get_phase_inst|phase [15] & ((!\get_phase_inst|phase[14]~61 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~30_combout ))))

	.dataa(\get_phase_inst|phase [15]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[14]~61 ),
	.combout(\get_phase_inst|phase[15]~62_combout ),
	.cout(\get_phase_inst|phase[15]~63 ));
// synopsys translate_off
defparam \get_phase_inst|phase[15]~62 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \get_phase_inst|phase[15] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [15]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[15] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneive_lcell_comb \get_phase_inst|phase[16]~64 (
// Equation(s):
// \get_phase_inst|phase[16]~64_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~32_combout  $ (\get_phase_inst|phase [16] $ (!\get_phase_inst|phase[15]~63 )))) # (GND)
// \get_phase_inst|phase[16]~65  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~32_combout  & ((\get_phase_inst|phase [16]) # (!\get_phase_inst|phase[15]~63 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~32_combout  & (\get_phase_inst|phase [16] & 
// !\get_phase_inst|phase[15]~63 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~32_combout ),
	.datab(\get_phase_inst|phase [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[15]~63 ),
	.combout(\get_phase_inst|phase[16]~64_combout ),
	.cout(\get_phase_inst|phase[16]~65 ));
// synopsys translate_off
defparam \get_phase_inst|phase[16]~64 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \get_phase_inst|phase[16] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [16]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[16] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneive_lcell_comb \get_phase_inst|phase[17]~66 (
// Equation(s):
// \get_phase_inst|phase[17]~66_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~34_combout  & ((\get_phase_inst|phase [17] & (\get_phase_inst|phase[16]~65  & VCC)) # (!\get_phase_inst|phase [17] & (!\get_phase_inst|phase[16]~65 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~34_combout  & ((\get_phase_inst|phase [17] & (!\get_phase_inst|phase[16]~65 )) # (!\get_phase_inst|phase [17] & ((\get_phase_inst|phase[16]~65 ) # (GND)))))
// \get_phase_inst|phase[17]~67  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~34_combout  & (!\get_phase_inst|phase [17] & !\get_phase_inst|phase[16]~65 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~34_combout  & ((!\get_phase_inst|phase[16]~65 ) # 
// (!\get_phase_inst|phase [17]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~34_combout ),
	.datab(\get_phase_inst|phase [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[16]~65 ),
	.combout(\get_phase_inst|phase[17]~66_combout ),
	.cout(\get_phase_inst|phase[17]~67 ));
// synopsys translate_off
defparam \get_phase_inst|phase[17]~66 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N3
dffeas \get_phase_inst|phase[17] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [17]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[17] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneive_lcell_comb \get_phase_inst|phase[18]~68 (
// Equation(s):
// \get_phase_inst|phase[18]~68_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~36_combout  $ (\get_phase_inst|phase [18] $ (!\get_phase_inst|phase[17]~67 )))) # (GND)
// \get_phase_inst|phase[18]~69  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~36_combout  & ((\get_phase_inst|phase [18]) # (!\get_phase_inst|phase[17]~67 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~36_combout  & (\get_phase_inst|phase [18] & 
// !\get_phase_inst|phase[17]~67 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~36_combout ),
	.datab(\get_phase_inst|phase [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[17]~67 ),
	.combout(\get_phase_inst|phase[18]~68_combout ),
	.cout(\get_phase_inst|phase[18]~69 ));
// synopsys translate_off
defparam \get_phase_inst|phase[18]~68 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \get_phase_inst|phase[18] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [18]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[18] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneive_lcell_comb \get_phase_inst|phase[19]~70 (
// Equation(s):
// \get_phase_inst|phase[19]~70_combout  = (\get_phase_inst|phase [19] & ((\get_phase_inst|Mult0|auto_generated|op_1~38_combout  & (\get_phase_inst|phase[18]~69  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~38_combout  & 
// (!\get_phase_inst|phase[18]~69 )))) # (!\get_phase_inst|phase [19] & ((\get_phase_inst|Mult0|auto_generated|op_1~38_combout  & (!\get_phase_inst|phase[18]~69 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~38_combout  & ((\get_phase_inst|phase[18]~69 ) # 
// (GND)))))
// \get_phase_inst|phase[19]~71  = CARRY((\get_phase_inst|phase [19] & (!\get_phase_inst|Mult0|auto_generated|op_1~38_combout  & !\get_phase_inst|phase[18]~69 )) # (!\get_phase_inst|phase [19] & ((!\get_phase_inst|phase[18]~69 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~38_combout ))))

	.dataa(\get_phase_inst|phase [19]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[18]~69 ),
	.combout(\get_phase_inst|phase[19]~70_combout ),
	.cout(\get_phase_inst|phase[19]~71 ));
// synopsys translate_off
defparam \get_phase_inst|phase[19]~70 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \get_phase_inst|phase[19] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [19]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[19] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneive_lcell_comb \get_phase_inst|phase[20]~72 (
// Equation(s):
// \get_phase_inst|phase[20]~72_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~40_combout  $ (\get_phase_inst|phase [20] $ (!\get_phase_inst|phase[19]~71 )))) # (GND)
// \get_phase_inst|phase[20]~73  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~40_combout  & ((\get_phase_inst|phase [20]) # (!\get_phase_inst|phase[19]~71 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~40_combout  & (\get_phase_inst|phase [20] & 
// !\get_phase_inst|phase[19]~71 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~40_combout ),
	.datab(\get_phase_inst|phase [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[19]~71 ),
	.combout(\get_phase_inst|phase[20]~72_combout ),
	.cout(\get_phase_inst|phase[20]~73 ));
// synopsys translate_off
defparam \get_phase_inst|phase[20]~72 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \get_phase_inst|phase[20] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [20]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[20] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~42 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~42_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & (\get_phase_inst|Mult0|auto_generated|op_2~41  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\get_phase_inst|Mult0|auto_generated|op_2~41 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~41 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\get_phase_inst|Mult0|auto_generated|op_2~41 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_2~43  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & !\get_phase_inst|Mult0|auto_generated|op_2~41 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((!\get_phase_inst|Mult0|auto_generated|op_2~41 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~41 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~42_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~42 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~42_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~42_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & (\get_phase_inst|Mult0|auto_generated|op_1~41  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\get_phase_inst|Mult0|auto_generated|op_1~41 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~42_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~41 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\get_phase_inst|Mult0|auto_generated|op_1~41 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~43  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~42_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & !\get_phase_inst|Mult0|auto_generated|op_1~41 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~42_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~41 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~42_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~41 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~42_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~43 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~42 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneive_lcell_comb \get_phase_inst|phase[21]~74 (
// Equation(s):
// \get_phase_inst|phase[21]~74_combout  = (\get_phase_inst|phase [21] & ((\get_phase_inst|Mult0|auto_generated|op_1~42_combout  & (\get_phase_inst|phase[20]~73  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~42_combout  & 
// (!\get_phase_inst|phase[20]~73 )))) # (!\get_phase_inst|phase [21] & ((\get_phase_inst|Mult0|auto_generated|op_1~42_combout  & (!\get_phase_inst|phase[20]~73 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~42_combout  & ((\get_phase_inst|phase[20]~73 ) # 
// (GND)))))
// \get_phase_inst|phase[21]~75  = CARRY((\get_phase_inst|phase [21] & (!\get_phase_inst|Mult0|auto_generated|op_1~42_combout  & !\get_phase_inst|phase[20]~73 )) # (!\get_phase_inst|phase [21] & ((!\get_phase_inst|phase[20]~73 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~42_combout ))))

	.dataa(\get_phase_inst|phase [21]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[20]~73 ),
	.combout(\get_phase_inst|phase[21]~74_combout ),
	.cout(\get_phase_inst|phase[21]~75 ));
// synopsys translate_off
defparam \get_phase_inst|phase[21]~74 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \get_phase_inst|phase[21] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [21]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[21] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~44 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~44_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4  $ (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22  $ (!\get_phase_inst|Mult0|auto_generated|op_2~43 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_2~45  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4  & ((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~43 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4  & (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22  & !\get_phase_inst|Mult0|auto_generated|op_2~43 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~43 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~44_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~44 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~44_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~44_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22  $ (!\get_phase_inst|Mult0|auto_generated|op_1~43 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~45  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~44_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~43 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~44_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22  & !\get_phase_inst|Mult0|auto_generated|op_1~43 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~44_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~43 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~44_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~45 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~44 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneive_lcell_comb \get_phase_inst|phase[22]~76 (
// Equation(s):
// \get_phase_inst|phase[22]~76_combout  = ((\get_phase_inst|phase [22] $ (\get_phase_inst|Mult0|auto_generated|op_1~44_combout  $ (!\get_phase_inst|phase[21]~75 )))) # (GND)
// \get_phase_inst|phase[22]~77  = CARRY((\get_phase_inst|phase [22] & ((\get_phase_inst|Mult0|auto_generated|op_1~44_combout ) # (!\get_phase_inst|phase[21]~75 ))) # (!\get_phase_inst|phase [22] & (\get_phase_inst|Mult0|auto_generated|op_1~44_combout  & 
// !\get_phase_inst|phase[21]~75 )))

	.dataa(\get_phase_inst|phase [22]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[21]~75 ),
	.combout(\get_phase_inst|phase[22]~76_combout ),
	.cout(\get_phase_inst|phase[22]~77 ));
// synopsys translate_off
defparam \get_phase_inst|phase[22]~76 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \get_phase_inst|phase[22] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [22]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[22] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~46 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~46_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\get_phase_inst|Mult0|auto_generated|op_2~45 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// ((\get_phase_inst|Mult0|auto_generated|op_2~45 ) # (GND)))
// \get_phase_inst|Mult0|auto_generated|op_2~47  = CARRY((!\get_phase_inst|Mult0|auto_generated|op_2~45 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~45 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~46_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~46 .lut_mask = 16'h3C3F;
defparam \get_phase_inst|Mult0|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~46 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~46_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\get_phase_inst|Mult0|auto_generated|op_2~46_combout  & (\get_phase_inst|Mult0|auto_generated|op_1~45  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~46_combout  & (!\get_phase_inst|Mult0|auto_generated|op_1~45 )))) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\get_phase_inst|Mult0|auto_generated|op_2~46_combout  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~45 )) # (!\get_phase_inst|Mult0|auto_generated|op_2~46_combout  & ((\get_phase_inst|Mult0|auto_generated|op_1~45 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~47  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\get_phase_inst|Mult0|auto_generated|op_2~46_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~45 )) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & ((!\get_phase_inst|Mult0|auto_generated|op_1~45 ) # (!\get_phase_inst|Mult0|auto_generated|op_2~46_combout ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~45 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~46_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~47 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~46 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneive_lcell_comb \get_phase_inst|phase[23]~78 (
// Equation(s):
// \get_phase_inst|phase[23]~78_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~46_combout  & ((\get_phase_inst|phase [23] & (\get_phase_inst|phase[22]~77  & VCC)) # (!\get_phase_inst|phase [23] & (!\get_phase_inst|phase[22]~77 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~46_combout  & ((\get_phase_inst|phase [23] & (!\get_phase_inst|phase[22]~77 )) # (!\get_phase_inst|phase [23] & ((\get_phase_inst|phase[22]~77 ) # (GND)))))
// \get_phase_inst|phase[23]~79  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~46_combout  & (!\get_phase_inst|phase [23] & !\get_phase_inst|phase[22]~77 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~46_combout  & ((!\get_phase_inst|phase[22]~77 ) # 
// (!\get_phase_inst|phase [23]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~46_combout ),
	.datab(\get_phase_inst|phase [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[22]~77 ),
	.combout(\get_phase_inst|phase[23]~78_combout ),
	.cout(\get_phase_inst|phase[23]~79 ));
// synopsys translate_off
defparam \get_phase_inst|phase[23]~78 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \get_phase_inst|phase[23] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [23]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[23] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~48 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~48_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & (\get_phase_inst|Mult0|auto_generated|op_2~47  $ (GND))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~47  & VCC))
// \get_phase_inst|Mult0|auto_generated|op_2~49  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & !\get_phase_inst|Mult0|auto_generated|op_2~47 ))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~47 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~48_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~48 .lut_mask = 16'hA50A;
defparam \get_phase_inst|Mult0|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~48 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~48_combout  = ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6  $ (\get_phase_inst|Mult0|auto_generated|op_2~48_combout  $ (!\get_phase_inst|Mult0|auto_generated|op_1~47 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~49  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6  & ((\get_phase_inst|Mult0|auto_generated|op_2~48_combout ) # (!\get_phase_inst|Mult0|auto_generated|op_1~47 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6  & (\get_phase_inst|Mult0|auto_generated|op_2~48_combout  & !\get_phase_inst|Mult0|auto_generated|op_1~47 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datab(\get_phase_inst|Mult0|auto_generated|op_2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~47 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~48_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~49 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~48 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneive_lcell_comb \get_phase_inst|phase[24]~80 (
// Equation(s):
// \get_phase_inst|phase[24]~80_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~48_combout  $ (\get_phase_inst|phase [24] $ (!\get_phase_inst|phase[23]~79 )))) # (GND)
// \get_phase_inst|phase[24]~81  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~48_combout  & ((\get_phase_inst|phase [24]) # (!\get_phase_inst|phase[23]~79 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~48_combout  & (\get_phase_inst|phase [24] & 
// !\get_phase_inst|phase[23]~79 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~48_combout ),
	.datab(\get_phase_inst|phase [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[23]~79 ),
	.combout(\get_phase_inst|phase[24]~80_combout ),
	.cout(\get_phase_inst|phase[24]~81 ));
// synopsys translate_off
defparam \get_phase_inst|phase[24]~80 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \get_phase_inst|phase[24] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [24]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[24] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~50 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~50_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\get_phase_inst|Mult0|auto_generated|op_2~49 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & 
// ((\get_phase_inst|Mult0|auto_generated|op_2~49 ) # (GND)))
// \get_phase_inst|Mult0|auto_generated|op_2~51  = CARRY((!\get_phase_inst|Mult0|auto_generated|op_2~49 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~49 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~50_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~50 .lut_mask = 16'h3C3F;
defparam \get_phase_inst|Mult0|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~50 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~50_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~50_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (\get_phase_inst|Mult0|auto_generated|op_1~49  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\get_phase_inst|Mult0|auto_generated|op_1~49 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~50_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~49 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\get_phase_inst|Mult0|auto_generated|op_1~49 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~51  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~50_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & !\get_phase_inst|Mult0|auto_generated|op_1~49 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~50_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~49 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~50_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~49 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~50_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~51 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~50 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneive_lcell_comb \get_phase_inst|phase[25]~82 (
// Equation(s):
// \get_phase_inst|phase[25]~82_combout  = (\get_phase_inst|Mult0|auto_generated|op_1~50_combout  & ((\get_phase_inst|phase [25] & (\get_phase_inst|phase[24]~81  & VCC)) # (!\get_phase_inst|phase [25] & (!\get_phase_inst|phase[24]~81 )))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~50_combout  & ((\get_phase_inst|phase [25] & (!\get_phase_inst|phase[24]~81 )) # (!\get_phase_inst|phase [25] & ((\get_phase_inst|phase[24]~81 ) # (GND)))))
// \get_phase_inst|phase[25]~83  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~50_combout  & (!\get_phase_inst|phase [25] & !\get_phase_inst|phase[24]~81 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~50_combout  & ((!\get_phase_inst|phase[24]~81 ) # 
// (!\get_phase_inst|phase [25]))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~50_combout ),
	.datab(\get_phase_inst|phase [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[24]~81 ),
	.combout(\get_phase_inst|phase[25]~82_combout ),
	.cout(\get_phase_inst|phase[25]~83 ));
// synopsys translate_off
defparam \get_phase_inst|phase[25]~82 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \get_phase_inst|phase[25] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [25]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[25] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~52 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~52_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & (\get_phase_inst|Mult0|auto_generated|op_2~51  $ (GND))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~51  & VCC))
// \get_phase_inst|Mult0|auto_generated|op_2~53  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & !\get_phase_inst|Mult0|auto_generated|op_2~51 ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~51 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~52_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~52 .lut_mask = 16'hC30C;
defparam \get_phase_inst|Mult0|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~52 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~52_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~52_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8  $ (!\get_phase_inst|Mult0|auto_generated|op_1~51 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~53  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~52_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~51 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~52_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8  & !\get_phase_inst|Mult0|auto_generated|op_1~51 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~52_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~51 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~52_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~53 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~52 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneive_lcell_comb \get_phase_inst|phase[26]~84 (
// Equation(s):
// \get_phase_inst|phase[26]~84_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~52_combout  $ (\get_phase_inst|phase [26] $ (!\get_phase_inst|phase[25]~83 )))) # (GND)
// \get_phase_inst|phase[26]~85  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~52_combout  & ((\get_phase_inst|phase [26]) # (!\get_phase_inst|phase[25]~83 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~52_combout  & (\get_phase_inst|phase [26] & 
// !\get_phase_inst|phase[25]~83 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~52_combout ),
	.datab(\get_phase_inst|phase [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[25]~83 ),
	.combout(\get_phase_inst|phase[26]~84_combout ),
	.cout(\get_phase_inst|phase[26]~85 ));
// synopsys translate_off
defparam \get_phase_inst|phase[26]~84 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N21
dffeas \get_phase_inst|phase[26] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [26]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[26] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~54 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~54_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\get_phase_inst|Mult0|auto_generated|op_2~53 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & 
// ((\get_phase_inst|Mult0|auto_generated|op_2~53 ) # (GND)))
// \get_phase_inst|Mult0|auto_generated|op_2~55  = CARRY((!\get_phase_inst|Mult0|auto_generated|op_2~53 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~53 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~54_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~54 .lut_mask = 16'h3C3F;
defparam \get_phase_inst|Mult0|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~54 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~54_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~54_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (\get_phase_inst|Mult0|auto_generated|op_1~53  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\get_phase_inst|Mult0|auto_generated|op_1~53 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~54_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~53 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\get_phase_inst|Mult0|auto_generated|op_1~53 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~55  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~54_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & !\get_phase_inst|Mult0|auto_generated|op_1~53 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~54_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~53 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~54_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~53 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~54_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~55 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~54 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneive_lcell_comb \get_phase_inst|phase[27]~86 (
// Equation(s):
// \get_phase_inst|phase[27]~86_combout  = (\get_phase_inst|phase [27] & ((\get_phase_inst|Mult0|auto_generated|op_1~54_combout  & (\get_phase_inst|phase[26]~85  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~54_combout  & 
// (!\get_phase_inst|phase[26]~85 )))) # (!\get_phase_inst|phase [27] & ((\get_phase_inst|Mult0|auto_generated|op_1~54_combout  & (!\get_phase_inst|phase[26]~85 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~54_combout  & ((\get_phase_inst|phase[26]~85 ) # 
// (GND)))))
// \get_phase_inst|phase[27]~87  = CARRY((\get_phase_inst|phase [27] & (!\get_phase_inst|Mult0|auto_generated|op_1~54_combout  & !\get_phase_inst|phase[26]~85 )) # (!\get_phase_inst|phase [27] & ((!\get_phase_inst|phase[26]~85 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~54_combout ))))

	.dataa(\get_phase_inst|phase [27]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[26]~85 ),
	.combout(\get_phase_inst|phase[27]~86_combout ),
	.cout(\get_phase_inst|phase[27]~87 ));
// synopsys translate_off
defparam \get_phase_inst|phase[27]~86 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \get_phase_inst|phase[27] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [27]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[27] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~56 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~56_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & (\get_phase_inst|Mult0|auto_generated|op_2~55  $ (GND))) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & 
// (!\get_phase_inst|Mult0|auto_generated|op_2~55  & VCC))
// \get_phase_inst|Mult0|auto_generated|op_2~57  = CARRY((\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & !\get_phase_inst|Mult0|auto_generated|op_2~55 ))

	.dataa(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~55 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~56_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~56 .lut_mask = 16'hA50A;
defparam \get_phase_inst|Mult0|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~56 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~56_combout  = ((\get_phase_inst|Mult0|auto_generated|op_2~56_combout  $ (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\get_phase_inst|Mult0|auto_generated|op_1~55 )))) # (GND)
// \get_phase_inst|Mult0|auto_generated|op_1~57  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~56_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\get_phase_inst|Mult0|auto_generated|op_1~55 ))) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~56_combout  & (\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10  & !\get_phase_inst|Mult0|auto_generated|op_1~55 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~56_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~55 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~56_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~57 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~56 .lut_mask = 16'h698E;
defparam \get_phase_inst|Mult0|auto_generated|op_1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneive_lcell_comb \get_phase_inst|phase[28]~88 (
// Equation(s):
// \get_phase_inst|phase[28]~88_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~56_combout  $ (\get_phase_inst|phase [28] $ (!\get_phase_inst|phase[27]~87 )))) # (GND)
// \get_phase_inst|phase[28]~89  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~56_combout  & ((\get_phase_inst|phase [28]) # (!\get_phase_inst|phase[27]~87 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~56_combout  & (\get_phase_inst|phase [28] & 
// !\get_phase_inst|phase[27]~87 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~56_combout ),
	.datab(\get_phase_inst|phase [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[27]~87 ),
	.combout(\get_phase_inst|phase[28]~88_combout ),
	.cout(\get_phase_inst|phase[28]~89 ));
// synopsys translate_off
defparam \get_phase_inst|phase[28]~88 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N25
dffeas \get_phase_inst|phase[28] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [28]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[28] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~58 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~58_combout  = (\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\get_phase_inst|Mult0|auto_generated|op_2~57 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// ((\get_phase_inst|Mult0|auto_generated|op_2~57 ) # (GND)))
// \get_phase_inst|Mult0|auto_generated|op_2~59  = CARRY((!\get_phase_inst|Mult0|auto_generated|op_2~57 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~57 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~58_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~58 .lut_mask = 16'h3C3F;
defparam \get_phase_inst|Mult0|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~58 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~58_combout  = (\get_phase_inst|Mult0|auto_generated|op_2~58_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (\get_phase_inst|Mult0|auto_generated|op_1~57  & VCC)) # 
// (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\get_phase_inst|Mult0|auto_generated|op_1~57 )))) # (!\get_phase_inst|Mult0|auto_generated|op_2~58_combout  & ((\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & 
// (!\get_phase_inst|Mult0|auto_generated|op_1~57 )) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\get_phase_inst|Mult0|auto_generated|op_1~57 ) # (GND)))))
// \get_phase_inst|Mult0|auto_generated|op_1~59  = CARRY((\get_phase_inst|Mult0|auto_generated|op_2~58_combout  & (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & !\get_phase_inst|Mult0|auto_generated|op_1~57 )) # 
// (!\get_phase_inst|Mult0|auto_generated|op_2~58_combout  & ((!\get_phase_inst|Mult0|auto_generated|op_1~57 ) # (!\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ))))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_2~58_combout ),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~57 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~58_combout ),
	.cout(\get_phase_inst|Mult0|auto_generated|op_1~59 ));
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~58 .lut_mask = 16'h9617;
defparam \get_phase_inst|Mult0|auto_generated|op_1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneive_lcell_comb \get_phase_inst|phase[29]~90 (
// Equation(s):
// \get_phase_inst|phase[29]~90_combout  = (\get_phase_inst|phase [29] & ((\get_phase_inst|Mult0|auto_generated|op_1~58_combout  & (\get_phase_inst|phase[28]~89  & VCC)) # (!\get_phase_inst|Mult0|auto_generated|op_1~58_combout  & 
// (!\get_phase_inst|phase[28]~89 )))) # (!\get_phase_inst|phase [29] & ((\get_phase_inst|Mult0|auto_generated|op_1~58_combout  & (!\get_phase_inst|phase[28]~89 )) # (!\get_phase_inst|Mult0|auto_generated|op_1~58_combout  & ((\get_phase_inst|phase[28]~89 ) # 
// (GND)))))
// \get_phase_inst|phase[29]~91  = CARRY((\get_phase_inst|phase [29] & (!\get_phase_inst|Mult0|auto_generated|op_1~58_combout  & !\get_phase_inst|phase[28]~89 )) # (!\get_phase_inst|phase [29] & ((!\get_phase_inst|phase[28]~89 ) # 
// (!\get_phase_inst|Mult0|auto_generated|op_1~58_combout ))))

	.dataa(\get_phase_inst|phase [29]),
	.datab(\get_phase_inst|Mult0|auto_generated|op_1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[28]~89 ),
	.combout(\get_phase_inst|phase[29]~90_combout ),
	.cout(\get_phase_inst|phase[29]~91 ));
// synopsys translate_off
defparam \get_phase_inst|phase[29]~90 .lut_mask = 16'h9617;
defparam \get_phase_inst|phase[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \get_phase_inst|phase[29] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [29]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[29] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_2~60 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_2~60_combout  = \get_phase_inst|Mult0|auto_generated|op_2~59  $ (!\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT30 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\get_phase_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.cin(\get_phase_inst|Mult0|auto_generated|op_2~59 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_2~60_combout ),
	.cout());
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_2~60 .lut_mask = 16'hF00F;
defparam \get_phase_inst|Mult0|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneive_lcell_comb \get_phase_inst|Mult0|auto_generated|op_1~60 (
// Equation(s):
// \get_phase_inst|Mult0|auto_generated|op_1~60_combout  = \get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT12  $ (\get_phase_inst|Mult0|auto_generated|op_1~59  $ (!\get_phase_inst|Mult0|auto_generated|op_2~60_combout ))

	.dataa(gnd),
	.datab(\get_phase_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datac(gnd),
	.datad(\get_phase_inst|Mult0|auto_generated|op_2~60_combout ),
	.cin(\get_phase_inst|Mult0|auto_generated|op_1~59 ),
	.combout(\get_phase_inst|Mult0|auto_generated|op_1~60_combout ),
	.cout());
// synopsys translate_off
defparam \get_phase_inst|Mult0|auto_generated|op_1~60 .lut_mask = 16'h3CC3;
defparam \get_phase_inst|Mult0|auto_generated|op_1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneive_lcell_comb \get_phase_inst|phase[30]~92 (
// Equation(s):
// \get_phase_inst|phase[30]~92_combout  = ((\get_phase_inst|Mult0|auto_generated|op_1~60_combout  $ (\get_phase_inst|phase [30] $ (!\get_phase_inst|phase[29]~91 )))) # (GND)
// \get_phase_inst|phase[30]~93  = CARRY((\get_phase_inst|Mult0|auto_generated|op_1~60_combout  & ((\get_phase_inst|phase [30]) # (!\get_phase_inst|phase[29]~91 ))) # (!\get_phase_inst|Mult0|auto_generated|op_1~60_combout  & (\get_phase_inst|phase [30] & 
// !\get_phase_inst|phase[29]~91 )))

	.dataa(\get_phase_inst|Mult0|auto_generated|op_1~60_combout ),
	.datab(\get_phase_inst|phase [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\get_phase_inst|phase[29]~91 ),
	.combout(\get_phase_inst|phase[30]~92_combout ),
	.cout(\get_phase_inst|phase[30]~93 ));
// synopsys translate_off
defparam \get_phase_inst|phase[30]~92 .lut_mask = 16'h698E;
defparam \get_phase_inst|phase[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \get_phase_inst|phase[30] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [30]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[30] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneive_lcell_comb \get_phase_inst|phase[31]~94 (
// Equation(s):
// \get_phase_inst|phase[31]~94_combout  = \get_phase_inst|phase [31] $ (\get_phase_inst|phase[30]~93 )

	.dataa(\get_phase_inst|phase [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\get_phase_inst|phase[30]~93 ),
	.combout(\get_phase_inst|phase[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \get_phase_inst|phase[31]~94 .lut_mask = 16'h5A5A;
defparam \get_phase_inst|phase[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \get_phase_inst|phase[31] (
	.clk(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\get_phase_inst|phase[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\get_phase_inst|phase [31]),
	.prn(vcc));
// synopsys translate_off
defparam \get_phase_inst|phase[31] .is_wysiwyg = "true";
defparam \get_phase_inst|phase[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hC6B1B06C6B1B06C6F1B16C6C1B1AC6C5B1B06C6F1B1BC6C6F1B1B06C6C5B1B1B06C6C6C5B1B1B1B1AC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C61B1B1B1B6C6C6DB1B1C6C61B186C61B1C6CB186CB186DB2C7186DB2C71C61861861861861871CB2CB61872CB61C72D872D872D8761CB72D8B62D8B72DC8762DC8B722DC8B7621DD88B776221DDD8888B77777777222222223777777748888DDDE22377889DD227789DE2748DE2749D2749D278D2349E34D278D349279E38E38E38E79E4934E3924E3938E4E393939E4E4E4E4E4E4E939393E4E5393E4F93E4394F90E90E90E90F943A50F943E943FA50FE940FE9503FA9540FFAA55400FFFAAA9555550000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000155556AAAFFF00155AAFF0056AFC056AFC15AF016BC16BC16BC1AF06B05BC5BC5BC5B06F1AC5B16C6B1B06C6C1B1B1B1B1B1B1B1B1B186C6CB1B2C6DB1C6DB2C71C61861861861C72CB61872D872D872D8B61D8761D8B62DC8B721DC8B7621DD88B776222DDDDC8888888B77777777488888889DDDD2222777889DD2237489DE23788DE2748DE2748D2348D2349E278D278D278D278D279E349279E38D34D24924924924924D34E38E7924D38E4934E7934E4939E4E3938E4E393924E4E79393934E4E4E4E4E39393939393939393939390E4E4E4E4E4E93939390E4E4E539393E4E4E539394E4E5393A4E4E9390E4E5393A4E4393A4E4F9394E4F939;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h4E4F9394E4F9390E4E9390E4E5393A4E439390E4E539394E4E539393E4E4E539393A4E4E4E439393939393A4E4E4E4E4E4E4E4E4E4E4E3939393939E4E4E4D393924E4E3938E4E3934E4939E4D39E4938E7924D38E39E79249249249249279E78E34D249E34D278D278D278D278D2349E2789E2789D23789D23788DE237489DE2277488DDD22227777488888889DDDDDDDDC8888888B77772221DDC8877621DC8B762DC8B721C8761D8761C872D872D872D861CB2DB61861861861B6DB2C71B6C71B2C6CB1B186C6C6C6C6C6C6C6C6C6B1B1AC6C1B16C5B06F1AC5BC5BC5BC5AC1AF06BC16BC16BC16AF056BF015ABF015AAFF00556AAFFF000155556AAAAAAA;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hAAAAAAA555554000FFFAA95500FFA9540FEA543FA943FA50FE943E94FA50E94FA43A43A43A4F94E93E4F93E4E5393E4E4E439393939393934E4E4E3938E4E3924E39E4934D38E38E38E34D249E78D279E349E278D2749D2749D23789D23748DD2277488DDE22377788889DDDDDDDE22222222DDDDDDDDC88887776221DDC8877621DC8B722DC8B721D8B72DC8721C872DCB61D872D872D872DB61CB2D861CB2CB6D861861861861861B6DB2C7186DB2C7186CB186CB1B6C61B186C61B1B6C6C71B1B1C6C6C6C61B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B06C6C6C6C5B1B1B1AC6C6C5B1B1AC6C6F1B1BC6C6F1B1AC6C5B1B06C6B1B16C6F1B1AC6C1B1AC6C1B;
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hF93E4390E4394E5394E93A4F93E4F90E4394E5394E93A4F93E4394E53A4E93E4390E53A4E93E4394E53A4F90E53A4F90E53A4F90E53A4F90E53E4394E93E53A4F94E90E53E43A4F94E90E53E53A43A4F94F94F90E90E90E90E90E90E90E90E90E90E94F94F943A43A53E50E90F943A43E50E94FA43E50F943A50E943A50E943E50FA43E943E50FA50F943E943E943E943E943E943E950FA50FA543E940FA503E940FA543FA503EA503EA503EA543FA540FE9503FA940FEA540FEA540FFA9503FEA5403FAA5403FEA5500FFAA5500FFEA95400FFEA955003FFEAA555000FFFAAA5554000FFFEAAA9555500000FFFFFEAAAAAA5555555550000000000000000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h0000000000000000000555555555AAAAAABFFFFFC000055556AAABFFFC000555AAABFFC00155AAAFFC00556AAFF00156AAFF0055AAFF0055AAFC0156AFF0156AFC015ABF015ABF015ABF015ABF056AFC15ABC056BF056BF056BF056BC05AFC16AF05ABC16AF05AF016BC16BC16BC05AF05AF06BC16BC16BC16F05AF05BC16B05AF16BC1AF06BC1AF16BC5AC16F06BC5AC16F06B05BC5AC1AF16F06B06B05BC5BC5BC5BC5BC5BC5BC5BC5BC5BC5B06B06B16F16F1AC1BC5BC6B06F16C1AC5B06B16F1AC5B06B16C1BC6B06F1AC5B06F1AC5B06F1AC6B16C1BC6B16C5B06F1BC6B16C5B06F1BC6B1AC5B16C1B06F1BC6B1AC6B16C5B06C1B06F1BC6B1AC6B16C5B;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h16C1B06C1BC6F1BC6B1AC6B16C5B06C1B06F1BC6B1AC5B16C1B06F1AC6B16C5B06F1BC6B16C5B06F1AC5B06C1BC6B16C1BC6B16C1BC6B06F1AC5B06B16C1BC5B06F16C1AC5BC6B06F16C1AC1BC5BC6B06B06F16F16F16F1AC1AC1AC1AC1AF16F16F16F16B06B05BC5AC1AF16F06B05BC1AF16B05BC1AF06BC5AF16BC5AF16BC1AF05BC16BC5AF05AF06BC16BC16BC16BC16BC16BC16AF05AF05ABC16BF05AFC16AF056BC05AFC15AFC15AFC15ABC056BF016AFC056AF015ABF015AAFC056AFF015AAFC015AAFC0156ABFC0156ABFC0155AAFFC0155AABFF000556AABFFC001556AAAFFFC00015556AAAAFFFFF0000005555555AAAAAAAAAAFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFAAAAAAAAAA5555555000003FFFFEAAAA55554000FFFFAAA5554003FFEAA555003FFAA955003FEAA55003FEA95403FEA9500FFA9540FFA9540FEA5503FA9503FA9503FA950FEA543FA950FE9503EA503EA503E950FE940FA543E950FA503E943EA50FA50FA50FA943E943E50FA50FA50FA53E943E90FA50E943E50F943E50F943E50E94FA53E90F94FA43E50E90F94FA43A43E53E50E90E90E90F94F94F94F94F94E90E90E90E53E53E53A43A4F94E90E93E53A4394E90E53E4394F90E53A4394E93E4394E93E4394E93E4394E93E4394E53A4F90E4394E93A4F90E4394E53A4E93E4F90E4394E53A4E93E4F93E4390E4394E53A4E93A4F93;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFEAA955003FFAA955003FFAA955000FFEAA55400FFEAA554003FFAA955003FFEAA55400FFEAA955003FFAAA55400FFFAA955000FFEAA555003FFEAA554003FFAAA555003FFEAA555000FFEAA955400FFFAAA555000FFFAAA555000FFFAAA555000FFFAAA5554003FFEAAA5550003FFEAAA5550003FFFAAA95550003FFFAAA95550003FFFEAAA55550003FFFEAAA955540003FFFEAAAA555500003FFFFAAAA9555500003FFFFEAAAA95555400003FFFFFAAAAA955555000000FFFFFFAAAAAA955555540000003FFFFFFFAAAAAAAA5555555550000000003FFFFFFFFFFFAAAAAAAAAAAAA555555555555555550000000000000000000000000000000000000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0000000000000000000000000000000000000000155555555555555556AAAAAAAAAAAABFFFFFFFFFFC000000000555555555AAAAAAAAFFFFFFFC00000005555556AAAAAAFFFFFF000000555555AAAAABFFFFC0000055555AAAAAFFFFC000015555AAAABFFFF000055556AAABFFFC00005555AAABFFFC0001555AAAAFFFC0005555AAABFFF0001555AAABFFC0005556AABFFF0005556AABFFF000555AAAFFFC001556AABFFC001556AABFFC00155AAAFFF000555AABFFC00155AAAFFC00155AAAFFF00155AAAFFC00155AAAFFC00555AABFF000556AAFFC00155AABFF000556AAFFC00555AABFF00155AABFF000556AAFFC00556AAFFC00555AABFF00155AABFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00155AABFFC00556AAFFC00556AAFFC00555AABFF00155AABFF000556AAFFC00555AABFF00155AAAFFC00556AABFF001556AAFFC00155AAAFFC00555AABFFC00555AABFFC00155AAAFFC001556AABFF000555AAAFFF000556AABFFC001555AAAFFF000555AAAFFFC001555AAAFFF0001555AAAFFFC0005556AAAFFFC0005556AAAFFFC0001555AAAAFFFC00015556AAABFFFC00015555AAAAFFFFC000055556AAAAFFFFC0000155556AAAABFFFFC00000555556AAAAAFFFFFF0000001555555AAAAAABFFFFFFC0000000155555556AAAAAAAABFFFFFFFFF0000000000015555555555556AAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAA5555555555555400000000003FFFFFFFFFEAAAAAAAA9555555540000000FFFFFFFAAAAAAA5555554000003FFFFFEAAAAA55555400000FFFFFEAAAA9555540000FFFFFAAAA9555500003FFFEAAAA55550000FFFFEAAA95550000FFFFAAA95554000FFFFAAA95550003FFFAAA9555000FFFEAAA5550003FFFAAA5550003FFEAA9555000FFFAAA555000FFFAAA555000FFFAAA554003FFEAA955000FFFAA9554003FFAAA554003FFAAA554003FFAA955400FFEAA955003FFEAA554003FFAA955000FFEAA55400FFFAA955003FFAA955000FFEAA55400FFEAA554003FFAA955003FFAA955003;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFEAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA9555555555500000000003FFFFFFFFFFAAAAAAAAAAA5555555555400000000003FFFFFFFFFFEAAAAAAAAAAA55555555555000000000000FFFFFFFFFFFFAAAAAAAAAAAA55555555555540000000000003FFFFFFFFFFFFEAAAAAAAAAAAAA955555555555554000000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAA955555555555555555400000000000000000003FFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555554000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001555555555555555555AAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFC00000000000000155555555555555AAAAAAAAAAAAABFFFFFFFFFFFFF00000000000005555555555556AAAAAAAAAAABFFFFFFFFFFFC00000000000555555555556AAAAAAAAAABFFFFFFFFFFF0000000000155555555556AAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAAAFFFFFFFFFF000000000015555555556AAAAAAAAAAFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000015555555556AAAAAAAAABFFFFFFFFFF000000000055555555556AAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAAABFFFFFFFFFFC0000000000155555555556AAAAAAAAAAAFFFFFFFFFFFF000000000001555555555555AAAAAAAAAAAABFFFFFFFFFFFF0000000000000155555555555556AAAAAAAAAAAAABFFFFFFFFFFFFFFC000000000000000155555555555555556AAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFC0000000000000000000000555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555540000000000000000000000FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAA955555555555555550000000000000000FFFFFFFFFFFFFFFAAAAAAAAAAAAAA9555555555555500000000000003FFFFFFFFFFFFEAAAAAAAAAAAA555555555555000000000000FFFFFFFFFFFEAAAAAAAAAAA55555555555400000000003FFFFFFFFFFEAAAAAAAAAA5555555555400000000003FFFFFFFFFFAAAAAAAAAA555555555540000000000FFFFFFFFFFAAAAAAAAAA955555555540000000003;
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555554000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555555555555555555555555555555400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000005555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555540000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555500000000000000000000000000000000000000003;
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL_200M_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\get_phase_inst|phase [31],\get_phase_inst|phase [30],\get_phase_inst|phase [29],\get_phase_inst|phase [28],\get_phase_inst|phase [27],\get_phase_inst|phase [26],\get_phase_inst|phase [25],\get_phase_inst|phase [24],\get_phase_inst|phase [23],\get_phase_inst|phase [22],\get_phase_inst|phase [21],
\get_phase_inst|phase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\SINROM_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "sine_table.mif";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \SINROM_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9;
// synopsys translate_on

endmodule
