Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  2 17:29:42 2023
| Host         : LAPTOP-1GE83082 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file convolution_control_sets_placed.rpt
| Design       : convolution
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              81 |           36 |
| Yes          | Yes                   | No                     |              95 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal     |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                       |                                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | fsm0/y_valid_i_1_n_0  | pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/reset |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                       | pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/reset |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | fsm0/counter_out0     | fsm0/counter_out[31]_i_1_n_0                                |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | fsm0/counter_img0     | fsm0/counter_out[31]_i_1_n_0                                |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | fsm0/counter_kernel0  | fsm0/counter_kernel[31]_i_1_n_0                             |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | fsm0/E[0]             | pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/reset |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | fsm0/stall_p_reg_0[0] | pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/reset |               20 |             48 |         2.40 |
+----------------+-----------------------+-------------------------------------------------------------+------------------+----------------+--------------+


