module full_adder_tb;
    reg a, b, cin;
    wire sum, carry;

    full_adder U1(
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .carry(carry)
    );

    initial begin
        $monitor("Time=%0t | a=%b | b=%b | cin=%b | Sum=%b | Carry=%b", $time, a, b, cin, sum, carry);
        a = 0; b = 0; cin = 0; #10;
        a = 0; b = 1; cin = 0; #10;
        a = 1; b = 0; cin = 0; #10;
        a = 1; b = 1; cin = 0; #10;
        a = 0; b = 0; cin = 1; #10;
        a = 0; b = 1; cin = 1; #10;
        a = 1; b = 0; cin = 1; #10;
        a = 1; b = 1; cin = 1; #10;
    end
endmodule
