ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	MX_GPIO_Init:
  24              	.LFB70:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "midi_router.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 2


  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE BEGIN PV */
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** static void MX_GPIO_Init(void);
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** void SendNote(void);
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****   * @brief  The application entry point.
  63:Core/Src/main.c ****   * @retval int
  64:Core/Src/main.c ****   */
  65:Core/Src/main.c **** int main(void) {
  66:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****     /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  73:Core/Src/main.c ****     HAL_Init();
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****     /* USER CODE BEGIN Init */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****     /* USER CODE END Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****     /* Configure the system clock */
  80:Core/Src/main.c ****     SystemClock_Config();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****     /* USER CODE END SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****     /* Initialize all configured peripherals */
  87:Core/Src/main.c ****     MX_GPIO_Init();
  88:Core/Src/main.c ****     MX_USB_DEVICE_Init();
  89:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 3


  91:Core/Src/main.c ****     /* USER CODE END 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****     /* Infinite loop */
  94:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
  95:Core/Src/main.c ****     while (1) {
  96:Core/Src/main.c ****         MIDI_ProcessUSBData();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****         if (HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin) == GPIO_PIN_RESET) {
  99:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x90, 0x3A, 0x2D);
 100:Core/Src/main.c ****             HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 101:Core/Src/main.c ****             while (HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin) != GPIO_PIN_SET);
 102:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 103:Core/Src/main.c ****             HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 104:Core/Src/main.c ****         }
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****         /* USER CODE END WHILE */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c ****     /* USER CODE END 3 */
 113:Core/Src/main.c **** }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /**
 116:Core/Src/main.c ****   * @brief System Clock Configuration
 117:Core/Src/main.c ****   * @retval None
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c **** void SystemClock_Config(void) {
 120:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 121:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 125:Core/Src/main.c ****     * in the RCC_OscInitTypeDef structure.
 126:Core/Src/main.c ****     */
 127:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 128:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 129:Core/Src/main.c ****     RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 130:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 132:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 133:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 134:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 135:Core/Src/main.c ****         Error_Handler();
 136:Core/Src/main.c ****     }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 139:Core/Src/main.c ****     */
 140:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 141:Core/Src/main.c ****                                   | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 142:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 143:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 144:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 145:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 4


 148:Core/Src/main.c ****         Error_Handler();
 149:Core/Src/main.c ****     }
 150:Core/Src/main.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 151:Core/Src/main.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 152:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 153:Core/Src/main.c ****         Error_Handler();
 154:Core/Src/main.c ****     }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief GPIO Initialization Function
 159:Core/Src/main.c ****   * @param None
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** static void MX_GPIO_Init(void) {
  26              		.loc 1 162 32 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
  36              		.cfi_offset 14, -4
  37 0002 88B0     		sub	sp, sp, #32
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 163:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 163 5 view .LVU1
  41              		.loc 1 163 22 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0494     		str	r4, [sp, #16]
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 166:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 166 5 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 166 5 view .LVU4
  50              		.loc 1 166 5 view .LVU5
  51 000e 1C4B     		ldr	r3, .L3
  52 0010 9A69     		ldr	r2, [r3, #24]
  53 0012 42F01002 		orr	r2, r2, #16
  54 0016 9A61     		str	r2, [r3, #24]
  55              		.loc 1 166 5 view .LVU6
  56 0018 9A69     		ldr	r2, [r3, #24]
  57 001a 02F01002 		and	r2, r2, #16
  58 001e 0192     		str	r2, [sp, #4]
  59              		.loc 1 166 5 view .LVU7
  60 0020 019A     		ldr	r2, [sp, #4]
  61              	.LBE4:
  62              		.loc 1 166 5 view .LVU8
 167:Core/Src/main.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 5


  63              		.loc 1 167 5 view .LVU9
  64              	.LBB5:
  65              		.loc 1 167 5 view .LVU10
  66              		.loc 1 167 5 view .LVU11
  67 0022 9A69     		ldr	r2, [r3, #24]
  68 0024 42F02002 		orr	r2, r2, #32
  69 0028 9A61     		str	r2, [r3, #24]
  70              		.loc 1 167 5 view .LVU12
  71 002a 9A69     		ldr	r2, [r3, #24]
  72 002c 02F02002 		and	r2, r2, #32
  73 0030 0292     		str	r2, [sp, #8]
  74              		.loc 1 167 5 view .LVU13
  75 0032 029A     		ldr	r2, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 167 5 view .LVU14
 168:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 168 5 view .LVU15
  79              	.LBB6:
  80              		.loc 1 168 5 view .LVU16
  81              		.loc 1 168 5 view .LVU17
  82 0034 9A69     		ldr	r2, [r3, #24]
  83 0036 42F00402 		orr	r2, r2, #4
  84 003a 9A61     		str	r2, [r3, #24]
  85              		.loc 1 168 5 view .LVU18
  86 003c 9B69     		ldr	r3, [r3, #24]
  87 003e 03F00403 		and	r3, r3, #4
  88 0042 0393     		str	r3, [sp, #12]
  89              		.loc 1 168 5 view .LVU19
  90 0044 039B     		ldr	r3, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 168 5 view .LVU20
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 171:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
  93              		.loc 1 171 5 view .LVU21
  94 0046 0F4E     		ldr	r6, .L3+4
  95 0048 0122     		movs	r2, #1
  96 004a 4FF40051 		mov	r1, #8192
  97 004e 3046     		mov	r0, r6
  98 0050 FFF7FEFF 		bl	HAL_GPIO_WritePin
  99              	.LVL0:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     /*Configure GPIO pin : LED_Pin */
 174:Core/Src/main.c ****     GPIO_InitStruct.Pin = LED_Pin;
 100              		.loc 1 174 5 view .LVU22
 101              		.loc 1 174 25 is_stmt 0 view .LVU23
 102 0054 4FF40053 		mov	r3, #8192
 103 0058 0493     		str	r3, [sp, #16]
 175:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 104              		.loc 1 175 5 is_stmt 1 view .LVU24
 105              		.loc 1 175 26 is_stmt 0 view .LVU25
 106 005a 0125     		movs	r5, #1
 107 005c 0595     		str	r5, [sp, #20]
 176:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108              		.loc 1 176 5 is_stmt 1 view .LVU26
 109              		.loc 1 176 26 is_stmt 0 view .LVU27
 110 005e 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 6


 177:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111              		.loc 1 177 5 is_stmt 1 view .LVU28
 112              		.loc 1 177 27 is_stmt 0 view .LVU29
 113 0060 0223     		movs	r3, #2
 114 0062 0793     		str	r3, [sp, #28]
 178:Core/Src/main.c ****     HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 115              		.loc 1 178 5 is_stmt 1 view .LVU30
 116 0064 04A9     		add	r1, sp, #16
 117 0066 3046     		mov	r0, r6
 118 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL1:
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****     /*Configure GPIO pins : BUTTON_2_Pin BUTTON_1_Pin */
 181:Core/Src/main.c ****     GPIO_InitStruct.Pin = BUTTON_2_Pin | BUTTON_1_Pin;
 120              		.loc 1 181 5 view .LVU31
 121              		.loc 1 181 25 is_stmt 0 view .LVU32
 122 006c C023     		movs	r3, #192
 123 006e 0493     		str	r3, [sp, #16]
 182:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 124              		.loc 1 182 5 is_stmt 1 view .LVU33
 125              		.loc 1 182 26 is_stmt 0 view .LVU34
 126 0070 0594     		str	r4, [sp, #20]
 183:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 127              		.loc 1 183 5 is_stmt 1 view .LVU35
 128              		.loc 1 183 26 is_stmt 0 view .LVU36
 129 0072 0695     		str	r5, [sp, #24]
 184:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 130              		.loc 1 184 5 is_stmt 1 view .LVU37
 131 0074 04A9     		add	r1, sp, #16
 132 0076 0448     		ldr	r0, .L3+8
 133 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 134              	.LVL2:
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** }
 135              		.loc 1 186 1 is_stmt 0 view .LVU38
 136 007c 08B0     		add	sp, sp, #32
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 16
 139              		@ sp needed
 140 007e 70BD     		pop	{r4, r5, r6, pc}
 141              	.L4:
 142              		.align	2
 143              	.L3:
 144 0080 00100240 		.word	1073876992
 145 0084 00100140 		.word	1073811456
 146 0088 00080140 		.word	1073809408
 147              		.cfi_endproc
 148              	.LFE70:
 150              		.section	.text.Error_Handler,"ax",%progbits
 151              		.align	1
 152              		.global	Error_Handler
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	Error_Handler:
 158              	.LFB71:
 187:Core/Src/main.c **** 
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 7


 188:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /* USER CODE END 4 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void Error_Handler(void) {
 159              		.loc 1 196 26 is_stmt 1 view -0
 160              		.cfi_startproc
 161              		@ Volatile: function does not return.
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 197:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 198:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 199:Core/Src/main.c ****     __disable_irq();
 165              		.loc 1 199 5 view .LVU40
 166              	.LBB7:
 167              	.LBI7:
 168              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 8


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 9


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 169              		.loc 2 140 27 view .LVU41
 170              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 171              		.loc 2 142 3 view .LVU42
 172              		.syntax unified
 173              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 0000 72B6     		cpsid i
 175              	@ 0 "" 2
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 10


 176              		.thumb
 177              		.syntax unified
 178              	.L6:
 179              	.LBE8:
 180              	.LBE7:
 200:Core/Src/main.c ****     while (1) {
 181              		.loc 1 200 5 discriminator 1 view .LVU43
 201:Core/Src/main.c ****     }
 182              		.loc 1 201 5 discriminator 1 view .LVU44
 200:Core/Src/main.c ****     while (1) {
 183              		.loc 1 200 11 discriminator 1 view .LVU45
 184 0002 FEE7     		b	.L6
 185              		.cfi_endproc
 186              	.LFE71:
 188              		.section	.text.SystemClock_Config,"ax",%progbits
 189              		.align	1
 190              		.global	SystemClock_Config
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 195              	SystemClock_Config:
 196              	.LFB69:
 119:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 197              		.loc 1 119 31 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 80
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201 0000 00B5     		push	{lr}
 202              	.LCFI3:
 203              		.cfi_def_cfa_offset 4
 204              		.cfi_offset 14, -4
 205 0002 95B0     		sub	sp, sp, #84
 206              	.LCFI4:
 207              		.cfi_def_cfa_offset 88
 120:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 208              		.loc 1 120 5 view .LVU47
 120:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 209              		.loc 1 120 24 is_stmt 0 view .LVU48
 210 0004 2822     		movs	r2, #40
 211 0006 0021     		movs	r1, #0
 212 0008 0DEB0200 		add	r0, sp, r2
 213 000c FFF7FEFF 		bl	memset
 214              	.LVL3:
 121:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 215              		.loc 1 121 5 is_stmt 1 view .LVU49
 121:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 216              		.loc 1 121 24 is_stmt 0 view .LVU50
 217 0010 0023     		movs	r3, #0
 218 0012 0593     		str	r3, [sp, #20]
 219 0014 0693     		str	r3, [sp, #24]
 220 0016 0793     		str	r3, [sp, #28]
 221 0018 0893     		str	r3, [sp, #32]
 222 001a 0993     		str	r3, [sp, #36]
 122:Core/Src/main.c **** 
 223              		.loc 1 122 5 is_stmt 1 view .LVU51
 122:Core/Src/main.c **** 
 224              		.loc 1 122 30 is_stmt 0 view .LVU52
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 11


 225 001c 0193     		str	r3, [sp, #4]
 226 001e 0293     		str	r3, [sp, #8]
 227 0020 0393     		str	r3, [sp, #12]
 228 0022 0493     		str	r3, [sp, #16]
 127:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 229              		.loc 1 127 5 is_stmt 1 view .LVU53
 127:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 230              		.loc 1 127 38 is_stmt 0 view .LVU54
 231 0024 0122     		movs	r2, #1
 232 0026 0A92     		str	r2, [sp, #40]
 128:Core/Src/main.c ****     RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 233              		.loc 1 128 5 is_stmt 1 view .LVU55
 128:Core/Src/main.c ****     RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 234              		.loc 1 128 32 is_stmt 0 view .LVU56
 235 0028 4FF48033 		mov	r3, #65536
 236 002c 0B93     		str	r3, [sp, #44]
 129:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 237              		.loc 1 129 5 is_stmt 1 view .LVU57
 130:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 238              		.loc 1 130 5 view .LVU58
 130:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 239              		.loc 1 130 32 is_stmt 0 view .LVU59
 240 002e 0E92     		str	r2, [sp, #56]
 131:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 241              		.loc 1 131 5 is_stmt 1 view .LVU60
 131:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 242              		.loc 1 131 36 is_stmt 0 view .LVU61
 243 0030 0222     		movs	r2, #2
 244 0032 1192     		str	r2, [sp, #68]
 132:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 245              		.loc 1 132 5 is_stmt 1 view .LVU62
 132:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 246              		.loc 1 132 37 is_stmt 0 view .LVU63
 247 0034 1293     		str	r3, [sp, #72]
 133:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 248              		.loc 1 133 5 is_stmt 1 view .LVU64
 133:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 249              		.loc 1 133 34 is_stmt 0 view .LVU65
 250 0036 4FF48013 		mov	r3, #1048576
 251 003a 1393     		str	r3, [sp, #76]
 134:Core/Src/main.c ****         Error_Handler();
 252              		.loc 1 134 5 is_stmt 1 view .LVU66
 134:Core/Src/main.c ****         Error_Handler();
 253              		.loc 1 134 9 is_stmt 0 view .LVU67
 254 003c 0AA8     		add	r0, sp, #40
 255 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 256              	.LVL4:
 134:Core/Src/main.c ****         Error_Handler();
 257              		.loc 1 134 8 view .LVU68
 258 0042 D0B9     		cbnz	r0, .L12
 140:Core/Src/main.c ****                                   | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 259              		.loc 1 140 5 is_stmt 1 view .LVU69
 140:Core/Src/main.c ****                                   | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 260              		.loc 1 140 33 is_stmt 0 view .LVU70
 261 0044 0F23     		movs	r3, #15
 262 0046 0593     		str	r3, [sp, #20]
 142:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 12


 263              		.loc 1 142 5 is_stmt 1 view .LVU71
 142:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 264              		.loc 1 142 36 is_stmt 0 view .LVU72
 265 0048 0223     		movs	r3, #2
 266 004a 0693     		str	r3, [sp, #24]
 143:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 267              		.loc 1 143 5 is_stmt 1 view .LVU73
 143:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 268              		.loc 1 143 37 is_stmt 0 view .LVU74
 269 004c 0023     		movs	r3, #0
 270 004e 0793     		str	r3, [sp, #28]
 144:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 271              		.loc 1 144 5 is_stmt 1 view .LVU75
 144:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 272              		.loc 1 144 38 is_stmt 0 view .LVU76
 273 0050 4FF48062 		mov	r2, #1024
 274 0054 0892     		str	r2, [sp, #32]
 145:Core/Src/main.c **** 
 275              		.loc 1 145 5 is_stmt 1 view .LVU77
 145:Core/Src/main.c **** 
 276              		.loc 1 145 38 is_stmt 0 view .LVU78
 277 0056 0993     		str	r3, [sp, #36]
 147:Core/Src/main.c ****         Error_Handler();
 278              		.loc 1 147 5 is_stmt 1 view .LVU79
 147:Core/Src/main.c ****         Error_Handler();
 279              		.loc 1 147 9 is_stmt 0 view .LVU80
 280 0058 0121     		movs	r1, #1
 281 005a 05A8     		add	r0, sp, #20
 282 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 283              	.LVL5:
 147:Core/Src/main.c ****         Error_Handler();
 284              		.loc 1 147 8 view .LVU81
 285 0060 68B9     		cbnz	r0, .L13
 150:Core/Src/main.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 286              		.loc 1 150 5 is_stmt 1 view .LVU82
 150:Core/Src/main.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 287              		.loc 1 150 40 is_stmt 0 view .LVU83
 288 0062 1023     		movs	r3, #16
 289 0064 0193     		str	r3, [sp, #4]
 151:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 290              		.loc 1 151 5 is_stmt 1 view .LVU84
 151:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 291              		.loc 1 151 37 is_stmt 0 view .LVU85
 292 0066 4FF48003 		mov	r3, #4194304
 293 006a 0493     		str	r3, [sp, #16]
 152:Core/Src/main.c ****         Error_Handler();
 294              		.loc 1 152 5 is_stmt 1 view .LVU86
 152:Core/Src/main.c ****         Error_Handler();
 295              		.loc 1 152 9 is_stmt 0 view .LVU87
 296 006c 01A8     		add	r0, sp, #4
 297 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 298              	.LVL6:
 152:Core/Src/main.c ****         Error_Handler();
 299              		.loc 1 152 8 view .LVU88
 300 0072 30B9     		cbnz	r0, .L14
 155:Core/Src/main.c **** 
 301              		.loc 1 155 1 view .LVU89
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 13


 302 0074 15B0     		add	sp, sp, #84
 303              	.LCFI5:
 304              		.cfi_remember_state
 305              		.cfi_def_cfa_offset 4
 306              		@ sp needed
 307 0076 5DF804FB 		ldr	pc, [sp], #4
 308              	.L12:
 309              	.LCFI6:
 310              		.cfi_restore_state
 135:Core/Src/main.c ****     }
 311              		.loc 1 135 9 is_stmt 1 view .LVU90
 312 007a FFF7FEFF 		bl	Error_Handler
 313              	.LVL7:
 314              	.L13:
 148:Core/Src/main.c ****     }
 315              		.loc 1 148 9 view .LVU91
 316 007e FFF7FEFF 		bl	Error_Handler
 317              	.LVL8:
 318              	.L14:
 153:Core/Src/main.c ****     }
 319              		.loc 1 153 9 view .LVU92
 320 0082 FFF7FEFF 		bl	Error_Handler
 321              	.LVL9:
 322              		.cfi_endproc
 323              	.LFE69:
 325              		.section	.text.main,"ax",%progbits
 326              		.align	1
 327              		.global	main
 328              		.syntax unified
 329              		.thumb
 330              		.thumb_func
 332              	main:
 333              	.LFB68:
  65:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 334              		.loc 1 65 16 view -0
 335              		.cfi_startproc
 336              		@ Volatile: function does not return.
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339 0000 08B5     		push	{r3, lr}
 340              	.LCFI7:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 3, -8
 343              		.cfi_offset 14, -4
  73:Core/Src/main.c **** 
 344              		.loc 1 73 5 view .LVU94
 345 0002 FFF7FEFF 		bl	HAL_Init
 346              	.LVL10:
  80:Core/Src/main.c **** 
 347              		.loc 1 80 5 view .LVU95
 348 0006 FFF7FEFF 		bl	SystemClock_Config
 349              	.LVL11:
  87:Core/Src/main.c ****     MX_USB_DEVICE_Init();
 350              		.loc 1 87 5 view .LVU96
 351 000a FFF7FEFF 		bl	MX_GPIO_Init
 352              	.LVL12:
  88:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 14


 353              		.loc 1 88 5 view .LVU97
 354 000e FFF7FEFF 		bl	MX_USB_DEVICE_Init
 355              	.LVL13:
 356              	.L16:
  95:Core/Src/main.c ****         MIDI_ProcessUSBData();
 357              		.loc 1 95 5 view .LVU98
  96:Core/Src/main.c **** 
 358              		.loc 1 96 9 view .LVU99
 359 0012 FFF7FEFF 		bl	MIDI_ProcessUSBData
 360              	.LVL14:
  98:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x90, 0x3A, 0x2D);
 361              		.loc 1 98 9 view .LVU100
  98:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x90, 0x3A, 0x2D);
 362              		.loc 1 98 13 is_stmt 0 view .LVU101
 363 0016 8021     		movs	r1, #128
 364 0018 1148     		ldr	r0, .L20
 365 001a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 366              	.LVL15:
  98:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x90, 0x3A, 0x2D);
 367              		.loc 1 98 12 view .LVU102
 368 001e 0028     		cmp	r0, #0
 369 0020 F7D1     		bne	.L16
  99:Core/Src/main.c ****             HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 370              		.loc 1 99 13 is_stmt 1 view .LVU103
 371 0022 2D23     		movs	r3, #45
 372 0024 3A22     		movs	r2, #58
 373 0026 9021     		movs	r1, #144
 374 0028 FFF7FEFF 		bl	MIDI_addUSBReport
 375              	.LVL16:
 100:Core/Src/main.c ****             while (HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin) != GPIO_PIN_SET);
 376              		.loc 1 100 13 view .LVU104
 377 002c 0022     		movs	r2, #0
 378 002e 4FF40051 		mov	r1, #8192
 379 0032 0C48     		ldr	r0, .L20+4
 380 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 381              	.LVL17:
 101:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 382              		.loc 1 101 13 view .LVU105
 383              	.L17:
 101:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 384              		.loc 1 101 87 discriminator 1 view .LVU106
 101:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 385              		.loc 1 101 19 discriminator 1 view .LVU107
 101:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 386              		.loc 1 101 20 is_stmt 0 discriminator 1 view .LVU108
 387 0038 8021     		movs	r1, #128
 388 003a 0948     		ldr	r0, .L20
 389 003c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 390              	.LVL18:
 101:Core/Src/main.c ****             MIDI_addUSBReport(0x0, 0x80, 0x3A, 0x18);
 391              		.loc 1 101 19 discriminator 1 view .LVU109
 392 0040 0128     		cmp	r0, #1
 393 0042 F9D1     		bne	.L17
 102:Core/Src/main.c ****             HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 394              		.loc 1 102 13 is_stmt 1 view .LVU110
 395 0044 1823     		movs	r3, #24
 396 0046 3A22     		movs	r2, #58
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 15


 397 0048 8021     		movs	r1, #128
 398 004a 0020     		movs	r0, #0
 399 004c FFF7FEFF 		bl	MIDI_addUSBReport
 400              	.LVL19:
 103:Core/Src/main.c ****         }
 401              		.loc 1 103 13 view .LVU111
 402 0050 0122     		movs	r2, #1
 403 0052 4FF40051 		mov	r1, #8192
 404 0056 0348     		ldr	r0, .L20+4
 405 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 406              	.LVL20:
 407 005c D9E7     		b	.L16
 408              	.L21:
 409 005e 00BF     		.align	2
 410              	.L20:
 411 0060 00080140 		.word	1073809408
 412 0064 00100140 		.word	1073811456
 413              		.cfi_endproc
 414              	.LFE68:
 416              		.text
 417              	.Letext0:
 418              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 419              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 420              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 421              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 422              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 423              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 424              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 425              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 426              		.file 11 "USB_DEVICE/App/usb_device.h"
 427              		.file 12 "Core/Inc/midi_router.h"
 428              		.file 13 "<built-in>"
ARM GAS  C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:23     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:144    .text.MX_GPIO_Init:00000080 $d
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:151    .text.Error_Handler:00000000 $t
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:157    .text.Error_Handler:00000000 Error_Handler
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:189    .text.SystemClock_Config:00000000 $t
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:195    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:326    .text.main:00000000 $t
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:332    .text.main:00000000 main
C:\Users\Kuanysh\AppData\Local\Temp\cc0pZiyn.s:411    .text.main:00000060 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
MIDI_ProcessUSBData
HAL_GPIO_ReadPin
MIDI_addUSBReport
