{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@81:120@HdlStmProcess", "assign emb_lock_masked = emb_lock | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n  next_state = state;\n  rst_good_cnt = 1'b1;\n  case (state)\n    STATE_RESET:\n      next_state = STATE_WAIT_BS;\n    STATE_WAIT_BS:\n      if (all_block_sync) begin\n        rst_good_cnt = 1'b0;\n        if (&good_cnt) begin\n          next_state = STATE_BLOCK_SYNC;\n        end\n      end\n    STATE_BLOCK_SYNC:\n      if (~all_block_sync) begin\n        next_state = STATE_WAIT_BS;\n      end else if (all_emb_lock & ~buffer_release_n) begin\n        rst_good_cnt = 1'b0;\n        if (&good_cnt) begin\n          next_state = STATE_DATA;\n        end\n      end\n    STATE_DATA:\n      if (~all_block_sync) begin\n        next_state = STATE_WAIT_BS;\n      end else if (~all_emb_lock | buffer_release_n) begin\n        next_state = STATE_BLOCK_SYNC;\n      end\n  endcase\nend\n\n// Wait n consecutive valid cycles before jumping into next state\nalways @(posedge clk) begin\n  if (reset || rst_good_cnt) begin\n    good_cnt <= 'h0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[88, "  event_unexpected_lane_state_error = 1'b0;\n"], [110, "        event_unexpected_lane_state_error = 1'b1;\n"], [112, "        event_unexpected_lane_state_error = 1'b1;\n"]]}}