{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769686106228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769686106229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 19:28:26 2026 " "Processing started: Thu Jan 29 19:28:26 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769686106229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686106229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off infrared_rec -c infrared_rec " "Command: quartus_map --read_settings_files=on --write_settings_files=off infrared_rec -c infrared_rec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686106229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769686107122 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769686107122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/tb_infrared_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/tb_infrared_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_infrared_rec " "Found entity 1: tb_infrared_rec" {  } { { "../rtl/tb_infrared_rec.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/tb_infrared_rec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/tb_ir_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/tb_ir_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ir_rec " "Found entity 1: tb_ir_rec" {  } { { "../rtl/tb_ir_rec.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/tb_ir_rec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/infrared_rec_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/infrared_rec_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 infrared_rec_v3 " "Found entity 1: infrared_rec_v3" {  } { { "../rtl/infrared_rec_v3.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/top_infrared_rec_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/top_infrared_rec_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_infrared_rec_v2 " "Found entity 1: top_infrared_rec_v2" {  } { { "../rtl/top_infrared_rec_v2.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/infrared_rec_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/infrared_rec_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Infrared_Standard_NEC " "Found entity 1: Infrared_Standard_NEC" {  } { { "../rtl/infrared_rec_v2.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/top_infrared_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/top_infrared_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_infrared_rec " "Found entity 1: top_infrared_rec" {  } { { "../rtl/top_infrared_rec.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/infrared_rec.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/infrared_rec.v" { { "Info" "ISGN_ENTITY_NAME" "1 infrared_rec " "Found entity 1: infrared_rec" {  } { { "../rtl/infrared_rec.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/infrared_rec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/infrared_rec/rtl/digi_tube_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/infrared_rec/rtl/digi_tube_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 digi_tube_drv " "Found entity 1: digi_tube_drv" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769686120937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686120937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_infrared_rec_v2 " "Elaborating entity \"top_infrared_rec_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769686121034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Infrared_Standard_NEC Infrared_Standard_NEC:u_ir_new " "Elaborating entity \"Infrared_Standard_NEC\" for hierarchy \"Infrared_Standard_NEC:u_ir_new\"" {  } { { "../rtl/top_infrared_rec_v2.v" "u_ir_new" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769686121044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digi_tube_drv digi_tube_drv:u_digi_tube_drv " "Elaborating entity \"digi_tube_drv\" for hierarchy \"digi_tube_drv:u_digi_tube_drv\"" {  } { { "../rtl/top_infrared_rec_v2.v" "u_digi_tube_drv" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769686121050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digi_tube_drv.v(23) " "Verilog HDL assignment warning at digi_tube_drv.v(23): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/digi_tube_drv.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769686121053 "|top_infrared_rec_v2|digi_tube_drv:u_digi_tube_drv"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tube_seg\[7\] VCC " "Pin \"tube_seg\[7\]\" is stuck at VCC" {  } { { "../rtl/top_infrared_rec_v2.v" "" { Text "D:/Software/FPGA/FPGA_Project/infrared_rec/rtl/top_infrared_rec_v2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769686121888 "|top_infrared_rec_v2|tube_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769686121888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769686121997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769686122662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769686122982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769686122982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769686123124 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769686123124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769686123124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769686123124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769686123162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 19:28:43 2026 " "Processing ended: Thu Jan 29 19:28:43 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769686123162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769686123162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769686123162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769686123162 ""}
