design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlconcat_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1_led_flash_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_led_flash_0_0/sim/design_1_led_flash_0_0.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="$ref_dir/../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../template.srcs/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
