# This is the configuration file for my simulation
---

defaultdimensions: [1000, 1000] #chip dimensions in um
defaultgranularity: [100, 100]  #simulation cell size in um

sim_params: !pspace    # <- will construct a ParamSpace from what is inside
  
  heatsinks:
    top:  #heatsink placed on top of IC
      coefficient: !pdim
        default: 2e4
        values: [2e4, 1e5, 1e6]
    bottom: #secondary heat path through PCB
      coefficient: !pdim
        default: 10
        values: [10, 3110]


  materials: 
    sio2: 
      k: 1.1  #W/mK
      C: 1.496e6  #J/m3K
    si : 
      k: 130
      C: 1.628e6
    rram : 
      k: !pdim
        default: 2
        range: [2, 25, 8]
      C: 1.496e6  #placeholder
    beol: 
      k: !pdim
        default: 2
        range: [2, 25, 8]
      C: 1.496e6  #placeholder
    beol2:
      k: !coupled-pdim
        target_name: beol.k
      C: 1.496e6  #placeholder
  ncompute: !pdim
    default: 1    #already 1 compute from bottomlayer
    range: [0, 3, 1]  #0 run in separate simulation
  nmemory: !pdim
    default: 1
    range: [1, 7, 1]
  nrepeats: !pdim
    default: 1
    range: [1, 4, 1]
  layers: 
    bottomlayer:
      tiers: 
        si: 48  #height in um. TIER ORDER NOT PRESERVED: SEE 'TIERORDERS'
        sio2: 1
        beol: !pdim
          default: 1
          range: [1, 4, 1]
      power: !pdim
        default: 75     #W/cm2
        range: [50, 126, 25]
      sourcetier: 1 #zero-indexed
    compute:
      tiers: 
        sio2: 1
        beol: !coupled-pdim
          target_name: beol
      power: !coupled-pdim
        target_name: bottomlayer.power
      sourcetier: 0
    memory:
      tiers:
        sio2: 1
        beol: !coupled-pdim
          target_name: beol
        rram: !pdim
          default: 6
          range: [1, 22, 5]
        beol2: !coupled-pdim
          target_name: beol
      power: !pdim
        default: 7
        range: [1, 8, 3]
      sourcetier: 0
tierorders:
  bottomlayer: [si, sio2, beol]
  compute: [sio2, beol]
  memory: [sio2, beol, rram, beol2]
