;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	ADD @127, 106
	MOV -1, <-20
	ADD 130, 9
	DJN -7, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 60
	SUB 3, @20
	ADD 210, 60
	JMZ <127, 103
	SUB 707, <-720
	MOV -7, <-20
	SUB -707, <-720
	SUB -707, <-720
	SUB -707, <-720
	SUB @-127, -100
	SUB @127, 106
	SUB @0, @2
	SUB @127, 106
	SUB @0, @2
	SUB @127, 105
	SUB -707, <-720
	SUB @127, 103
	DJN -7, @-20
	ADD 270, 60
	MOV -7, <-21
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	MOV -7, <-20
	SPL 0, <-2
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-2
	SUB @127, 106
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	SUB -707, <-720
