arch                     	circuit                                    	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	ucsb_152_tap_fir_stratixiv_arch_timing.blif	313dc5e     	success   	     	26295              	20086                	12197               	793                   	35          	26           	-1     	13    	29         	-1          	-1      	265355               	5.71676       	-19271.2            	-5.71676            	227177           	35                               	5.8933             	-20480.6 	-5.8933  	-1      	-1      	16.7716  	22.1287   	16.7237             	1175300    	-1          	-1         
