

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_GAIxly"
Parsing file _cuobjdump_complete_output_GAIxly
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AEwfY1"
Running: cat _ptx_AEwfY1 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_u72qBv
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_u72qBv --output-file  /dev/null 2> _ptx_AEwfY1info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AEwfY1 _ptx2_u72qBv _ptx_AEwfY1info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:49:24 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=119696 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:49:25 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=153016 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:49:26 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=181260 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:49:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 917520 (ipc=305.8) sim_rate=183504 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:49:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fc626f9d120 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=213318 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:49:29 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=206098 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:49:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10448  inst.: 1836379 (ipc=204.1) sim_rate=204042 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:49:32 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=204083

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fc60c536790 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 204083 (inst/sec)
gpgpu_simulation_rate = 1329 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (349,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (349,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (349,11966), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(350,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(351,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (351,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(352,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(352,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(353,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(121,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (461,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(462,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2215349 (ipc=757.2) sim_rate=221534 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:49:33 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(103,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(530,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (568,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(569,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (589,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(590,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(157,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (715,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(716,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (727,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(728,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(736,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (758,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(759,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (764,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(765,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (776,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(777,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (781,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (781,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(782,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (782,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(783,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(783,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (784,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(785,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (793,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(794,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (797,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(798,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(180,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (801,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (801,11966), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(802,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(803,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (814,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(815,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (816,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (816,11966), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(817,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(820,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (820,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(821,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(827,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (828,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(829,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (833,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (833,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (833,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (836,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(837,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (846,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(847,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (849,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (849,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(850,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(851,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (854,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(855,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (864,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(865,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (867,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(868,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (876,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(877,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (879,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(880,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(891,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (914,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(915,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (918,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (918,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(919,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(920,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(183,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (927,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(928,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (928,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(929,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (934,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(936,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (938,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(939,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (939,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(940,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (954,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (987,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(988,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2561567 (ipc=724.8) sim_rate=232869 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:49:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1004,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1005,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1012,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1017,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1018,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1021,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1022,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1024,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1024,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1025,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1026,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1035,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1035,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1036,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1037,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1049,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1057,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1058,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1059,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(233,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1076,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1076,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1077,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1077,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1078,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1078,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1084,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1085,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1091,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1091,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1097,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1098,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1111,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1112,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1125,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1126,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1131,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1132,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1133,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1134,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1134,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1135,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1138,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1139,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1139,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1140,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1145,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1146,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1155,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1156,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1163,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1183,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(208,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1216,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1217,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1221,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1230,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1234,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1236,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1237,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1255,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1256,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1261,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1265,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1273,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1284,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1295,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1309,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1333,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1348,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1364,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1370,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1377,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1378,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1391,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1399,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1402,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1407,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1407,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1409,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1417,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1417,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1424,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1450,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=229464 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:49:35 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2617,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2672,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2804,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 14966  inst.: 2757724 (ipc=307.0) sim_rate=212132 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:49:36 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3018,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3135,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3194,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3220,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3254,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3601,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3603,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3637,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3784,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3819,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3884,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4065,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4107,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4223,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4240,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4341,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4432,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4521,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4548,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4555,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4597,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4656,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4703,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4923,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4960,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5073,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5211,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5281,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5356,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5523,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5569,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5681,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5863,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6017,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6023,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6092,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6109,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6588,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6802,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6803
gpu_sim_insn = 926846
gpu_ipc =     136.2408
gpu_tot_sim_cycle = 18769
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 503
gpu_total_sim_rate=212584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62288
	L1I_total_cache_misses = 991
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 742, Miss = 257, Miss_rate = 0.346, Pending_hits = 268, Reservation_fails = 0
	L1D_cache_core[1]: Access = 708, Miss = 244, Miss_rate = 0.345, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[2]: Access = 712, Miss = 243, Miss_rate = 0.341, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[3]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[4]: Access = 576, Miss = 179, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 146, Miss_rate = 0.279, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[6]: Access = 540, Miss = 153, Miss_rate = 0.283, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 788, Miss = 283, Miss_rate = 0.359, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 90, Miss_rate = 0.212, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[9]: Access = 650, Miss = 206, Miss_rate = 0.317, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 206, Miss_rate = 0.324, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[11]: Access = 584, Miss = 182, Miss_rate = 0.312, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 135, Miss_rate = 0.279, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[13]: Access = 540, Miss = 160, Miss_rate = 0.296, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[14]: Access = 770, Miss = 271, Miss_rate = 0.352, Pending_hits = 228, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2947
	L1D_total_cache_miss_rate = 0.3170
	L1D_total_cache_pending_hits = 3923
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 991
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
544, 150, 150, 150, 150, 150, 150, 236, 120, 120, 120, 120, 120, 346, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1870
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9095	W0_Idle:81756	W0_Scoreboard:140191	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14960 {8:1870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254320 {136:1870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18768 
mrq_lat_table:1195 	44 	109 	137 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2066 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3090 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1406 	459 	20 	0 	0 	0 	0 	2 	9 	35 	912 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2099      2826      1431      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2353      2882      1384      3504      4207      3007      2196      2332      1004      3000      1653      2621      1797      1766      2541      3990 
dram[2]:      1003      4903      4026      3113      2369      2645      2572      5229      2346      4325      2682       925      1816      2109      2132      3872 
dram[3]:      2231      3299      2313      5122      1966      4724      2624      3254      4504      4328      2146       938      1800      2089      2382      2494 
dram[4]:      3407      3916      3297      1444       878      5522      2829      1387      4978      2854      1272      4446      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516      1157       944      2072      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/263 = 5.828897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       148       168       182       123       143       157       182       155       178       445       484       638       638       361       320
dram[1]:        113       124       153       125       162       138       128       185       190       123       452       481       590       565       326       467
dram[2]:        146       156       149       172       177       178       125       171       136       189       448       573       626       636       321       340
dram[3]:        187       143       175       174       185       187       141       190       173       133       473       548       605       529       372       331
dram[4]:        144       189       124       155       157       167       152       136       191       153      2340       428       547       612       448       338
dram[5]:        155       198       168       184       178       141       166       143       135       176       487       534       544       632       428       314
maximum mf latency per bank:
dram[0]:        283       279       277       279       252       282       269       282       268       277       283       287       281       291       270       280
dram[1]:        287       252       268       251       260       251       276       299       300       252       287       292       305       316       268       281
dram[2]:        272       262       281       280       268       277       254       279       263       279       288       278       291       282       268       268
dram[3]:        277       264       277       280       271       284       252       277       282       268       277       301       284       308       270       268
dram[4]:        252       282       252       277       285       285       252       268       278       253       278       286       293       301       286       288
dram[5]:        273       280       278       280       280       268       255       277       258       278       277       284       296       302       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24246 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.03722
n_activity=3722 dram_eff=0.2477
bk0: 18a 24579i bk1: 14a 24606i bk2: 16a 24566i bk3: 10a 24628i bk4: 12a 24663i bk5: 10a 24638i bk6: 10a 24674i bk7: 10a 24668i bk8: 14a 24621i bk9: 12a 24631i bk10: 46a 24579i bk11: 56a 24424i bk12: 54a 24631i bk13: 48a 24586i bk14: 34a 24669i bk15: 40a 24591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0323336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24249 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03698
n_activity=3661 dram_eff=0.2502
bk0: 10a 24668i bk1: 6a 24698i bk2: 10a 24648i bk3: 2a 24750i bk4: 14a 24621i bk5: 10a 24694i bk6: 10a 24648i bk7: 32a 24387i bk8: 20a 24585i bk9: 14a 24657i bk10: 50a 24480i bk11: 50a 24498i bk12: 64a 24535i bk13: 56a 24497i bk14: 26a 24701i bk15: 28a 24651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.032051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24264 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.0356
n_activity=3737 dram_eff=0.236
bk0: 8a 24695i bk1: 8a 24692i bk2: 14a 24599i bk3: 16a 24596i bk4: 4a 24721i bk5: 14a 24628i bk6: 6a 24709i bk7: 16a 24578i bk8: 12a 24632i bk9: 32a 24445i bk10: 44a 24606i bk11: 46a 24591i bk12: 56a 24547i bk13: 50a 24557i bk14: 28a 24699i bk15: 32a 24692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0178016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24268 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03463
n_activity=3598 dram_eff=0.2385
bk0: 16a 24575i bk1: 8a 24694i bk2: 10a 24647i bk3: 10a 24650i bk4: 6a 24692i bk5: 6a 24685i bk6: 8a 24685i bk7: 12a 24645i bk8: 20a 24540i bk9: 20a 24554i bk10: 50a 24530i bk11: 50a 24454i bk12: 54a 24618i bk13: 60a 24422i bk14: 30a 24678i bk15: 24a 24710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24209 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.03875
n_activity=3951 dram_eff=0.243
bk0: 14a 24658i bk1: 12a 24590i bk2: 4a 24731i bk3: 16a 24605i bk4: 18a 24554i bk5: 20a 24496i bk6: 10a 24673i bk7: 14a 24633i bk8: 12a 24643i bk9: 10a 24676i bk10: 52a 24533i bk11: 52a 24481i bk12: 58a 24469i bk13: 54a 24473i bk14: 40a 24621i bk15: 38a 24620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0317685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24233 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03794
n_activity=3616 dram_eff=0.26
bk0: 12a 24645i bk1: 20a 24545i bk2: 20a 24532i bk3: 14a 24605i bk4: 16a 24579i bk5: 10a 24656i bk6: 10a 24668i bk7: 18a 24591i bk8: 14a 24638i bk9: 10a 24628i bk10: 50a 24541i bk11: 44a 24569i bk12: 52a 24602i bk13: 50a 24554i bk14: 34a 24626i bk15: 38a 24625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0274896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 231, Miss = 100, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 257, Miss = 102, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 218, Miss = 99, Miss_rate = 0.454, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 86, Miss_rate = 0.437, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 247, Miss = 107, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 95, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 108, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 221, Miss = 102, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3110
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3878
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10852
icnt_total_pkts_simt_to_mem=4277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8004
	minimum = 6
	maximum = 41
Network latency average = 7.63919
	minimum = 6
	maximum = 30
Slowest packet = 2915
Flit latency average = 6.67552
	minimum = 6
	maximum = 26
Slowest flit = 7985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Accepted packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Injected flit rate average = 0.041828
	minimum = 0.00323387 (at node 8)
	maximum = 0.106718 (at node 23)
Accepted flit rate average= 0.041828
	minimum = 0.0161693 (at node 8)
	maximum = 0.114214 (at node 23)
Injected packet length average = 2.16911
Accepted packet length average = 2.16911
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93509 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.55693 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.41658 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Accepted packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Injected flit rate average = 0.0293015 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0717438 (3 samples)
Accepted flit rate average = 0.0293015 (3 samples)
	minimum = 0.0105684 (3 samples)
	maximum = 0.0673783 (3 samples)
Injected packet size average = 2.45193 (3 samples)
Accepted packet size average = 2.45193 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 212584 (inst/sec)
gpgpu_simulation_rate = 1443 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18769)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (368,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(369,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (379,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(380,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (396,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (396,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(397,18769)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(397,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (407,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(408,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (411,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(412,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (412,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(413,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (427,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(428,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (429,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(430,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (443,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(444,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(446,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (450,18769), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(451,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (451,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(452,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (453,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(454,18769)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(94,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (458,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(459,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (486,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(487,18769)
GPGPU-Sim uArch: cycles simulated: 19269  inst.: 3104004 (ipc=680.8) sim_rate=206933 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (506,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(507,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(515,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (521,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(522,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (524,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(525,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (533,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (533,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(534,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(534,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (540,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(541,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(543,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (545,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(546,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (561,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(562,18769)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (663,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(664,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (671,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(672,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (701,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(702,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (712,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(713,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (779,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(780,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (799,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(800,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (800,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(801,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (809,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(810,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (825,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(826,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (838,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (838,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(839,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(839,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (870,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(871,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (881,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(882,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (960,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(961,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1028,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1029,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1095,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1096,18769)
GPGPU-Sim uArch: cycles simulated: 20269  inst.: 3261473 (ipc=331.9) sim_rate=203842 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:39 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2438,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2439,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2588,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2589,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2794,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2795,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2831,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2832,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2835,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2836,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2930,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2931,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2954,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2955,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3060,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3061,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3063,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3174,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3175,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3233,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3234,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3302,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3303,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3327,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3328,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3328,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3329,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3339,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3340,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3348,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3349,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3357,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3358,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3381,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3382,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3389,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3390,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3437,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3438,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3486,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3487,18769)
GPGPU-Sim uArch: cycles simulated: 22269  inst.: 3339068 (ipc=164.4) sim_rate=196415 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3536,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3537,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3835,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3836,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3857,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3858,18769)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(109,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3886,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3887,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3939,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3940,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3964,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3965,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3974,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3975,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4014,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4015,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4082,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4083,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4090,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4091,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4106,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4107,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4122,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4123,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4318,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4319,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4320,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4321,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4355,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4355,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4359,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4360,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4399,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4400,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4401,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4467,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4468,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4485,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4486,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4564,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4565,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4596,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4619,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4619,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4789,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4790,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4807,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4808,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4839,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4840,18769)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(184,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4852,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4853,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4880,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4881,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4888,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4889,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4919,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4920,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4967,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4968,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4998,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4999,18769)
GPGPU-Sim uArch: cycles simulated: 23769  inst.: 3469332 (ipc=141.1) sim_rate=192740 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:49:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5089,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5090,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5097,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5098,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5125,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5126,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5227,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5228,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5399,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5405,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5406,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5420,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5421,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5551,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5552,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5569,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5570,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5594,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5595,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5691,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5692,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5700,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5701,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5779,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5780,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5904,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5905,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5991,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5992,18769)
GPGPU-Sim uArch: cycles simulated: 24769  inst.: 3536737 (ipc=128.9) sim_rate=186144 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6034,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6035,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6074,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6075,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6075,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6076,18769)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6142,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6143,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6154,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6155,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6156,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6157,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6204,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6205,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6206,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6207,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6212,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6213,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6341,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6342,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6347,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6348,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6525,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6901,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6902,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7047,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7048,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7094,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7095,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7166,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7167,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7174,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7175,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7182,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7183,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7286,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7287,18769)
GPGPU-Sim uArch: cycles simulated: 26269  inst.: 3614025 (ipc=113.4) sim_rate=180701 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7718,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7719,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8217,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8218,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8626,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8627,18769)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(166,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 27769  inst.: 3641772 (ipc=97.6) sim_rate=173417 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9125,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9126,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9596,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9628,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9629,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9885,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9886,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9993,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9994,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10451,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10452,18769)
GPGPU-Sim uArch: cycles simulated: 29269  inst.: 3668857 (ipc=86.2) sim_rate=166766 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10579,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(10580,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10687,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10688,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11063,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11250,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11251,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11499,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11500,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11603,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11666,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11667,18769)
GPGPU-Sim uArch: cycles simulated: 30769  inst.: 3706453 (ipc=78.6) sim_rate=161150 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12044,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12045,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12268,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12269,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12543,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12603,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12642,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12643,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12753,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12754,18769)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(189,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13320,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13321,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13324,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13325,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13336,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13337,18769)
GPGPU-Sim uArch: cycles simulated: 32269  inst.: 3744351 (ipc=72.6) sim_rate=156014 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:47 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14000,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14001,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14311,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14312,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14355,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14356,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14359,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14812,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14964,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15039,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15069,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15236,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15382,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15402,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34269  inst.: 3778136 (ipc=65.5) sim_rate=151125 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:48 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15551,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15661,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15711,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15739,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15938,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16062,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16297,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16376,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16447,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16511,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16523,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16581,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16635,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16856,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16886,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35769  inst.: 3790604 (ipc=60.4) sim_rate=145792 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17090,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17124,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17159,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17161,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17199,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17306,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17394,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17443,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17647,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17717,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17804,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17822,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17924,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17926,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17971,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18322,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18364,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18372,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18376,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18465,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18995,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19072,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19259,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19301,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19324,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19336,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19347,18769), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38269  inst.: 3810953 (ipc=53.7) sim_rate=141146 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19752,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19882,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20011,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20508,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20516,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20588,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20612,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20624,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20801,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20874,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20901,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21114,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21254,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21606,18769), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 40769  inst.: 3829221 (ipc=48.4) sim_rate=136757 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:51 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(248,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22152,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22333,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22335,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22366,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22596,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22607,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22896,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22934,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22947,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22951,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22959,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23028,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23072,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23577,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23953,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23976,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24291,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24292,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24348,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24623,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24629,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24796,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24881,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25019,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25077,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25557,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25558
gpu_sim_insn = 1079297
gpu_ipc =      42.2293
gpu_tot_sim_cycle = 44327
gpu_tot_sim_insn = 3842895
gpu_tot_ipc =      86.6942
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6749
gpu_stall_icnt2sh    = 20969
gpu_total_sim_rate=137246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150368
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3678, Miss = 1942, Miss_rate = 0.528, Pending_hits = 411, Reservation_fails = 10491
	L1D_cache_core[1]: Access = 4451, Miss = 2351, Miss_rate = 0.528, Pending_hits = 404, Reservation_fails = 10166
	L1D_cache_core[2]: Access = 4199, Miss = 2175, Miss_rate = 0.518, Pending_hits = 416, Reservation_fails = 10963
	L1D_cache_core[3]: Access = 4020, Miss = 2160, Miss_rate = 0.537, Pending_hits = 436, Reservation_fails = 11550
	L1D_cache_core[4]: Access = 2620, Miss = 1337, Miss_rate = 0.510, Pending_hits = 392, Reservation_fails = 7294
	L1D_cache_core[5]: Access = 3162, Miss = 1657, Miss_rate = 0.524, Pending_hits = 410, Reservation_fails = 6557
	L1D_cache_core[6]: Access = 3109, Miss = 1636, Miss_rate = 0.526, Pending_hits = 400, Reservation_fails = 9467
	L1D_cache_core[7]: Access = 3480, Miss = 1773, Miss_rate = 0.509, Pending_hits = 365, Reservation_fails = 8306
	L1D_cache_core[8]: Access = 3569, Miss = 1788, Miss_rate = 0.501, Pending_hits = 398, Reservation_fails = 9134
	L1D_cache_core[9]: Access = 3298, Miss = 1692, Miss_rate = 0.513, Pending_hits = 410, Reservation_fails = 9096
	L1D_cache_core[10]: Access = 4305, Miss = 2398, Miss_rate = 0.557, Pending_hits = 445, Reservation_fails = 12733
	L1D_cache_core[11]: Access = 3576, Miss = 1833, Miss_rate = 0.513, Pending_hits = 417, Reservation_fails = 8143
	L1D_cache_core[12]: Access = 3980, Miss = 2106, Miss_rate = 0.529, Pending_hits = 427, Reservation_fails = 11287
	L1D_cache_core[13]: Access = 3134, Miss = 1622, Miss_rate = 0.518, Pending_hits = 404, Reservation_fails = 7973
	L1D_cache_core[14]: Access = 2891, Miss = 1411, Miss_rate = 0.488, Pending_hits = 356, Reservation_fails = 8225
	L1D_total_cache_accesses = 53472
	L1D_total_cache_misses = 27881
	L1D_total_cache_miss_rate = 0.5214
	L1D_total_cache_pending_hits = 6091
	L1D_total_cache_reservation_fails = 141385
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27287
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89063
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26807
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 515
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
604, 380, 897, 380, 210, 380, 210, 410, 307, 634, 165, 651, 475, 787, 617, 673, 180, 180, 406, 744, 434, 180, 604, 350, 165, 165, 503, 165, 165, 363, 165, 645, 462, 135, 615, 135, 417, 587, 249, 305, 180, 434, 180, 180, 574, 378, 180, 266, 
gpgpu_n_tot_thrd_icount = 8531904
gpgpu_n_tot_w_icount = 266622
gpgpu_n_stall_shd_mem = 150606
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11667
gpgpu_n_mem_write_global = 16740
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293251
gpgpu_n_store_insn = 18249
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537964
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147195
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:231221	W0_Idle:102045	W0_Scoreboard:415902	W1:113902	W2:23551	W3:5181	W4:1011	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93336 {8:11667,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 669600 {40:16740,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1586712 {136:11667,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133920 {8:16740,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 859 
averagemflatency = 318 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 44326 
mrq_lat_table:5069 	162 	267 	627 	424 	86 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9556 	16297 	2569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7205 	1153 	1355 	4549 	8235 	5930 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5226 	4595 	1772 	89 	0 	0 	0 	2 	9 	35 	912 	9245 	6537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        14        26        16        20        25        20        25        20        22        27        24        17        17 
dram[1]:        16        15        25        14        22        20        22        14        16        22        20        22        25        23        16         9 
dram[2]:        16        18        20        18        20        20        24        14        22        18        20        22        22        22        14        16 
dram[3]:        24        16        19        20        29        22        25        17        30        18        20        22        27        20        15        12 
dram[4]:        14        18        16        18        16        16        19        17        25        26        22        22        22        23        11        15 
dram[5]:         8        10        12        24        22        22        16        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3196      3651      5929      4069      4604      3352      6425      5200      4321      5527      7625      7996      5058      5118      2906      3372 
dram[1]:      4165      3116      4307      3504      4207      5987      3703      3506      5028      4188      7310      4950      4803      5098      5396      3990 
dram[2]:      2840      4903      4026      3315      4603      5176      4292      5229      3776      5424      6009      4706      4968      3283      2897      5804 
dram[3]:      3293      3888      6810      5122      5133      4724      3782      4728      4504      4328      5697      6770      3512      2089      5487      2663 
dram[4]:      3407      7147      3297      9135      4391      5522      4940      4600      4978      3662      3784      5490      2922      3028      3182      2519 
dram[5]:      2446      2422      3761      3889      4470      4325      6260      5279      3994      3753      4758      7491      2965      2378      5802      3203 
average row accesses per activate:
dram[0]:  7.444445  4.533333  4.470588  3.320000  4.647059  3.384615  3.863636  4.190476  3.608696  3.809524  4.700000  3.933333  6.285714  4.400000  4.100000  4.363636 
dram[1]:  5.071429  4.923077  6.333333  4.588235  3.791667  3.608696  4.200000  3.066667  3.333333  3.695652  4.692307  3.687500  6.166667  4.625000  4.777778  4.600000 
dram[2]:  5.846154  7.000000  4.000000  3.565217  3.800000  3.192308  3.280000  3.695652  3.956522  3.913043  6.444445  4.307693  3.461539  4.363636  4.888889  6.000000 
dram[3]:  4.555555  4.375000  4.238095  4.823529  5.307693  4.045455  5.785714  4.600000  4.181818  2.736842  4.066667  4.750000  5.285714  3.384615  3.615385  4.555555 
dram[4]:  5.214286  3.416667  8.000000  4.050000  3.500000  4.529412  3.481482  5.428571  3.760000  5.500000  3.777778  4.727273  3.214286  3.666667  4.100000  4.500000 
dram[5]:  4.333333  3.619048  4.047619  6.333333  4.000000  4.200000  4.650000  5.866667  3.423077  3.269231  5.076923  4.545455  4.333333  4.200000  5.500000  3.142857 
average row locality = 6637/1587 = 4.182105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        46        53        50        56        55        58        55        51        38        51        44        44        41        48 
dram[1]:        41        37        45        48        59        52        52        61        58        57        49        49        37        37        43        46 
dram[2]:        43        34        50        52        47        53        50        56        58        59        46        48        45        47        44        42 
dram[3]:        49        40        54        52        39        57        51        59        62        73        50        48        37        44        47        41 
dram[4]:        43        52        41        51        55        47        61        46        62        57        56        42        45        44        41        36 
dram[5]:        47        49        53        47        47        52        64        57        59        57        54        42        39        42        44        44 
total reads: 4692
bank skew: 73/34 = 2.15
chip skew: 803/768 = 1.05
number of total write accesses:
dram[0]:        28        29        30        30        29        32        30        30        28        29         9         8         0         0         0         0 
dram[1]:        30        27        31        30        32        31        32        31        32        28        12        10         0         0         0         0 
dram[2]:        33        29        30        30        29        30        32        29        33        31        12         8         0         1         0         0 
dram[3]:        33        30        35        30        30        32        30        33        30        31        11         9         0         0         0         0 
dram[4]:        30        30        31        30        29        30        33        30        32        31        12        10         0         0         0         0 
dram[5]:        31        27        32        29        29        32        29        31        30        28        12         8         0         0         0         0 
total reads: 1945
min_bank_accesses = 0!
chip skew: 334/312 = 1.07
average mf latency per bank:
dram[0]:        518       448       472       499       575       528       534       634       716       767      1928      1948      2928      3219      3284      2748
dram[1]:        458       425       499       489       582       454       541       549       627       767      1631      1764      3935      3551      2750      2831
dram[2]:        581       565       584       488       507       484       685       584       732       661      1728      1704      3217      3227      2611      3167
dram[3]:        488       461       532       534       419       502       519       560       739       640      1527      1861      3577      2825      2732      2946
dram[4]:        676       569       612       610       704       466       812       645       829       647     26752      1818      3756      2978      4009      3318
dram[5]:        424       520       537       480       507       532       787       720       719       657      1612      1977      3331      3371      3111      2803
maximum mf latency per bank:
dram[0]:        703       619       686       765       600       621       639       725       685       663       713       645       727       697       606       669
dram[1]:        745       798       604       734       615       749       686       773       710       735       675       581       640       664       736       709
dram[2]:        737       657       744       786       688       703       674       799       711       692       755       735       645       653       805       685
dram[3]:        734       760       674       797       727       771       751       738       752       669       672       747       633       678       658       681
dram[4]:        763       730       859       782       766       699       798       617       790       653       836       620       765       769       821       686
dram[5]:        745       708       730       714       722       665       651       751       781       700       621       657       676       635       712       694

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56159 n_act=259 n_pre=243 n_req=1080 n_rd=1536 n_write=312 bw_util=0.06317
n_activity=15408 dram_eff=0.2399
bk0: 78a 57731i bk1: 78a 57540i bk2: 92a 57466i bk3: 106a 57116i bk4: 100a 57339i bk5: 112a 57061i bk6: 110a 57143i bk7: 116a 57208i bk8: 110a 57146i bk9: 102a 57300i bk10: 76a 57889i bk11: 102a 57636i bk12: 88a 58105i bk13: 88a 57977i bk14: 82a 58038i bk15: 96a 57980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0877472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56127 n_act=265 n_pre=249 n_req=1097 n_rd=1542 n_write=326 bw_util=0.06385
n_activity=16248 dram_eff=0.2299
bk0: 82a 57533i bk1: 74a 57626i bk2: 90a 57580i bk3: 96a 57500i bk4: 118a 57163i bk5: 104a 57267i bk6: 104a 57217i bk7: 122a 57015i bk8: 116a 57063i bk9: 114a 57242i bk10: 98a 57720i bk11: 98a 57590i bk12: 74a 58142i bk13: 74a 58034i bk14: 86a 58016i bk15: 92a 58018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0789964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80233a00, atomic=0 1 entries : 0x7fc627d255d0 :  mf: uid=384550, sid02:w17, part=2, addr=0x80233a00, load , size=32, unknown  status = IN_PARTITION_DRAM (44324), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56116 n_act=267 n_pre=251 n_req=1101 n_rd=1548 n_write=327 bw_util=0.06409
n_activity=16200 dram_eff=0.2315
bk0: 86a 57560i bk1: 68a 57741i bk2: 100a 57242i bk3: 104a 57228i bk4: 94a 57412i bk5: 106a 57105i bk6: 100a 57109i bk7: 112a 57224i bk8: 116a 57129i bk9: 118a 57194i bk10: 92a 57803i bk11: 96a 57839i bk12: 90a 57953i bk13: 94a 57926i bk14: 88a 58017i bk15: 84a 58098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0789964
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56045 n_act=270 n_pre=254 n_req=1137 n_rd=1606 n_write=334 bw_util=0.06631
n_activity=16399 dram_eff=0.2366
bk0: 98a 57330i bk1: 80a 57450i bk2: 108a 57275i bk3: 104a 57335i bk4: 78a 57443i bk5: 114a 57192i bk6: 102a 57438i bk7: 118a 57299i bk8: 124a 57166i bk9: 146a 56772i bk10: 100a 57648i bk11: 96a 57714i bk12: 74a 58127i bk13: 88a 57889i bk14: 94a 57928i bk15: 82a 58096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0831496
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56113 n_act=263 n_pre=247 n_req=1107 n_rd=1558 n_write=328 bw_util=0.06447
n_activity=16569 dram_eff=0.2277
bk0: 86a 57593i bk1: 104a 57234i bk2: 82a 57632i bk3: 102a 57336i bk4: 110a 57206i bk5: 94a 57399i bk6: 122a 57080i bk7: 92a 57494i bk8: 124a 57071i bk9: 114a 57390i bk10: 112a 57650i bk11: 84a 57844i bk12: 90a 57901i bk13: 88a 57883i bk14: 82a 58035i bk15: 72a 58157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0734075
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58509 n_nop=56087 n_act=263 n_pre=247 n_req=1115 n_rd=1594 n_write=318 bw_util=0.06536
n_activity=16067 dram_eff=0.238
bk0: 94a 57381i bk1: 98a 57283i bk2: 106a 57270i bk3: 94a 57546i bk4: 94a 57389i bk5: 104a 57282i bk6: 128a 57186i bk7: 114a 57417i bk8: 118a 57171i bk9: 114a 57097i bk10: 108a 57743i bk11: 84a 57803i bk12: 78a 58013i bk13: 84a 58002i bk14: 88a 58098i bk15: 88a 57959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0799706

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1981, Miss = 368, Miss_rate = 0.186, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 2090, Miss = 400, Miss_rate = 0.191, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 1977, Miss = 384, Miss_rate = 0.194, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 1918, Miss = 387, Miss_rate = 0.202, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 2011, Miss = 383, Miss_rate = 0.190, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2042, Miss = 391, Miss_rate = 0.191, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1939, Miss = 389, Miss_rate = 0.201, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1962, Miss = 414, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6512, Miss = 404, Miss_rate = 0.062, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1990, Miss = 375, Miss_rate = 0.188, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 2070, Miss = 407, Miss_rate = 0.197, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1990, Miss = 390, Miss_rate = 0.196, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 28482
L2_total_cache_misses = 4692
L2_total_cache_miss_rate = 0.1647
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1905
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=75420
icnt_total_pkts_simt_to_mem=45222
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.2051
	minimum = 6
	maximum = 488
Network latency average = 35.2706
	minimum = 6
	maximum = 362
Slowest packet = 9319
Flit latency average = 28.4067
	minimum = 6
	maximum = 361
Slowest flit = 49264
Fragmentation average = 0.0506661
	minimum = 0
	maximum = 202
Injected packet rate average = 0.073535
	minimum = 0.045387 (at node 14)
	maximum = 0.231787 (at node 23)
Accepted packet rate average = 0.073535
	minimum = 0.045387 (at node 14)
	maximum = 0.231787 (at node 23)
Injected flit rate average = 0.152903
	minimum = 0.0739494 (at node 4)
	maximum = 0.359183 (at node 23)
Accepted flit rate average= 0.152903
	minimum = 0.101534 (at node 18)
	maximum = 0.431724 (at node 23)
Injected packet length average = 2.07932
Accepted packet length average = 2.07932
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0026 (4 samples)
	minimum = 6 (4 samples)
	maximum = 149.5 (4 samples)
Network latency average = 15.2354 (4 samples)
	minimum = 6 (4 samples)
	maximum = 112.5 (4 samples)
Flit latency average = 12.6641 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109.5 (4 samples)
Fragmentation average = 0.0126665 (4 samples)
	minimum = 0 (4 samples)
	maximum = 50.5 (4 samples)
Injected packet rate average = 0.0273465 (4 samples)
	minimum = 0.0148726 (4 samples)
	maximum = 0.0812413 (4 samples)
Accepted packet rate average = 0.0273465 (4 samples)
	minimum = 0.0148726 (4 samples)
	maximum = 0.0812413 (4 samples)
Injected flit rate average = 0.0602018 (4 samples)
	minimum = 0.0220132 (4 samples)
	maximum = 0.143604 (4 samples)
Accepted flit rate average = 0.0602018 (4 samples)
	minimum = 0.0333097 (4 samples)
	maximum = 0.158465 (4 samples)
Injected packet size average = 2.20144 (4 samples)
Accepted packet size average = 2.20144 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 137246 (inst/sec)
gpgpu_simulation_rate = 1583 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44327)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44327)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44327)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44327)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44327)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44327)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44327)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(43,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 44827  inst.: 4145925 (ipc=606.1) sim_rate=138197 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:49:53 2019
GPGPU-Sim uArch: cycles simulated: 46327  inst.: 4167062 (ipc=162.1) sim_rate=134421 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:49:54 2019
GPGPU-Sim uArch: cycles simulated: 47827  inst.: 4179648 (ipc=96.2) sim_rate=130614 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:49:55 2019
GPGPU-Sim uArch: cycles simulated: 49327  inst.: 4189307 (ipc=69.3) sim_rate=126948 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:49:56 2019
GPGPU-Sim uArch: cycles simulated: 50827  inst.: 4200287 (ipc=55.0) sim_rate=123537 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:49:57 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(34,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 51827  inst.: 4207081 (ipc=48.6) sim_rate=120202 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:49:58 2019
GPGPU-Sim uArch: cycles simulated: 53327  inst.: 4219099 (ipc=41.8) sim_rate=117197 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:49:59 2019
GPGPU-Sim uArch: cycles simulated: 54827  inst.: 4231050 (ipc=37.0) sim_rate=114352 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:50:00 2019
GPGPU-Sim uArch: cycles simulated: 56327  inst.: 4243718 (ipc=33.4) sim_rate=111676 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:50:01 2019
GPGPU-Sim uArch: cycles simulated: 57327  inst.: 4250531 (ipc=31.4) sim_rate=108987 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: cycles simulated: 58827  inst.: 4261855 (ipc=28.9) sim_rate=106546 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:50:03 2019
GPGPU-Sim uArch: cycles simulated: 60327  inst.: 4273251 (ipc=26.9) sim_rate=104225 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: cycles simulated: 61827  inst.: 4284460 (ipc=25.2) sim_rate=102010 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:50:05 2019
GPGPU-Sim uArch: cycles simulated: 63327  inst.: 4295248 (ipc=23.8) sim_rate=99889 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:50:06 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(76,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 64827  inst.: 4306320 (ipc=22.6) sim_rate=97870 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:50:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20574,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20575,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20830,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20831,44327)
GPGPU-Sim uArch: cycles simulated: 66327  inst.: 4322485 (ipc=21.8) sim_rate=96055 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:50:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22966,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22967,44327)
GPGPU-Sim uArch: cycles simulated: 67827  inst.: 4336130 (ipc=21.0) sim_rate=94263 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:50:09 2019
GPGPU-Sim uArch: cycles simulated: 68827  inst.: 4344958 (ipc=20.5) sim_rate=92445 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:50:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25368,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25369,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25654,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25655,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25973,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25974,44327)
GPGPU-Sim uArch: cycles simulated: 70327  inst.: 4359943 (ipc=19.9) sim_rate=90832 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26658,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26659,44327)
GPGPU-Sim uArch: cycles simulated: 71827  inst.: 4377887 (ipc=19.5) sim_rate=89344 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:50:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27798,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27799,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28183,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28184,44327)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(29,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 73327  inst.: 4395544 (ipc=19.1) sim_rate=87910 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:50:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29715,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29716,44327)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30087,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30088,44327)
GPGPU-Sim uArch: cycles simulated: 74827  inst.: 4414320 (ipc=18.7) sim_rate=86555 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:50:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30699,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30700,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31290,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31291,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31359,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31360,44327)
GPGPU-Sim uArch: cycles simulated: 76327  inst.: 4434576 (ipc=18.5) sim_rate=85280 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:50:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32866,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32867,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33095,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33096,44327)
GPGPU-Sim uArch: cycles simulated: 77827  inst.: 4451405 (ipc=18.2) sim_rate=83988 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:50:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34080,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34081,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34264,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34265,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34333,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34334,44327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34361,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34362,44327)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34422,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34423,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34571,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34572,44327)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34600,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34601,44327)
GPGPU-Sim uArch: cycles simulated: 79327  inst.: 4476967 (ipc=18.1) sim_rate=82906 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:50:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35253,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35254,44327)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35424,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35425,44327)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(114,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35940,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35941,44327)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36154,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36155,44327)
GPGPU-Sim uArch: cycles simulated: 80827  inst.: 4504038 (ipc=18.1) sim_rate=81891 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36856,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36857,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37477,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37478,44327)
GPGPU-Sim uArch: cycles simulated: 82327  inst.: 4530069 (ipc=18.1) sim_rate=80894 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:50:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39393,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39394,44327)
GPGPU-Sim uArch: cycles simulated: 83827  inst.: 4546794 (ipc=17.8) sim_rate=79768 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:50:20 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40618,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40619,44327)
GPGPU-Sim uArch: cycles simulated: 85827  inst.: 4572112 (ipc=17.6) sim_rate=78829 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:50:21 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (41656,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(41657,44327)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41801,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41802,44327)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(115,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42185,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42186,44327)
GPGPU-Sim uArch: cycles simulated: 87327  inst.: 4591745 (ipc=17.4) sim_rate=77826 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:50:22 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43162,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(43163,44327)
GPGPU-Sim uArch: cycles simulated: 88827  inst.: 4608293 (ipc=17.2) sim_rate=76804 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44533,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44534,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45129,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45130,44327)
GPGPU-Sim uArch: cycles simulated: 90327  inst.: 4628275 (ipc=17.1) sim_rate=75873 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:50:24 2019
GPGPU-Sim uArch: cycles simulated: 91827  inst.: 4645178 (ipc=16.9) sim_rate=74922 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:50:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47733,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47734,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48106,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48107,44327)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48399,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48400,44327)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48616,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48617,44327)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48706,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48707,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48868,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48869,44327)
GPGPU-Sim uArch: cycles simulated: 93327  inst.: 4669366 (ipc=16.9) sim_rate=74116 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:50:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49293,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49294,44327)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(116,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49610,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49611,44327)
GPGPU-Sim uArch: cycles simulated: 94827  inst.: 4692906 (ipc=16.8) sim_rate=73326 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:50:27 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51496,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51497,44327)
GPGPU-Sim uArch: cycles simulated: 96827  inst.: 4713538 (ipc=16.6) sim_rate=72515 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:50:28 2019
GPGPU-Sim uArch: cycles simulated: 98327  inst.: 4727430 (ipc=16.4) sim_rate=71627 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:50:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54113,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54114,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54581,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54582,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54899,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54900,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54923,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(54924,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55156,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55157,44327)
GPGPU-Sim uArch: cycles simulated: 99827  inst.: 4749646 (ipc=16.3) sim_rate=70890 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:50:30 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55758,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55759,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55807,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55808,44327)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56162,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56163,44327)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (56232,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(56233,44327)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(111,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 101327  inst.: 4784319 (ipc=16.5) sim_rate=70357 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:50:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58045,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58046,44327)
GPGPU-Sim uArch: cycles simulated: 102827  inst.: 4804617 (ipc=16.4) sim_rate=69632 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:50:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59062,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59063,44327)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59371,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59372,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59826,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59827,44327)
GPGPU-Sim uArch: cycles simulated: 104327  inst.: 4829038 (ipc=16.4) sim_rate=68986 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:50:33 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60410,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60411,44327)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61379,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61380,44327)
GPGPU-Sim uArch: cycles simulated: 105827  inst.: 4852056 (ipc=16.4) sim_rate=68338 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:50:34 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62208,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62209,44327)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(151,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 107327  inst.: 4870945 (ipc=16.3) sim_rate=67652 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:50:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (63107,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(63108,44327)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63305,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(63306,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (63934,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(63935,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (63942,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(63943,44327)
GPGPU-Sim uArch: cycles simulated: 108327  inst.: 4886962 (ipc=16.3) sim_rate=66944 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:50:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64324,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(64325,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (65091,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(65092,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65182,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65183,44327)
GPGPU-Sim uArch: cycles simulated: 109827  inst.: 4915258 (ipc=16.4) sim_rate=66422 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66033,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66034,44327)
GPGPU-Sim uArch: cycles simulated: 111327  inst.: 4935587 (ipc=16.3) sim_rate=65807 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:50:38 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (67736,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(67737,44327)
GPGPU-Sim uArch: cycles simulated: 112827  inst.: 4954885 (ipc=16.2) sim_rate=65195 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:50:39 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(153,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 114827  inst.: 4977426 (ipc=16.1) sim_rate=64641 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:50:40 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (70741,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(70742,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (71091,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(71092,44327)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71861,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(71862,44327)
GPGPU-Sim uArch: cycles simulated: 116327  inst.: 4998854 (ipc=16.1) sim_rate=64087 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:50:41 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73399,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73400,44327)
GPGPU-Sim uArch: cycles simulated: 117827  inst.: 5021997 (ipc=16.0) sim_rate=63569 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:50:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (74595,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(74596,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (74795,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(74796,44327)
GPGPU-Sim uArch: cycles simulated: 119327  inst.: 5044130 (ipc=16.0) sim_rate=63051 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:50:43 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(131,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76096,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76097,44327)
GPGPU-Sim uArch: cycles simulated: 120827  inst.: 5063053 (ipc=15.9) sim_rate=62506 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:50:44 2019
GPGPU-Sim uArch: cycles simulated: 122327  inst.: 5083270 (ipc=15.9) sim_rate=61991 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:50:45 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (78582,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(78583,44327)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (79354,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(79355,44327)
GPGPU-Sim uArch: cycles simulated: 123827  inst.: 5106188 (ipc=15.9) sim_rate=61520 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:50:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80336,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(80337,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (80991,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(80992,44327)
GPGPU-Sim uArch: cycles simulated: 125327  inst.: 5123949 (ipc=15.8) sim_rate=60999 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81077,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81078,44327)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (81721,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(81722,44327)
GPGPU-Sim uArch: cycles simulated: 126827  inst.: 5148984 (ipc=15.8) sim_rate=60576 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:50:48 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(136,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (82876,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(82877,44327)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (83032,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(83033,44327)
GPGPU-Sim uArch: cycles simulated: 128327  inst.: 5171253 (ipc=15.8) sim_rate=60130 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:50:49 2019
GPGPU-Sim uArch: cycles simulated: 129827  inst.: 5188958 (ipc=15.7) sim_rate=59643 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:50:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (86115,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(86116,44327)
GPGPU-Sim uArch: cycles simulated: 131327  inst.: 5205970 (ipc=15.7) sim_rate=59158 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:50:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (87182,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(87183,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (87774,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(87775,44327)
GPGPU-Sim uArch: cycles simulated: 132827  inst.: 5228233 (ipc=15.7) sim_rate=58744 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:50:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (88560,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(88561,44327)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (88954,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(88955,44327)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(106,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 134327  inst.: 5249388 (ipc=15.6) sim_rate=58326 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:50:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (90324,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(90325,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (90504,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(90505,44327)
GPGPU-Sim uArch: cycles simulated: 135827  inst.: 5272355 (ipc=15.6) sim_rate=57937 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:50:54 2019
GPGPU-Sim uArch: cycles simulated: 137827  inst.: 5299276 (ipc=15.6) sim_rate=57600 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: cycles simulated: 139327  inst.: 5314713 (ipc=15.5) sim_rate=57147 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (96872,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(96873,44327)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96954,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96955,44327)
GPGPU-Sim uArch: cycles simulated: 141327  inst.: 5339005 (ipc=15.4) sim_rate=56797 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:50:57 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(151,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (97318,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(97319,44327)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98469,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98470,44327)
GPGPU-Sim uArch: cycles simulated: 142827  inst.: 5359610 (ipc=15.4) sim_rate=56416 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:50:58 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (98969,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(98970,44327)
GPGPU-Sim uArch: cycles simulated: 144327  inst.: 5380564 (ipc=15.4) sim_rate=56047 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:50:59 2019
GPGPU-Sim uArch: cycles simulated: 145827  inst.: 5399157 (ipc=15.3) sim_rate=55661 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: cycles simulated: 147327  inst.: 5417259 (ipc=15.3) sim_rate=55278 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:51:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (103254,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(103255,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (104257,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(104258,44327)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(120,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 148827  inst.: 5435940 (ipc=15.2) sim_rate=54908 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:51:02 2019
GPGPU-Sim uArch: cycles simulated: 150327  inst.: 5454057 (ipc=15.2) sim_rate=54540 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (106491,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(106492,44327)
GPGPU-Sim uArch: cycles simulated: 151827  inst.: 5473096 (ipc=15.2) sim_rate=54189 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:51:04 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (109120,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(109121,44327)
GPGPU-Sim uArch: cycles simulated: 153827  inst.: 5499482 (ipc=15.1) sim_rate=53916 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109824,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(109825,44327)
GPGPU-Sim uArch: cycles simulated: 155327  inst.: 5518471 (ipc=15.1) sim_rate=53577 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:51:06 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (112056,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(112057,44327)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(192,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 156827  inst.: 5535261 (ipc=15.0) sim_rate=53223 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:51:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (112839,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(112840,44327)
GPGPU-Sim uArch: cycles simulated: 158327  inst.: 5557230 (ipc=15.0) sim_rate=52926 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (115971,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(115972,44327)
GPGPU-Sim uArch: cycles simulated: 160327  inst.: 5585088 (ipc=15.0) sim_rate=52689 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: cycles simulated: 161827  inst.: 5603345 (ipc=15.0) sim_rate=52367 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:51:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (118125,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(118126,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (118845,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(118846,44327)
GPGPU-Sim uArch: cycles simulated: 163327  inst.: 5624082 (ipc=15.0) sim_rate=52074 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:51:11 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(197,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120135,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120136,44327)
GPGPU-Sim uArch: cycles simulated: 165327  inst.: 5648911 (ipc=14.9) sim_rate=51824 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:51:12 2019
GPGPU-Sim uArch: cycles simulated: 166827  inst.: 5668345 (ipc=14.9) sim_rate=51530 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:51:13 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (122554,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(122555,44327)
GPGPU-Sim uArch: cycles simulated: 168327  inst.: 5688349 (ipc=14.9) sim_rate=51246 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:51:14 2019
GPGPU-Sim uArch: cycles simulated: 170327  inst.: 5710450 (ipc=14.8) sim_rate=50986 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:51:15 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(180,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 171827  inst.: 5726899 (ipc=14.8) sim_rate=50680 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:51:16 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (129165,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(129166,44327)
GPGPU-Sim uArch: cycles simulated: 173827  inst.: 5751321 (ipc=14.7) sim_rate=50450 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:51:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (130047,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(130048,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (130237,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(130238,44327)
GPGPU-Sim uArch: cycles simulated: 175327  inst.: 5778144 (ipc=14.8) sim_rate=50244 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:51:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (131551,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(131552,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (132284,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(132285,44327)
GPGPU-Sim uArch: cycles simulated: 176827  inst.: 5799863 (ipc=14.8) sim_rate=49998 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:51:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (132784,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(132785,44327)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (133594,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(133595,44327)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(206,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 178327  inst.: 5821477 (ipc=14.8) sim_rate=49756 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:51:20 2019
GPGPU-Sim uArch: cycles simulated: 179827  inst.: 5843452 (ipc=14.8) sim_rate=49520 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:51:21 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135791,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135792,44327)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (136206,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(136207,44327)
GPGPU-Sim uArch: cycles simulated: 181327  inst.: 5865846 (ipc=14.8) sim_rate=49292 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:51:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (138013,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(138014,44327)
GPGPU-Sim uArch: cycles simulated: 183327  inst.: 5892178 (ipc=14.7) sim_rate=49101 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:51:23 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(207,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 184827  inst.: 5910986 (ipc=14.7) sim_rate=48851 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:51:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (141662,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(141663,44327)
GPGPU-Sim uArch: cycles simulated: 186327  inst.: 5928877 (ipc=14.7) sim_rate=48597 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:51:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (142953,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(142954,44327)
GPGPU-Sim uArch: cycles simulated: 187827  inst.: 5950166 (ipc=14.7) sim_rate=48375 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:51:26 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (143802,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(143803,44327)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (143812,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(143813,44327)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (144648,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(144649,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (144658,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(144659,44327)
GPGPU-Sim uArch: cycles simulated: 189327  inst.: 5980111 (ipc=14.7) sim_rate=48226 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:51:27 2019
GPGPU-Sim uArch: cycles simulated: 190827  inst.: 5998470 (ipc=14.7) sim_rate=47987 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:51:28 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(131,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (147483,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(147484,44327)
GPGPU-Sim uArch: cycles simulated: 192827  inst.: 6024822 (ipc=14.7) sim_rate=47816 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:51:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (148623,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(148624,44327)
GPGPU-Sim uArch: cycles simulated: 194327  inst.: 6043810 (ipc=14.7) sim_rate=47589 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:51:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (150201,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(150202,44327)
GPGPU-Sim uArch: cycles simulated: 195827  inst.: 6067605 (ipc=14.7) sim_rate=47403 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:51:31 2019
GPGPU-Sim uArch: cycles simulated: 197327  inst.: 6086867 (ipc=14.7) sim_rate=47185 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:51:32 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(142,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 198827  inst.: 6104521 (ipc=14.6) sim_rate=46957 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:51:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (155479,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(155480,44327)
GPGPU-Sim uArch: cycles simulated: 200827  inst.: 6129547 (ipc=14.6) sim_rate=46790 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:51:34 2019
GPGPU-Sim uArch: cycles simulated: 202327  inst.: 6149334 (ipc=14.6) sim_rate=46585 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:51:35 2019
GPGPU-Sim uArch: cycles simulated: 203827  inst.: 6170658 (ipc=14.6) sim_rate=46395 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:51:36 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159837,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(159838,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (160269,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(160270,44327)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160627,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(160628,44327)
GPGPU-Sim uArch: cycles simulated: 205327  inst.: 6193642 (ipc=14.6) sim_rate=46221 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:51:37 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(180,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (162364,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(162365,44327)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (162490,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(162491,44327)
GPGPU-Sim uArch: cycles simulated: 206827  inst.: 6216311 (ipc=14.6) sim_rate=46046 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:51:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (162830,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(162831,44327)
GPGPU-Sim uArch: cycles simulated: 208327  inst.: 6244948 (ipc=14.6) sim_rate=45918 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:51:39 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (165077,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(165078,44327)
GPGPU-Sim uArch: cycles simulated: 209827  inst.: 6266378 (ipc=14.6) sim_rate=45739 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:51:40 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (166715,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(166716,44327)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (166835,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(166836,44327)
GPGPU-Sim uArch: cycles simulated: 211327  inst.: 6284374 (ipc=14.6) sim_rate=45538 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:51:41 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(222,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 212827  inst.: 6309532 (ipc=14.6) sim_rate=45392 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:51:42 2019
GPGPU-Sim uArch: cycles simulated: 214827  inst.: 6334577 (ipc=14.6) sim_rate=45246 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:51:43 2019
GPGPU-Sim uArch: cycles simulated: 216327  inst.: 6357190 (ipc=14.6) sim_rate=45086 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:51:44 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (172355,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(172356,44327)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (172606,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(172607,44327)
GPGPU-Sim uArch: cycles simulated: 217827  inst.: 6378493 (ipc=14.6) sim_rate=44918 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:51:45 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (173723,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(173724,44327)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(227,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 219327  inst.: 6398736 (ipc=14.6) sim_rate=44746 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:51:46 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (176176,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(176177,44327)
GPGPU-Sim uArch: cycles simulated: 220827  inst.: 6423579 (ipc=14.6) sim_rate=44608 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:51:47 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (176705,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(176706,44327)
GPGPU-Sim uArch: cycles simulated: 222327  inst.: 6446230 (ipc=14.6) sim_rate=44456 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:51:48 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (178361,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(178362,44327)
GPGPU-Sim uArch: cycles simulated: 223827  inst.: 6470604 (ipc=14.6) sim_rate=44319 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:51:49 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(191,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (181335,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(181336,44327)
GPGPU-Sim uArch: cycles simulated: 225827  inst.: 6499844 (ipc=14.6) sim_rate=44216 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:51:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (182148,44327), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(182149,44327)
GPGPU-Sim uArch: cycles simulated: 227327  inst.: 6525320 (ipc=14.7) sim_rate=44090 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:51:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (183198,44327), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(183199,44327)
GPGPU-Sim uArch: cycles simulated: 228827  inst.: 6550225 (ipc=14.7) sim_rate=43961 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (185773,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(185774,44327)
GPGPU-Sim uArch: cycles simulated: 230327  inst.: 6572269 (ipc=14.7) sim_rate=43815 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:51:53 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(180,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 232327  inst.: 6603568 (ipc=14.7) sim_rate=43732 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:51:54 2019
GPGPU-Sim uArch: cycles simulated: 233827  inst.: 6623226 (ipc=14.7) sim_rate=43573 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:51:55 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (189502,44327), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(189503,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (189771,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(189772,44327)
GPGPU-Sim uArch: cycles simulated: 235327  inst.: 6643565 (ipc=14.7) sim_rate=43421 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (191156,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(191157,44327)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (191662,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(191663,44327)
GPGPU-Sim uArch: cycles simulated: 236827  inst.: 6668310 (ipc=14.7) sim_rate=43300 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:51:57 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(176,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (193652,44327), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(193653,44327)
GPGPU-Sim uArch: cycles simulated: 238327  inst.: 6696222 (ipc=14.7) sim_rate=43201 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: cycles simulated: 239827  inst.: 6719007 (ipc=14.7) sim_rate=43070 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 241327  inst.: 6737831 (ipc=14.7) sim_rate=42916 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (197539,44327), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(197540,44327)
GPGPU-Sim uArch: cycles simulated: 242827  inst.: 6760639 (ipc=14.7) sim_rate=42788 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:52:01 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (198644,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(198645,44327)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(245,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 244827  inst.: 6794803 (ipc=14.7) sim_rate=42734 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:52:02 2019
GPGPU-Sim uArch: cycles simulated: 246327  inst.: 6813821 (ipc=14.7) sim_rate=42586 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (203117,44327), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(203118,44327)
GPGPU-Sim uArch: cycles simulated: 247827  inst.: 6833855 (ipc=14.7) sim_rate=42446 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:52:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (203982,44327), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(203983,44327)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (204537,44327), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(204538,44327)
GPGPU-Sim uArch: cycles simulated: 249327  inst.: 6860806 (ipc=14.7) sim_rate=42350 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:52:05 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(196,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (205503,44327), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(205504,44327)
GPGPU-Sim uArch: cycles simulated: 250827  inst.: 6884669 (ipc=14.7) sim_rate=42237 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (207310,44327), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(207311,44327)
GPGPU-Sim uArch: cycles simulated: 252327  inst.: 6908482 (ipc=14.7) sim_rate=42124 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:52:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (208928,44327), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(208929,44327)
GPGPU-Sim uArch: cycles simulated: 254327  inst.: 6937301 (ipc=14.7) sim_rate=42044 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:52:08 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(236,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 255827  inst.: 6958545 (ipc=14.7) sim_rate=41918 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:52:09 2019
GPGPU-Sim uArch: cycles simulated: 257327  inst.: 6979073 (ipc=14.7) sim_rate=41790 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: cycles simulated: 259327  inst.: 7004085 (ipc=14.7) sim_rate=41690 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (215465,44327), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(215466,44327)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (216468,44327), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(216469,44327)
GPGPU-Sim uArch: cycles simulated: 260827  inst.: 7028631 (ipc=14.7) sim_rate=41589 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (216759,44327), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(216760,44327)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (217002,44327), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(217003,44327)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(255,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 262327  inst.: 7057282 (ipc=14.7) sim_rate=41513 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:52:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (218217,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263827  inst.: 7080984 (ipc=14.8) sim_rate=41409 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (220739,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 265327  inst.: 7105210 (ipc=14.8) sim_rate=41309 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: cycles simulated: 267327  inst.: 7132224 (ipc=14.8) sim_rate=41226 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (223745,44327), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(208,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 268827  inst.: 7154152 (ipc=14.7) sim_rate=41115 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (225462,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 270827  inst.: 7186337 (ipc=14.8) sim_rate=41064 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (227626,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 272327  inst.: 7206227 (ipc=14.8) sim_rate=40944 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:52:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (229793,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 274327  inst.: 7233989 (ipc=14.7) sim_rate=40869 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (230538,44327), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(251,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (230639,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (231193,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275827  inst.: 7257758 (ipc=14.8) sim_rate=40773 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (231623,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (233469,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 277827  inst.: 7287826 (ipc=14.8) sim_rate=40714 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (233601,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 279827  inst.: 7319789 (ipc=14.8) sim_rate=40665 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (235608,44327), 4 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(205,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 281327  inst.: 7340910 (ipc=14.8) sim_rate=40557 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 283327  inst.: 7367130 (ipc=14.7) sim_rate=40478 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:52:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (240037,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (240251,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 285327  inst.: 7393314 (ipc=14.7) sim_rate=40400 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (242285,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 287327  inst.: 7418607 (ipc=14.7) sim_rate=40318 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:52:27 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(249,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 289327  inst.: 7449683 (ipc=14.7) sim_rate=40268 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: cycles simulated: 290827  inst.: 7469803 (ipc=14.7) sim_rate=40160 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (247820,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (248402,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292827  inst.: 7497861 (ipc=14.7) sim_rate=40095 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (249692,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 294827  inst.: 7525845 (ipc=14.7) sim_rate=40031 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (250685,44327), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(201,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (250785,44327), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 296827  inst.: 7552825 (ipc=14.7) sim_rate=39962 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:52:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (254179,44327), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (254328,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 298827  inst.: 7577559 (ipc=14.7) sim_rate=39881 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (254540,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (254875,44327), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (256232,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 300827  inst.: 7606744 (ipc=14.7) sim_rate=39825 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:52:34 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(227,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 302827  inst.: 7632232 (ipc=14.7) sim_rate=39751 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (258897,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (259164,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (259198,44327), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (260101,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 304827  inst.: 7659737 (ipc=14.7) sim_rate=39687 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:52:36 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (261429,44327), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (261632,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307327  inst.: 7690927 (ipc=14.6) sim_rate=39643 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (264545,44327), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 309327  inst.: 7714282 (ipc=14.6) sim_rate=39560 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:52:38 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(232,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (265490,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 311327  inst.: 7742342 (ipc=14.6) sim_rate=39501 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:52:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (268947,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (268968,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 313327  inst.: 7764560 (ipc=14.6) sim_rate=39414 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (269693,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (269817,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (270285,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (270865,44327), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (270927,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 315827  inst.: 7794595 (ipc=14.6) sim_rate=39366 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (271761,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (271878,44327), 4 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(240,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 318327  inst.: 7823755 (ipc=14.5) sim_rate=39315 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (275106,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (275299,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (275638,44327), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 320327  inst.: 7850194 (ipc=14.5) sim_rate=39250 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (276889,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (276959,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 322827  inst.: 7880305 (ipc=14.5) sim_rate=39205 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (279565,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (280425,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (280540,44327), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 325327  inst.: 7906743 (ipc=14.5) sim_rate=39142 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:52:45 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(247,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (281974,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (282355,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (282385,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (282551,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (282800,44327), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 327827  inst.: 7935906 (ipc=14.4) sim_rate=39093 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:52:46 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (283765,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (284279,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (284533,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (285436,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (285500,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (286004,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (286433,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (286466,44327), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 330827  inst.: 7967921 (ipc=14.4) sim_rate=39058 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (286520,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (286535,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (287688,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (288212,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (288354,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (288911,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (289237,44327), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (289319,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (289518,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (289630,44327), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 334327  inst.: 7999309 (ipc=14.3) sim_rate=39021 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (290172,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(253,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (292258,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (292936,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (292966,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (292974,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (293457,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (294735,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (294764,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 339327  inst.: 8031614 (ipc=14.2) sim_rate=38988 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (295049,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (296227,44327), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (297721,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (297926,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (298059,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (299118,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (299394,44327), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (302052,44327), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 302053
gpu_sim_insn = 4202513
gpu_ipc =      13.9132
gpu_tot_sim_cycle = 346380
gpu_tot_sim_insn = 8045408
gpu_tot_ipc =      23.2271
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 613653
gpu_stall_icnt2sh    = 1713788
gpu_total_sim_rate=39055

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480700
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 35253, Miss = 28566, Miss_rate = 0.810, Pending_hits = 2140, Reservation_fails = 244837
	L1D_cache_core[1]: Access = 40693, Miss = 32977, Miss_rate = 0.810, Pending_hits = 2269, Reservation_fails = 265816
	L1D_cache_core[2]: Access = 40266, Miss = 32652, Miss_rate = 0.811, Pending_hits = 2401, Reservation_fails = 264561
	L1D_cache_core[3]: Access = 37078, Miss = 30179, Miss_rate = 0.814, Pending_hits = 2208, Reservation_fails = 257416
	L1D_cache_core[4]: Access = 36893, Miss = 30273, Miss_rate = 0.821, Pending_hits = 2245, Reservation_fails = 258354
	L1D_cache_core[5]: Access = 38052, Miss = 31184, Miss_rate = 0.820, Pending_hits = 2299, Reservation_fails = 254362
	L1D_cache_core[6]: Access = 35424, Miss = 28896, Miss_rate = 0.816, Pending_hits = 2136, Reservation_fails = 246457
	L1D_cache_core[7]: Access = 37293, Miss = 30085, Miss_rate = 0.807, Pending_hits = 2161, Reservation_fails = 254621
	L1D_cache_core[8]: Access = 37505, Miss = 30333, Miss_rate = 0.809, Pending_hits = 2226, Reservation_fails = 251000
	L1D_cache_core[9]: Access = 36590, Miss = 29777, Miss_rate = 0.814, Pending_hits = 2189, Reservation_fails = 255729
	L1D_cache_core[10]: Access = 35395, Miss = 28292, Miss_rate = 0.799, Pending_hits = 2115, Reservation_fails = 241492
	L1D_cache_core[11]: Access = 39750, Miss = 32414, Miss_rate = 0.815, Pending_hits = 2279, Reservation_fails = 260710
	L1D_cache_core[12]: Access = 37139, Miss = 29965, Miss_rate = 0.807, Pending_hits = 2167, Reservation_fails = 255011
	L1D_cache_core[13]: Access = 38093, Miss = 30972, Miss_rate = 0.813, Pending_hits = 2270, Reservation_fails = 256528
	L1D_cache_core[14]: Access = 36565, Miss = 29633, Miss_rate = 0.810, Pending_hits = 2076, Reservation_fails = 252765
	L1D_total_cache_accesses = 561989
	L1D_total_cache_misses = 456198
	L1D_total_cache_miss_rate = 0.8118
	L1D_total_cache_pending_hits = 33181
	L1D_total_cache_reservation_fails = 3819659
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 76055
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2396215
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75575
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1563
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1423444
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479699
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1630, 1221, 1646, 1327, 1135, 1344, 1202, 1464, 1277, 1576, 1006, 1492, 1118, 1768, 1260, 1355, 1178, 1161, 1320, 1540, 1555, 1234, 1518, 1353, 1252, 1191, 1713, 1034, 1230, 1017, 1191, 1435, 1090, 796, 1170, 662, 1185, 1338, 849, 933, 651, 1028, 791, 623, 1269, 798, 735, 595, 
gpgpu_n_tot_thrd_icount = 28448704
gpgpu_n_tot_w_icount = 889022
gpgpu_n_stall_shd_mem = 4170361
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 227483
gpgpu_n_mem_write_global = 230379
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 946732
gpgpu_n_store_insn = 343820
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919075
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4166950
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6698867	W0_Idle:726535	W0_Scoreboard:1377104	W1:252403	W2:111287	W3:69297	W4:44565	W5:33188	W6:28023	W7:25693	W8:22205	W9:19164	W10:18698	W11:17211	W12:14863	W13:13483	W14:11522	W15:9508	W16:7667	W17:6748	W18:5938	W19:5092	W20:4903	W21:3828	W22:2722	W23:2334	W24:1971	W25:1133	W26:1029	W27:430	W28:342	W29:93	W30:82	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1819864 {8:227483,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9224632 {40:230255,72:38,136:86,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30937688 {136:227483,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843032 {8:230379,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 278 
maxdqlatency = 0 
maxmflatency = 1073 
averagemflatency = 387 
max_icnt2mem_latency = 804 
max_icnt2sh_latency = 346286 
mrq_lat_table:19408 	1601 	582 	1720 	1965 	352 	107 	47 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62361 	321571 	73943 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22215 	10275 	32392 	157464 	102498 	131274 	1819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20328 	98547 	100316 	8225 	82 	0 	0 	2 	9 	35 	912 	9245 	18989 	44221 	98674 	58292 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	625 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        22        22        14        32        31        23        25        25        25        27        22        29        26        31        18 
dram[1]:        27        31        25        20        22        20        22        23        21        26        20        22        28        23        16        21 
dram[2]:        27        26        20        18        31        26        32        32        22        24        26        24        22        22        17        16 
dram[3]:        24        20        24        20        42        36        25        19        30        18        24        23        27        20        28        12 
dram[4]:        32        31        23        18        21        16        20        18        32        26        22        22        33        23        34        29 
dram[5]:        34        22        30        24        22        22        18        25        24        16        22        22        25        22        19        19 
maximum service time to same row:
dram[0]:     42663     44249     27329     43752     48928     40853     39107     39525     64770     52869     40415     34518     70794     51190     77772     72430 
dram[1]:     48215     32802     27612     31862     42847     44118     36412     42463     42274     70296     58760     65991     54957     38639     50062     58271 
dram[2]:     34378     39905     65591     41975     26110     35344     25772     38978     39856     41188     46075     81549     52956     50927     57578     85340 
dram[3]:     47334     28595     24244     29944     44519     38956     32918     55052     35416     31534     49362     45444     70544     47496     35273     18535 
dram[4]:     44770     39719     30515     14611     20743     53678     44615     37315     40066     31552     55909     71931     66025     31084     44386     47635 
dram[5]:     47309     24231     51579     33431     34691     25789     56992     35535     31231     23542     42322     41625     35302     46695     44407     72749 
average row accesses per activate:
dram[0]:  4.634615  3.533333  4.012821  3.191489  5.346154  4.822581  3.116071  2.991228  3.931507  4.012048  4.298245  4.189655  6.360000  4.256410 10.533334  6.538462 
dram[1]:  4.235294  4.027397  4.227848  3.362637  2.496599  2.862903  3.212963  3.083333  3.256637  3.459184  3.802817  3.470588  4.307693  3.804348  5.457143  4.634146 
dram[2]:  4.281250  4.317461  3.400000  3.469136  4.264706  4.119403  4.283784  4.619718  3.431579  2.883333  4.272727  4.230769  4.473684  4.295455  6.370370  6.708333 
dram[3]:  3.306818  3.204301  3.712329  4.072464  4.582089  3.817073  4.276316  4.133333  3.229358  3.016667  3.571429  3.736842  4.350000  4.578948  6.629630  3.863636 
dram[4]:  4.491803  3.488636  3.590361  3.296296  3.734177  3.894737  3.371428  3.907895  4.320000  4.527778  4.084746  4.404255  5.387097  3.886364  6.241379  7.227273 
dram[5]:  3.353658  2.788136  3.160000  2.900000  4.369863  3.431373  3.651685  3.933333  3.514852  2.849624  3.774194  3.862069  4.600000  4.375000  5.090909  4.119048 
average row locality = 25785/6791 = 3.796937
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       181       192       224       223       221       230       272       257       229       249       199       199       158       164       158       169 
dram[1]:       205       215       227       223       263       264       264       275       267       257       215       200       165       169       191       188 
dram[2]:       196       195       215       206       219       214       240       248       252       266       200       196       170       182       171       160 
dram[3]:       203       210       205       214       216       229       245       238       268       277       202       189       164       169       179       168 
dram[4]:       205       220       214       207       225       221       261       227       248       250       206       179       167       165       181       159 
dram[5]:       207       235       233       248       230       254       243       269       269       279       203       190       160       171       168       173 
total reads: 20486
bank skew: 279/158 = 1.77
chip skew: 3588/3325 = 1.08
number of total write accesses:
dram[0]:        60        73        89        77        57        69        77        84        58        84        46        44         1         2         0         1 
dram[1]:        83        79       107        83       104        91        83        95       101        82        55        36         3         6         0         2 
dram[2]:        78        77        74        75        71        62        77        80        74        80        35        24         0         7         1         1 
dram[3]:        88        88        66        67        91        84        80        72        84        85        23        24        10         5         0         2 
dram[4]:        69        87        84        60        70        75        93        70        76        76        35        28         0         6         0         0 
dram[5]:        68        94        83       100        89        96        82        85        86       100        31        34         1         4         0         0 
total reads: 5299
min_bank_accesses = 0!
chip skew: 1010/816 = 1.24
average mf latency per bank:
dram[0]:       4065      3860      3595      3682      3800      3580      3035      3050      3641      3286      8844      9287     15923     15694     19133     18086
dram[1]:       3612      3719      3385      3827      3104      3339      3348      3074      3010      3320      8291     10008     15713     15883     16352     16860
dram[2]:       3815      3843      3729      3742      3638      3784      3369      3135      3456      3180      9448     10567     15801     13977     17777     18690
dram[3]:       3687      3521      4100      3928      3429      3285      3460      3375      3182      2960     10079     10793     15178     15308     17488     18245
dram[4]:       5023      3455      4749      4109      4984      3608      4161      3533      4422      3267     60576     11282     21191     15692     23175     19544
dram[5]:       3862      3318      3558      3313      3372      3210      3193      3150      3036      2925      9883     10295     16352     15499     18050     17843
maximum mf latency per bank:
dram[0]:        850       922       844       839       826       851       864       792       781       912       888       857       888       784       901       891
dram[1]:        906       875       851       841       840       928       805       819       914       868       791       862       856       895       804       930
dram[2]:        993       740       817       800       882       785       853       858       810       831       864       820       886      1073       827       890
dram[3]:        981       806       840       797       790       771       845       889       843       874       844       845       877       806       848       838
dram[4]:       1003       785       946       796      1013       865       997       831       976       847      1034       861      1016       896       977       909
dram[5]:        793       795       898       868       883       819       811       894       792       792       864       857       857       800       879       927

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=447499 n_act=1015 n_pre=999 n_req=4147 n_rd=6650 n_write=1055 bw_util=0.0337
n_activity=66505 dram_eff=0.2317
bk0: 362a 454294i bk1: 384a 453621i bk2: 448a 452947i bk3: 446a 452660i bk4: 442a 453910i bk5: 460a 453503i bk6: 544a 451889i bk7: 514a 451234i bk8: 458a 452853i bk9: 498a 452685i bk10: 398a 453965i bk11: 398a 453880i bk12: 316a 455495i bk13: 328a 455095i bk14: 316a 455831i bk15: 338a 455578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0517806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=446086 n_act=1321 n_pre=1305 n_req=4598 n_rd=7176 n_write=1330 bw_util=0.03721
n_activity=78077 dram_eff=0.2179
bk0: 410a 453699i bk1: 430a 453467i bk2: 454a 452847i bk3: 446a 453084i bk4: 526a 451088i bk5: 528a 451664i bk6: 528a 451902i bk7: 550a 451524i bk8: 534a 451594i bk9: 514a 452445i bk10: 430a 453469i bk11: 400a 453701i bk12: 330a 455125i bk13: 338a 454885i bk14: 382a 455206i bk15: 376a 455085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0449042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=447476 n_act=1028 n_pre=1012 n_req=4146 n_rd=6660 n_write=1042 bw_util=0.03369
n_activity=65378 dram_eff=0.2356
bk0: 392a 453809i bk1: 390a 453867i bk2: 430a 452881i bk3: 412a 453059i bk4: 438a 453658i bk5: 428a 453498i bk6: 480a 452695i bk7: 496a 452856i bk8: 504a 452601i bk9: 532a 451250i bk10: 400a 454058i bk11: 392a 454369i bk12: 340a 455007i bk13: 364a 454657i bk14: 342a 455239i bk15: 320a 455490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0616489
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=447120 n_act=1121 n_pre=1105 n_req=4245 n_rd=6752 n_write=1120 bw_util=0.03443
n_activity=70493 dram_eff=0.2233
bk0: 406a 452988i bk1: 420a 452778i bk2: 410a 453631i bk3: 428a 453586i bk4: 432a 453294i bk5: 458a 452890i bk6: 490a 452867i bk7: 476a 453216i bk8: 536a 452130i bk9: 554a 451775i bk10: 404a 454128i bk11: 378a 454348i bk12: 328a 455113i bk13: 338a 455237i bk14: 358a 455692i bk15: 336a 455345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0363896
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=447455 n_act=1028 n_pre=1012 n_req=4164 n_rd=6670 n_write=1053 bw_util=0.03378
n_activity=69451 dram_eff=0.2224
bk0: 410a 454099i bk1: 440a 452980i bk2: 428a 453263i bk3: 414a 453447i bk4: 450a 453396i bk5: 442a 453151i bk6: 522a 452125i bk7: 454a 452974i bk8: 496a 452937i bk9: 500a 453015i bk10: 412a 454130i bk11: 358a 454449i bk12: 334a 455220i bk13: 330a 454825i bk14: 362a 455369i bk15: 318a 455648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0500986
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=457218 n_nop=446355 n_act=1278 n_pre=1262 n_req=4485 n_rd=7064 n_write=1259 bw_util=0.03641
n_activity=76622 dram_eff=0.2172
bk0: 414a 453480i bk1: 470a 452106i bk2: 466a 452539i bk3: 496a 451812i bk4: 460a 452937i bk5: 508a 452045i bk6: 486a 452562i bk7: 538a 452295i bk8: 538a 452346i bk9: 558a 451157i bk10: 406a 454134i bk11: 380a 454218i bk12: 320a 455241i bk13: 342a 455238i bk14: 336a 455525i bk15: 346a 455384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0426383

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35659, Miss = 1642, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 337
L2_cache_bank[1]: Access = 36067, Miss = 1683, Miss_rate = 0.047, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[2]: Access = 35991, Miss = 1797, Miss_rate = 0.050, Pending_hits = 16, Reservation_fails = 115
L2_cache_bank[3]: Access = 36701, Miss = 1791, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 35606, Miss = 1663, Miss_rate = 0.047, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[5]: Access = 35944, Miss = 1667, Miss_rate = 0.046, Pending_hits = 5, Reservation_fails = 231
L2_cache_bank[6]: Access = 36233, Miss = 1682, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 36158, Miss = 1694, Miss_rate = 0.047, Pending_hits = 2, Reservation_fails = 1
L2_cache_bank[8]: Access = 60112, Miss = 1707, Miss_rate = 0.028, Pending_hits = 7, Reservation_fails = 88
L2_cache_bank[9]: Access = 36424, Miss = 1628, Miss_rate = 0.045, Pending_hits = 12, Reservation_fails = 122
L2_cache_bank[10]: Access = 36619, Miss = 1713, Miss_rate = 0.047, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 36423, Miss = 1819, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 457937
L2_total_cache_misses = 20486
L2_total_cache_miss_rate = 0.0447
L2_total_cache_pending_hits = 110
L2_total_cache_reservation_fails = 894
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 551
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1368139
icnt_total_pkts_simt_to_mem=688612
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 69.2483
	minimum = 6
	maximum = 692
Network latency average = 39.2213
	minimum = 6
	maximum = 549
Slowest packet = 59474
Flit latency average = 29.6206
	minimum = 6
	maximum = 548
Slowest flit = 1210493
Fragmentation average = 0.0910771
	minimum = 0
	maximum = 356
Injected packet rate average = 0.105318
	minimum = 0.085965 (at node 10)
	maximum = 0.177452 (at node 23)
Accepted packet rate average = 0.105318
	minimum = 0.085965 (at node 10)
	maximum = 0.177452 (at node 23)
Injected flit rate average = 0.237401
	minimum = 0.128948 (at node 10)
	maximum = 0.415768 (at node 23)
Accepted flit rate average= 0.237401
	minimum = 0.164196 (at node 19)
	maximum = 0.305539 (at node 11)
Injected packet length average = 2.25415
Accepted packet length average = 2.25415
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.4517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 258 (5 samples)
Network latency average = 20.0325 (5 samples)
	minimum = 6 (5 samples)
	maximum = 199.8 (5 samples)
Flit latency average = 16.0554 (5 samples)
	minimum = 6 (5 samples)
	maximum = 197.2 (5 samples)
Fragmentation average = 0.0283486 (5 samples)
	minimum = 0 (5 samples)
	maximum = 111.6 (5 samples)
Injected packet rate average = 0.0429407 (5 samples)
	minimum = 0.0290911 (5 samples)
	maximum = 0.100484 (5 samples)
Accepted packet rate average = 0.0429407 (5 samples)
	minimum = 0.0290911 (5 samples)
	maximum = 0.100484 (5 samples)
Injected flit rate average = 0.0956417 (5 samples)
	minimum = 0.0434001 (5 samples)
	maximum = 0.198037 (5 samples)
Accepted flit rate average = 0.0956417 (5 samples)
	minimum = 0.059487 (5 samples)
	maximum = 0.18788 (5 samples)
Injected packet size average = 2.2273 (5 samples)
Accepted packet size average = 2.2273 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 26 sec (206 sec)
gpgpu_simulation_rate = 39055 (inst/sec)
gpgpu_simulation_rate = 1681 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,346380)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,346380)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,346380)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,346380)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,346380)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,346380)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,346380)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(44,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(46,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(70,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(67,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 346880  inst.: 8382358 (ipc=673.9) sim_rate=40299 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:52:51 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(35,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 347880  inst.: 8472671 (ipc=284.8) sim_rate=40539 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 349380  inst.: 8502491 (ipc=152.4) sim_rate=40488 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: cycles simulated: 350880  inst.: 8516946 (ipc=104.8) sim_rate=40364 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:52:54 2019
GPGPU-Sim uArch: cycles simulated: 352380  inst.: 8540363 (ipc=82.5) sim_rate=40284 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:52:55 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(6,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 353880  inst.: 8559650 (ipc=68.6) sim_rate=40186 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 355380  inst.: 8577597 (ipc=59.1) sim_rate=40082 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 356880  inst.: 8599801 (ipc=52.8) sim_rate=39999 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: cycles simulated: 357880  inst.: 8613168 (ipc=49.4) sim_rate=39875 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 359880  inst.: 8637000 (ipc=43.8) sim_rate=39801 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:53:00 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(19,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 361380  inst.: 8658461 (ipc=40.9) sim_rate=39717 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 362880  inst.: 8678542 (ipc=38.4) sim_rate=39628 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: cycles simulated: 364380  inst.: 8698226 (ipc=36.3) sim_rate=39537 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: cycles simulated: 365380  inst.: 8711470 (ipc=35.1) sim_rate=39418 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: cycles simulated: 367380  inst.: 8738033 (ipc=33.0) sim_rate=39360 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:53:05 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(36,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 368380  inst.: 8751461 (ipc=32.1) sim_rate=39244 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: cycles simulated: 369880  inst.: 8768744 (ipc=30.8) sim_rate=39146 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:53:07 2019
GPGPU-Sim uArch: cycles simulated: 371880  inst.: 8791854 (ipc=29.3) sim_rate=39074 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: cycles simulated: 373380  inst.: 8808398 (ipc=28.3) sim_rate=38975 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: cycles simulated: 374880  inst.: 8827622 (ipc=27.4) sim_rate=38888 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 376380  inst.: 8843313 (ipc=26.6) sim_rate=38786 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:53:11 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(29,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 377880  inst.: 8860706 (ipc=25.9) sim_rate=38693 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: cycles simulated: 379380  inst.: 8876434 (ipc=25.2) sim_rate=38593 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: cycles simulated: 380880  inst.: 8895337 (ipc=24.6) sim_rate=38507 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: cycles simulated: 382380  inst.: 8911212 (ipc=24.1) sim_rate=38410 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:53:15 2019
GPGPU-Sim uArch: cycles simulated: 383880  inst.: 8930016 (ipc=23.6) sim_rate=38326 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:53:16 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 385380  inst.: 8946635 (ipc=23.1) sim_rate=38233 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: cycles simulated: 386880  inst.: 8964048 (ipc=22.7) sim_rate=38144 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 388380  inst.: 8982272 (ipc=22.3) sim_rate=38060 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 389380  inst.: 8994817 (ipc=22.1) sim_rate=37952 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: cycles simulated: 390880  inst.: 9011021 (ipc=21.7) sim_rate=37861 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:53:21 2019
GPGPU-Sim uArch: cycles simulated: 392380  inst.: 9030455 (ipc=21.4) sim_rate=37784 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:53:22 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(6,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 393880  inst.: 9048684 (ipc=21.1) sim_rate=37702 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: cycles simulated: 395380  inst.: 9068056 (ipc=20.9) sim_rate=37626 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: cycles simulated: 396880  inst.: 9088119 (ipc=20.6) sim_rate=37554 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: cycles simulated: 398380  inst.: 9107483 (ipc=20.4) sim_rate=37479 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: cycles simulated: 399880  inst.: 9128012 (ipc=20.2) sim_rate=37409 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:53:27 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(41,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 401380  inst.: 9144327 (ipc=20.0) sim_rate=37323 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: cycles simulated: 402880  inst.: 9164613 (ipc=19.8) sim_rate=37254 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: cycles simulated: 404380  inst.: 9184754 (ipc=19.6) sim_rate=37185 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: cycles simulated: 405380  inst.: 9198307 (ipc=19.5) sim_rate=37089 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:53:31 2019
GPGPU-Sim uArch: cycles simulated: 406880  inst.: 9216930 (ipc=19.4) sim_rate=37015 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:53:32 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(10,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 408380  inst.: 9237097 (ipc=19.2) sim_rate=36948 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:53:33 2019
GPGPU-Sim uArch: cycles simulated: 410380  inst.: 9264674 (ipc=19.1) sim_rate=36911 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:53:34 2019
GPGPU-Sim uArch: cycles simulated: 411880  inst.: 9285374 (ipc=18.9) sim_rate=36846 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:53:35 2019
GPGPU-Sim uArch: cycles simulated: 413380  inst.: 9305662 (ipc=18.8) sim_rate=36781 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: cycles simulated: 414880  inst.: 9328799 (ipc=18.7) sim_rate=36727 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:53:37 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(35,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 416380  inst.: 9343772 (ipc=18.5) sim_rate=36642 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 417880  inst.: 9363284 (ipc=18.4) sim_rate=36575 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: cycles simulated: 419380  inst.: 9382934 (ipc=18.3) sim_rate=36509 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:53:40 2019
GPGPU-Sim uArch: cycles simulated: 420880  inst.: 9403806 (ipc=18.2) sim_rate=36448 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:53:41 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(50,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 422880  inst.: 9427117 (ipc=18.1) sim_rate=36398 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: cycles simulated: 424380  inst.: 9445099 (ipc=17.9) sim_rate=36327 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: cycles simulated: 425880  inst.: 9464177 (ipc=17.8) sim_rate=36261 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 427380  inst.: 9485454 (ipc=17.8) sim_rate=36204 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: cycles simulated: 428880  inst.: 9505461 (ipc=17.7) sim_rate=36142 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:53:46 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(75,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 430880  inst.: 9531514 (ipc=17.6) sim_rate=36104 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:53:47 2019
GPGPU-Sim uArch: cycles simulated: 432380  inst.: 9550622 (ipc=17.5) sim_rate=36040 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: cycles simulated: 433880  inst.: 9567107 (ipc=17.4) sim_rate=35966 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 435380  inst.: 9583668 (ipc=17.3) sim_rate=35893 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 436880  inst.: 9600631 (ipc=17.2) sim_rate=35823 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:53:51 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(81,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 438880  inst.: 9622750 (ipc=17.1) sim_rate=35772 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: cycles simulated: 440380  inst.: 9639922 (ipc=17.0) sim_rate=35703 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 441880  inst.: 9656701 (ipc=16.9) sim_rate=35633 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: cycles simulated: 443880  inst.: 9682606 (ipc=16.8) sim_rate=35597 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:53:55 2019
GPGPU-Sim uArch: cycles simulated: 445380  inst.: 9698447 (ipc=16.7) sim_rate=35525 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:53:56 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(9,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 446880  inst.: 9717275 (ipc=16.6) sim_rate=35464 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: cycles simulated: 448880  inst.: 9745088 (ipc=16.6) sim_rate=35436 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 450380  inst.: 9766138 (ipc=16.5) sim_rate=35384 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: cycles simulated: 451880  inst.: 9782565 (ipc=16.5) sim_rate=35316 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (105995,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(105996,346380)
GPGPU-Sim uArch: cycles simulated: 453380  inst.: 9805512 (ipc=16.4) sim_rate=35271 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:54:01 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(43,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 455380  inst.: 9832400 (ipc=16.4) sim_rate=35241 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: cycles simulated: 456880  inst.: 9854602 (ipc=16.4) sim_rate=35195 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: cycles simulated: 458880  inst.: 9879618 (ipc=16.3) sim_rate=35158 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (113056,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(113057,346380)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113829,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(113830,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113895,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(113896,346380)
GPGPU-Sim uArch: cycles simulated: 460380  inst.: 9903992 (ipc=16.3) sim_rate=35120 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:54:05 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(28,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 461880  inst.: 9921367 (ipc=16.2) sim_rate=35057 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: cycles simulated: 463380  inst.: 9946844 (ipc=16.3) sim_rate=35024 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (117478,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(117479,346380)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (117820,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(117821,346380)
GPGPU-Sim uArch: cycles simulated: 464880  inst.: 9968595 (ipc=16.2) sim_rate=34977 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: cycles simulated: 466380  inst.: 9989600 (ipc=16.2) sim_rate=34928 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (120568,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(120569,346380)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(65,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 468380  inst.: 10021936 (ipc=16.2) sim_rate=34919 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (122241,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(122242,346380)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (122573,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(122574,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123185,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(123186,346380)
GPGPU-Sim uArch: cycles simulated: 469880  inst.: 10046072 (ipc=16.2) sim_rate=34882 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124207,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(124208,346380)
GPGPU-Sim uArch: cycles simulated: 471380  inst.: 10066745 (ipc=16.2) sim_rate=34833 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125344,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(125345,346380)
GPGPU-Sim uArch: cycles simulated: 472380  inst.: 10085100 (ipc=16.2) sim_rate=34776 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:54:13 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(85,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (127102,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(127103,346380)
GPGPU-Sim uArch: cycles simulated: 473880  inst.: 10109815 (ipc=16.2) sim_rate=34741 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: cycles simulated: 475380  inst.: 10130551 (ipc=16.2) sim_rate=34693 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129276,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(129277,346380)
GPGPU-Sim uArch: cycles simulated: 476880  inst.: 10152971 (ipc=16.1) sim_rate=34651 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (132110,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(132111,346380)
GPGPU-Sim uArch: cycles simulated: 478880  inst.: 10181833 (ipc=16.1) sim_rate=34632 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:54:17 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(24,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 480380  inst.: 10200344 (ipc=16.1) sim_rate=34577 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: cycles simulated: 482380  inst.: 10226579 (ipc=16.0) sim_rate=34549 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: cycles simulated: 483880  inst.: 10243455 (ipc=16.0) sim_rate=34489 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: cycles simulated: 485880  inst.: 10271081 (ipc=16.0) sim_rate=34466 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 487380  inst.: 10289244 (ipc=15.9) sim_rate=34412 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:54:22 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(88,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 489380  inst.: 10317017 (ipc=15.9) sim_rate=34390 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: cycles simulated: 490880  inst.: 10337009 (ipc=15.9) sim_rate=34342 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 492880  inst.: 10362176 (ipc=15.8) sim_rate=34311 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:54:25 2019
GPGPU-Sim uArch: cycles simulated: 494380  inst.: 10380012 (ipc=15.8) sim_rate=34257 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:54:26 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(95,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (149696,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(149697,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (149999,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(150000,346380)
GPGPU-Sim uArch: cycles simulated: 496380  inst.: 10409049 (ipc=15.8) sim_rate=34240 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150524,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150525,346380)
GPGPU-Sim uArch: cycles simulated: 497880  inst.: 10431687 (ipc=15.8) sim_rate=34202 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (152794,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(152795,346380)
GPGPU-Sim uArch: cycles simulated: 499380  inst.: 10457200 (ipc=15.8) sim_rate=34173 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (153323,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(153324,346380)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153965,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(153966,346380)
GPGPU-Sim uArch: cycles simulated: 500880  inst.: 10480840 (ipc=15.8) sim_rate=34139 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:54:30 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(108,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (154849,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(154850,346380)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (155059,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(155060,346380)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (155889,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(155890,346380)
GPGPU-Sim uArch: cycles simulated: 502380  inst.: 10503398 (ipc=15.8) sim_rate=34101 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (156316,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(156317,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (156552,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(156553,346380)
GPGPU-Sim uArch: cycles simulated: 503880  inst.: 10532273 (ipc=15.8) sim_rate=34085 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158630,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(158631,346380)
GPGPU-Sim uArch: cycles simulated: 505380  inst.: 10560789 (ipc=15.8) sim_rate=34067 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159295,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(159296,346380)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(117,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 506880  inst.: 10581148 (ipc=15.8) sim_rate=34022 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (161159,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(161160,346380)
GPGPU-Sim uArch: cycles simulated: 508380  inst.: 10605534 (ipc=15.8) sim_rate=33992 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: cycles simulated: 509880  inst.: 10624384 (ipc=15.8) sim_rate=33943 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: cycles simulated: 511380  inst.: 10643475 (ipc=15.7) sim_rate=33896 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (166570,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(166571,346380)
GPGPU-Sim uArch: cycles simulated: 513380  inst.: 10666128 (ipc=15.7) sim_rate=33860 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:54:38 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(78,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (167671,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(167672,346380)
GPGPU-Sim uArch: cycles simulated: 514880  inst.: 10687996 (ipc=15.7) sim_rate=33822 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (169918,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(169919,346380)
GPGPU-Sim uArch: cycles simulated: 516380  inst.: 10708003 (ipc=15.7) sim_rate=33779 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: cycles simulated: 517880  inst.: 10730334 (ipc=15.7) sim_rate=33743 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:54:41 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (172280,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(172281,346380)
GPGPU-Sim uArch: cycles simulated: 519380  inst.: 10755539 (ipc=15.7) sim_rate=33716 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (173106,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(173107,346380)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(115,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (174442,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(174443,346380)
GPGPU-Sim uArch: cycles simulated: 520880  inst.: 10778238 (ipc=15.7) sim_rate=33681 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (175050,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(175051,346380)
GPGPU-Sim uArch: cycles simulated: 522380  inst.: 10799480 (ipc=15.6) sim_rate=33643 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 523880  inst.: 10820471 (ipc=15.6) sim_rate=33603 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (178143,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(178144,346380)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (178289,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(178290,346380)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (178370,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(178371,346380)
GPGPU-Sim uArch: cycles simulated: 525380  inst.: 10847389 (ipc=15.7) sim_rate=33583 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:54:46 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (179205,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(179206,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (179542,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(179543,346380)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(128,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 526880  inst.: 10875635 (ipc=15.7) sim_rate=33566 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 528380  inst.: 10897004 (ipc=15.7) sim_rate=33529 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (182657,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(182658,346380)
GPGPU-Sim uArch: cycles simulated: 529880  inst.: 10916822 (ipc=15.6) sim_rate=33487 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (183906,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(183907,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (184872,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(184873,346380)
GPGPU-Sim uArch: cycles simulated: 531380  inst.: 10939564 (ipc=15.6) sim_rate=33454 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 532880  inst.: 10960394 (ipc=15.6) sim_rate=33415 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:54:51 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(131,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 534380  inst.: 10981854 (ipc=15.6) sim_rate=33379 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 535880  inst.: 10997346 (ipc=15.6) sim_rate=33325 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (190320,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(190321,346380)
GPGPU-Sim uArch: cycles simulated: 537380  inst.: 11018696 (ipc=15.6) sim_rate=33289 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 538880  inst.: 11039383 (ipc=15.6) sim_rate=33251 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (192845,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(192846,346380)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(60,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 540380  inst.: 11060297 (ipc=15.5) sim_rate=33214 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (194155,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(194156,346380)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (194474,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(194475,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (195263,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(195264,346380)
GPGPU-Sim uArch: cycles simulated: 541880  inst.: 11086675 (ipc=15.6) sim_rate=33193 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (195841,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(195842,346380)
GPGPU-Sim uArch: cycles simulated: 543380  inst.: 11109544 (ipc=15.6) sim_rate=33162 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 544880  inst.: 11135004 (ipc=15.6) sim_rate=33139 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:54:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (199553,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(199554,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (199706,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(199707,346380)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(140,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 546380  inst.: 11156956 (ipc=15.6) sim_rate=33106 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: cycles simulated: 547880  inst.: 11179910 (ipc=15.6) sim_rate=33076 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (202450,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(202451,346380)
GPGPU-Sim uArch: cycles simulated: 549380  inst.: 11208152 (ipc=15.6) sim_rate=33062 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (203476,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(203477,346380)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (204156,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(204157,346380)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (204416,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(204417,346380)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (204436,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(204437,346380)
GPGPU-Sim uArch: cycles simulated: 550880  inst.: 11236125 (ipc=15.6) sim_rate=33047 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:55:03 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(142,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 552380  inst.: 11259827 (ipc=15.6) sim_rate=33020 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: cycles simulated: 553380  inst.: 11273455 (ipc=15.6) sim_rate=32963 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (207450,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(207451,346380)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (208301,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(208302,346380)
GPGPU-Sim uArch: cycles simulated: 554880  inst.: 11299733 (ipc=15.6) sim_rate=32943 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 556380  inst.: 11320211 (ipc=15.6) sim_rate=32907 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: cycles simulated: 557880  inst.: 11341847 (ipc=15.6) sim_rate=32874 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:55:08 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(148,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 559880  inst.: 11366941 (ipc=15.6) sim_rate=32852 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 561380  inst.: 11388173 (ipc=15.5) sim_rate=32818 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 562880  inst.: 11407051 (ipc=15.5) sim_rate=32778 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (217659,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(217660,346380)
GPGPU-Sim uArch: cycles simulated: 564380  inst.: 11431004 (ipc=15.5) sim_rate=32753 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:55:12 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(94,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 565880  inst.: 11454970 (ipc=15.5) sim_rate=32728 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (221332,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(221333,346380)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (221438,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(221439,346380)
GPGPU-Sim uArch: cycles simulated: 567880  inst.: 11492139 (ipc=15.6) sim_rate=32741 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 569380  inst.: 11513764 (ipc=15.6) sim_rate=32709 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:55:15 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(81,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (224483,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(224484,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (224499,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(224500,346380)
GPGPU-Sim uArch: cycles simulated: 570880  inst.: 11536450 (ipc=15.6) sim_rate=32681 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 572380  inst.: 11562097 (ipc=15.6) sim_rate=32661 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (226648,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(226649,346380)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (226667,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(226668,346380)
GPGPU-Sim uArch: cycles simulated: 573880  inst.: 11588270 (ipc=15.6) sim_rate=32643 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (228728,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(228729,346380)
GPGPU-Sim uArch: cycles simulated: 575380  inst.: 11613978 (ipc=15.6) sim_rate=32623 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (229502,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(229503,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (229793,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(229794,346380)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(109,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 576880  inst.: 11638435 (ipc=15.6) sim_rate=32600 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (231129,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(231130,346380)
GPGPU-Sim uArch: cycles simulated: 578380  inst.: 11667263 (ipc=15.6) sim_rate=32590 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (233081,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(233082,346380)
GPGPU-Sim uArch: cycles simulated: 579880  inst.: 11688068 (ipc=15.6) sim_rate=32557 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (233608,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(233609,346380)
GPGPU-Sim uArch: cycles simulated: 581380  inst.: 11713905 (ipc=15.6) sim_rate=32538 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:55:23 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(96,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 583380  inst.: 11742639 (ipc=15.6) sim_rate=32528 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (238151,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(238152,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (238408,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(238409,346380)
GPGPU-Sim uArch: cycles simulated: 584880  inst.: 11763101 (ipc=15.6) sim_rate=32494 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (239950,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(239951,346380)
GPGPU-Sim uArch: cycles simulated: 586380  inst.: 11784582 (ipc=15.6) sim_rate=32464 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (240623,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(240624,346380)
GPGPU-Sim uArch: cycles simulated: 587880  inst.: 11811929 (ipc=15.6) sim_rate=32450 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:55:27 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(130,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 589380  inst.: 11829602 (ipc=15.6) sim_rate=32409 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 591380  inst.: 11860607 (ipc=15.6) sim_rate=32406 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (245305,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(245306,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (246415,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(246416,346380)
GPGPU-Sim uArch: cycles simulated: 592880  inst.: 11879986 (ipc=15.6) sim_rate=32370 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (247507,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(247508,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247852,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247853,346380)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (247959,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(247960,346380)
GPGPU-Sim uArch: cycles simulated: 594380  inst.: 11903641 (ipc=15.6) sim_rate=32346 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:55:31 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(156,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 595880  inst.: 11927428 (ipc=15.6) sim_rate=32323 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (249802,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(249803,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (250344,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(250345,346380)
GPGPU-Sim uArch: cycles simulated: 596880  inst.: 11944500 (ipc=15.6) sim_rate=32282 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (251040,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(251041,346380)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (251325,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(251326,346380)
GPGPU-Sim uArch: cycles simulated: 598380  inst.: 11970299 (ipc=15.6) sim_rate=32264 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (252074,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(252075,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (252199,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(252200,346380)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (253385,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(253386,346380)
GPGPU-Sim uArch: cycles simulated: 599880  inst.: 12000161 (ipc=15.6) sim_rate=32258 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:55:35 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(118,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 600880  inst.: 12012247 (ipc=15.6) sim_rate=32204 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 602380  inst.: 12031380 (ipc=15.6) sim_rate=32169 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (256114,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(256115,346380)
GPGPU-Sim uArch: cycles simulated: 603880  inst.: 12051479 (ipc=15.6) sim_rate=32137 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 605380  inst.: 12070056 (ipc=15.5) sim_rate=32101 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: cycles simulated: 606880  inst.: 12086910 (ipc=15.5) sim_rate=32060 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (260560,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(260561,346380)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(163,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 608880  inst.: 12109294 (ipc=15.5) sim_rate=32035 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: cycles simulated: 610380  inst.: 12130659 (ipc=15.5) sim_rate=32007 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (264700,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(264701,346380)
GPGPU-Sim uArch: cycles simulated: 611880  inst.: 12150210 (ipc=15.5) sim_rate=31974 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 613380  inst.: 12170928 (ipc=15.5) sim_rate=31944 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (267713,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(267714,346380)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (267928,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(267929,346380)
GPGPU-Sim uArch: cycles simulated: 614880  inst.: 12193902 (ipc=15.5) sim_rate=31921 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (268694,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(268695,346380)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (268815,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(268816,346380)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(171,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (268974,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(268975,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (269416,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(269417,346380)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (269516,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(269517,346380)
GPGPU-Sim uArch: cycles simulated: 616380  inst.: 12227338 (ipc=15.5) sim_rate=31925 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (271366,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(271367,346380)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (271434,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(271435,346380)
GPGPU-Sim uArch: cycles simulated: 617880  inst.: 12249868 (ipc=15.5) sim_rate=31900 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: cycles simulated: 619380  inst.: 12278542 (ipc=15.5) sim_rate=31892 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (273768,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(273769,346380)
GPGPU-Sim uArch: cycles simulated: 620380  inst.: 12295477 (ipc=15.5) sim_rate=31853 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:55:49 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(163,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 621880  inst.: 12315385 (ipc=15.5) sim_rate=31822 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 623380  inst.: 12333148 (ipc=15.5) sim_rate=31786 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (277902,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(277903,346380)
GPGPU-Sim uArch: cycles simulated: 625380  inst.: 12356463 (ipc=15.5) sim_rate=31764 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (279734,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(279735,346380)
GPGPU-Sim uArch: cycles simulated: 626880  inst.: 12375176 (ipc=15.4) sim_rate=31731 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 628380  inst.: 12390546 (ipc=15.4) sim_rate=31689 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:55:54 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(139,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 629880  inst.: 12410885 (ipc=15.4) sim_rate=31660 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (284076,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(284077,346380)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (284246,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(284247,346380)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (285168,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(285169,346380)
GPGPU-Sim uArch: cycles simulated: 631880  inst.: 12440810 (ipc=15.4) sim_rate=31656 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (285600,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(285601,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (286422,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(286423,346380)
GPGPU-Sim uArch: cycles simulated: 633380  inst.: 12464836 (ipc=15.4) sim_rate=31636 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (288201,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(288202,346380)
GPGPU-Sim uArch: cycles simulated: 634880  inst.: 12484681 (ipc=15.4) sim_rate=31606 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (288719,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(288720,346380)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(189,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (289710,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(289711,346380)
GPGPU-Sim uArch: cycles simulated: 636380  inst.: 12507829 (ipc=15.4) sim_rate=31585 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (290343,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(290344,346380)
GPGPU-Sim uArch: cycles simulated: 637880  inst.: 12526080 (ipc=15.4) sim_rate=31551 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 639380  inst.: 12544386 (ipc=15.4) sim_rate=31518 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 640380  inst.: 12556135 (ipc=15.3) sim_rate=31469 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (294305,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(294306,346380)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (294767,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(294768,346380)
GPGPU-Sim uArch: cycles simulated: 641880  inst.: 12575270 (ipc=15.3) sim_rate=31438 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(148,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296910,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(296911,346380)
GPGPU-Sim uArch: cycles simulated: 643380  inst.: 12594743 (ipc=15.3) sim_rate=31408 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (298088,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(298089,346380)
GPGPU-Sim uArch: cycles simulated: 644880  inst.: 12612490 (ipc=15.3) sim_rate=31374 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 646380  inst.: 12630361 (ipc=15.3) sim_rate=31340 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (300880,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(300881,346380)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (301338,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(301339,346380)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (301362,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(301363,346380)
GPGPU-Sim uArch: cycles simulated: 647880  inst.: 12651161 (ipc=15.3) sim_rate=31314 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (302440,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(302441,346380)
GPGPU-Sim uArch: cycles simulated: 649380  inst.: 12670831 (ipc=15.3) sim_rate=31286 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:56:08 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(152,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 650880  inst.: 12688106 (ipc=15.2) sim_rate=31251 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 652380  inst.: 12704792 (ipc=15.2) sim_rate=31215 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (306186,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(306187,346380)
GPGPU-Sim uArch: cycles simulated: 653880  inst.: 12722132 (ipc=15.2) sim_rate=31181 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (307864,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(307865,346380)
GPGPU-Sim uArch: cycles simulated: 655380  inst.: 12742429 (ipc=15.2) sim_rate=31155 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (309088,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(309089,346380)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (309698,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(309699,346380)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (310119,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(310120,346380)
GPGPU-Sim uArch: cycles simulated: 656880  inst.: 12761476 (ipc=15.2) sim_rate=31125 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (310749,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(310750,346380)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (310849,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(310850,346380)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(176,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (311998,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(311999,346380)
GPGPU-Sim uArch: cycles simulated: 658380  inst.: 12785668 (ipc=15.2) sim_rate=31108 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 659880  inst.: 12809383 (ipc=15.2) sim_rate=31090 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 660880  inst.: 12820388 (ipc=15.2) sim_rate=31042 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (315400,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(315401,346380)
GPGPU-Sim uArch: cycles simulated: 661880  inst.: 12831337 (ipc=15.2) sim_rate=30993 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (315522,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(315523,346380)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (315962,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(315963,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (316501,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(316502,346380)
GPGPU-Sim uArch: cycles simulated: 663380  inst.: 12852480 (ipc=15.2) sim_rate=30969 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (317722,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(317723,346380)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(193,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (318163,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(318164,346380)
GPGPU-Sim uArch: cycles simulated: 664880  inst.: 12878521 (ipc=15.2) sim_rate=30957 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (319334,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(319335,346380)
GPGPU-Sim uArch: cycles simulated: 666380  inst.: 12902795 (ipc=15.2) sim_rate=30941 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 667380  inst.: 12913793 (ipc=15.2) sim_rate=30894 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (321561,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(321562,346380)
GPGPU-Sim uArch: cycles simulated: 668880  inst.: 12931849 (ipc=15.2) sim_rate=30863 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (323741,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(323742,346380)
GPGPU-Sim uArch: cycles simulated: 670380  inst.: 12953018 (ipc=15.1) sim_rate=30840 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (324556,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(324557,346380)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(212,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 671880  inst.: 12973152 (ipc=15.1) sim_rate=30815 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (326001,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(326002,346380)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (326539,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(326540,346380)
GPGPU-Sim uArch: cycles simulated: 673380  inst.: 12995625 (ipc=15.1) sim_rate=30795 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (327374,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(327375,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (327880,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(327881,346380)
GPGPU-Sim uArch: cycles simulated: 674880  inst.: 13017034 (ipc=15.1) sim_rate=30773 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (329272,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(329273,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (329435,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(329436,346380)
GPGPU-Sim uArch: cycles simulated: 675880  inst.: 13033848 (ipc=15.1) sim_rate=30740 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (330681,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(330682,346380)
GPGPU-Sim uArch: cycles simulated: 677380  inst.: 13060736 (ipc=15.2) sim_rate=30731 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:56:28 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(208,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (331506,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(331507,346380)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (332319,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(332320,346380)
GPGPU-Sim uArch: cycles simulated: 678880  inst.: 13085522 (ipc=15.2) sim_rate=30717 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (333393,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(333394,346380)
GPGPU-Sim uArch: cycles simulated: 679880  inst.: 13103212 (ipc=15.2) sim_rate=30686 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 681380  inst.: 13121679 (ipc=15.2) sim_rate=30658 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (335081,346380), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(335082,346380)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (335226,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(335227,346380)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (335676,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(335677,346380)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (335748,346380), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(335749,346380)
GPGPU-Sim uArch: cycles simulated: 682880  inst.: 13149654 (ipc=15.2) sim_rate=30651 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(173,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 684380  inst.: 13172555 (ipc=15.2) sim_rate=30633 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (338090,346380), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(338091,346380)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (338465,346380), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(338466,346380)
GPGPU-Sim uArch: cycles simulated: 685380  inst.: 13191027 (ipc=15.2) sim_rate=30605 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (339155,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(339156,346380)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (340110,346380), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(340111,346380)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (340276,346380), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(340277,346380)
GPGPU-Sim uArch: cycles simulated: 686880  inst.: 13220027 (ipc=15.2) sim_rate=30601 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (341251,346380), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(341252,346380)
GPGPU-Sim uArch: cycles simulated: 688380  inst.: 13242132 (ipc=15.2) sim_rate=30582 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (342447,346380), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(342448,346380)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(231,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 689380  inst.: 13255107 (ipc=15.2) sim_rate=30541 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343151,346380), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343152,346380)
GPGPU-Sim uArch: cycles simulated: 690880  inst.: 13279280 (ipc=15.2) sim_rate=30527 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (344805,346380), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(344806,346380)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (345095,346380), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(345096,346380)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (345651,346380), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(345652,346380)
GPGPU-Sim uArch: cycles simulated: 692380  inst.: 13303081 (ipc=15.2) sim_rate=30511 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (346015,346380), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(346016,346380)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (346251,346380), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(346252,346380)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (346772,346380), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(346773,346380)
GPGPU-Sim uArch: cycles simulated: 693880  inst.: 13329333 (ipc=15.2) sim_rate=30501 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (347961,346380), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694880  inst.: 13343275 (ipc=15.2) sim_rate=30464 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(227,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (348979,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (348980,346380), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696380  inst.: 13363249 (ipc=15.2) sim_rate=30440 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (350562,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (350758,346380), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697880  inst.: 13380271 (ipc=15.2) sim_rate=30409 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (351593,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (352006,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (352117,346380), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 699380  inst.: 13399879 (ipc=15.2) sim_rate=30385 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (353680,346380), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 700880  inst.: 13421188 (ipc=15.2) sim_rate=30364 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (354551,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (354682,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (355107,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (355245,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (356138,346380), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(250,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 702880  inst.: 13446620 (ipc=15.2) sim_rate=30353 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (356807,346380), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 704380  inst.: 13463522 (ipc=15.1) sim_rate=30323 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358112,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (358405,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (359518,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (359975,346380), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 706380  inst.: 13487790 (ipc=15.1) sim_rate=30309 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (360058,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (360079,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (360130,346380), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (361009,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (361307,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (361437,346380), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 707880  inst.: 13503668 (ipc=15.1) sim_rate=30277 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (361562,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (361587,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (361687,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (361901,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (362329,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (362481,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (362755,346380), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 709880  inst.: 13525307 (ipc=15.1) sim_rate=30257 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (363515,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (363612,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (363726,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (364159,346380), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (364202,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (364804,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (364824,346380), 1 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(228,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (364979,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (365084,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (365087,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (365119,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (365187,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 711880  inst.: 13546045 (ipc=15.0) sim_rate=30236 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (365519,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (365561,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (365748,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (366233,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (366443,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (366548,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (366875,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (367105,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (367157,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (367165,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (367187,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (367224,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (367242,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (367374,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (367439,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (367559,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (367564,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (367602,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (367700,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367774,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367817,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (367899,346380), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (367924,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (368078,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (368194,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (368226,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (368235,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (368476,346380), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 714880  inst.: 13571988 (ipc=15.0) sim_rate=30227 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (368568,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (368571,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (368622,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (368627,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (368655,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (368755,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (368998,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (369032,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (369155,346380), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (369342,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (369496,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (369526,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369630,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (369692,346380), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (369709,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (369950,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (370290,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (370348,346380), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 370349
gpu_sim_insn = 5530292
gpu_ipc =      14.9326
gpu_tot_sim_cycle = 716729
gpu_tot_sim_insn = 13575700
gpu_tot_ipc =      18.9412
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1797447
gpu_stall_icnt2sh    = 4448473
gpu_total_sim_rate=30235

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 792965
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 75405, Miss = 63342, Miss_rate = 0.840, Pending_hits = 4338, Reservation_fails = 560032
	L1D_cache_core[1]: Access = 80069, Miss = 67102, Miss_rate = 0.838, Pending_hits = 4394, Reservation_fails = 588692
	L1D_cache_core[2]: Access = 80264, Miss = 67434, Miss_rate = 0.840, Pending_hits = 4565, Reservation_fails = 587881
	L1D_cache_core[3]: Access = 77495, Miss = 65292, Miss_rate = 0.843, Pending_hits = 4464, Reservation_fails = 578085
	L1D_cache_core[4]: Access = 76730, Miss = 64959, Miss_rate = 0.847, Pending_hits = 4402, Reservation_fails = 578806
	L1D_cache_core[5]: Access = 78477, Miss = 66356, Miss_rate = 0.846, Pending_hits = 4548, Reservation_fails = 575772
	L1D_cache_core[6]: Access = 75761, Miss = 63988, Miss_rate = 0.845, Pending_hits = 4390, Reservation_fails = 565758
	L1D_cache_core[7]: Access = 76915, Miss = 64544, Miss_rate = 0.839, Pending_hits = 4361, Reservation_fails = 574878
	L1D_cache_core[8]: Access = 77525, Miss = 65227, Miss_rate = 0.841, Pending_hits = 4410, Reservation_fails = 572474
	L1D_cache_core[9]: Access = 76997, Miss = 64939, Miss_rate = 0.843, Pending_hits = 4409, Reservation_fails = 576878
	L1D_cache_core[10]: Access = 75268, Miss = 62880, Miss_rate = 0.835, Pending_hits = 4308, Reservation_fails = 561518
	L1D_cache_core[11]: Access = 79621, Miss = 67028, Miss_rate = 0.842, Pending_hits = 4460, Reservation_fails = 576555
	L1D_cache_core[12]: Access = 76824, Miss = 64427, Miss_rate = 0.839, Pending_hits = 4367, Reservation_fails = 574901
	L1D_cache_core[13]: Access = 78080, Miss = 65840, Miss_rate = 0.843, Pending_hits = 4407, Reservation_fails = 576827
	L1D_cache_core[14]: Access = 76767, Miss = 64584, Miss_rate = 0.841, Pending_hits = 4264, Reservation_fails = 576923
	L1D_total_cache_accesses = 1162198
	L1D_total_cache_misses = 977942
	L1D_total_cache_miss_rate = 0.8415
	L1D_total_cache_pending_hits = 66087
	L1D_total_cache_reservation_fails = 8625980
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117913
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6193822
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117433
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2432158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 791964
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2549, 2211, 2537, 2223, 2020, 2189, 1947, 2247, 2347, 2543, 2053, 2365, 2092, 2585, 2201, 2099, 1934, 2028, 2182, 2430, 2451, 2051, 2358, 2191, 2058, 1979, 2553, 1784, 1969, 1833, 2025, 2235, 1947, 1522, 2003, 1372, 1979, 2076, 1632, 1771, 1323, 1643, 1329, 1065, 2008, 1329, 1340, 1110, 
gpgpu_n_tot_thrd_icount = 46964000
gpgpu_n_tot_w_icount = 1467625
gpgpu_n_stall_shd_mem = 9428121
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572177
gpgpu_n_mem_write_global = 408306
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1820446
gpgpu_n_store_insn = 664390
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1332997
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9424710
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15709659	W0_Idle:808792	W0_Scoreboard:2757382	W1:353139	W2:168107	W3:109470	W4:76831	W5:60756	W6:53156	W7:48749	W8:42579	W9:39820	W10:38812	W11:34691	W12:30377	W13:27771	W14:22494	W15:19517	W16:16437	W17:15113	W18:12903	W19:12218	W20:12600	W21:13231	W22:12707	W23:13111	W24:13911	W25:11489	W26:10003	W27:6534	W28:4230	W29:1578	W30:919	W31:52	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4577416 {8:572177,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16351632 {40:408046,72:87,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77816072 {136:572177,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3266448 {8:408306,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 495 
maxdqlatency = 0 
maxmflatency = 1198 
averagemflatency = 398 
max_icnt2mem_latency = 883 
max_icnt2sh_latency = 716087 
mrq_lat_table:40086 	3497 	1148 	3463 	4550 	756 	318 	186 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119197 	677971 	183293 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	64503 	27218 	75410 	312434 	234151 	262939 	3903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34241 	266360 	254378 	17118 	95 	0 	0 	2 	9 	35 	912 	9245 	18989 	44221 	98674 	168211 	68008 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	1355 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        38        22        19        32        31        32        32        32        30        27        31        35        36        37        38 
dram[1]:        27        36        25        28        22        34        30        30        22        26        26        22        32        34        41        33 
dram[2]:        30        29        26        40        31        26        32        32        30        42        26        24        40        32        44        52 
dram[3]:        26        28        49        35        42        36        27        28        34        22        24        23        27        34        35        33 
dram[4]:        32        31        39        34        32        30        32        32        32        32        26        22        37        32        35        34 
dram[5]:        34        35        47        27        22        22        30        26        28        19        22        24        32        32        32        34 
maximum service time to same row:
dram[0]:     62282     59002     70671     43752     48928     51281     39107     41799     64770     52869     41725     46929    103421     56755     94950     95796 
dram[1]:     50378     66903     66068     54831     73591    120939     44762     42463     43881     70296     58760     65991     54957     90460     70151     94905 
dram[2]:     58043     39905     65591     70072     66235     46256     44743     52071     39856     63328     46075     81549     96047     59493    132594    149979 
dram[3]:     59360     36188     64741    104069     49746     42984     62416     55052     44617     32593     49362     53915    102500     79831     71649     68516 
dram[4]:     60396     55298     56067     48579     74175     74207     70375     65190     40119     49775     55909     71931    108852     75306     65358     93739 
dram[5]:     47309     60821    116930    104534    133425     54129     56992     53831     54557     38514     50637     41625     83425     85624    140595    132867 
average row accesses per activate:
dram[0]:  3.993151  3.330097  3.427136  3.323077  4.380165  4.271318  3.336539  3.419512  4.687500  4.206250  3.577181  3.541096  5.931035  5.128572  8.692307  6.016667 
dram[1]:  3.988235  3.988304  4.053571  3.976191  2.785408  3.004831  3.253659  3.046413  3.127753  3.351219  3.597484  3.305389  4.441861  4.756098  6.406780  6.839286 
dram[2]:  3.553073  3.644444  3.765060  3.894410  4.325203  3.842466  4.391608  4.902985  3.666667  3.536458  3.031579  3.254438  5.112676  4.814815  8.090909  8.585366 
dram[3]:  3.300000  3.216590  4.401361  4.117284  4.167832  3.704819  4.039773  3.759777  3.664975  3.245283  2.835821  3.062147  4.662500  4.986486  6.818182  5.000000 
dram[4]:  4.677166  3.783133  3.981707  3.577640  3.791946  3.933333  3.434066  3.917808  4.503356  4.573333  3.701389  4.095652  5.630769  4.971831  7.695652  9.314285 
dram[5]:  3.602339  3.334951  3.213270  3.043668  4.055944  3.297297  4.164474  4.089820  3.601093  3.139130  3.490683  3.379518  5.042253  4.654321  7.217391  6.181818 
average row locality = 54022/13961 = 3.869493
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       464       466       455       411       427       522       517       466       501       429       424       333       347       339       360 
dram[1]:       459       470       458       465       469       471       517       548       527       509       435       437       363       364       378       381 
dram[2]:       439       447       446       443       410       431       481       491       489       517       452       447       355       368       355       351 
dram[3]:       468       470       453       461       435       455       522       502       525       519       457       432       345       350       375       373 
dram[4]:       423       436       451       424       427       436       478       450       504       512       427       386       349       337       354       326 
dram[5]:       436       471       480       490       429       456       479       515       500       527       451       445       339       359       332       340 
total reads: 41961
bank skew: 548/326 = 1.68
chip skew: 7251/6720 = 1.08
number of total write accesses:
dram[0]:       167       222       216       193       119       124       172       184       134       172       104        93        11        12         0         1 
dram[1]:       219       212       223       203       180       151       150       174       183       178       137       115        19        26         0         2 
dram[2]:       197       209       179       184       122       130       147       166       149       162       124       103         8        22         1         1 
dram[3]:       225       228       194       206       161       160       189       171       197       169       113       110        28        19         0         2 
dram[4]:       171       192       202       152       138       154       147       122       167       174       106        85        17        16         0         0 
dram[5]:       180       216       198       207       151       154       154       168       159       195       111       116        19        18         0         0 
total reads: 12061
min_bank_accesses = 0!
chip skew: 2172/1843 = 1.18
average mf latency per bank:
dram[0]:       3280      2851      3176      3460      4169      4076      3426      3296      3511      3234      7497      7986     17770     17242     24612     23633
dram[1]:       2918      3056      3332      3505      3607      3863      3675      3485      3165      3309      6981      7862     16199     16821     22850     23468
dram[2]:       3094      3027      3502      3429      4298      4108      3789      3525      3522      3309      7037      7871     17135     16697     23530     24534
dram[3]:       2971      2815      3358      3244      3765      3685      3447      3537      3036      3126      7209      7739     16716     17328     22908     23164
dram[4]:       4314      3140      4304      3789      5337      3923      5081      4073      4362      3099     47654      9079     22888     18500     32292     26488
dram[5]:       3090      2949      3149      3279      3771      3785      3438      3503      3187      3073      7339      7688     16992     17386     24608     25771
maximum mf latency per bank:
dram[0]:        936       952       905       905       990       851       979       920       884       912       895       899       888       825       901       891
dram[1]:        931      1069       898       925       900       928       962      1000       914       981       948       985       967       922       915      1014
dram[2]:        993       880       858       923       882       898       983       919       875      1046      1021       878       886      1073       961       976
dram[3]:       1021       901      1021       955       861       966       898       989       989       874       885      1041       968       885       940       975
dram[4]:       1198       879      1146       946      1013       904      1151      1010      1162       930      1140       930      1108       896      1035       909
dram[5]:        870      1156       898       890       883       949       874       981       962       987       922       895       921       873      1000       993

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=925147 n_act=2219 n_pre=2203 n_req=8801 n_rd=13754 n_write=2755 bw_util=0.0349
n_activity=143316 dram_eff=0.2304
bk0: 832a 938615i bk1: 928a 936122i bk2: 932a 936104i bk3: 910a 936283i bk4: 822a 939314i bk5: 854a 938992i bk6: 1044a 935719i bk7: 1034a 934920i bk8: 932a 938081i bk9: 1002a 937158i bk10: 858a 938396i bk11: 848a 938492i bk12: 666a 942083i bk13: 694a 941710i bk14: 678a 942828i bk15: 720a 942278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637347
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=923289 n_act=2600 n_pre=2584 n_req=9423 n_rd=14502 n_write=3103 bw_util=0.03722
n_activity=158910 dram_eff=0.2216
bk0: 918a 937312i bk1: 940a 937152i bk2: 916a 936851i bk3: 930a 937130i bk4: 938a 935808i bk5: 942a 936666i bk6: 1034a 936273i bk7: 1096a 934858i bk8: 1054a 935185i bk9: 1018a 935885i bk10: 870a 938065i bk11: 874a 937754i bk12: 726a 941443i bk13: 728a 941197i bk14: 756a 942341i bk15: 762a 942647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0468492
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=925161 n_act=2194 n_pre=2178 n_req=8826 n_rd=13844 n_write=2701 bw_util=0.03498
n_activity=142139 dram_eff=0.2328
bk0: 878a 937480i bk1: 894a 937196i bk2: 892a 936737i bk3: 886a 937283i bk4: 820a 939500i bk5: 862a 938422i bk6: 962a 937592i bk7: 982a 937632i bk8: 978a 937470i bk9: 1034a 936143i bk10: 904a 937305i bk11: 894a 937772i bk12: 710a 941460i bk13: 736a 941031i bk14: 710a 942547i bk15: 702a 942844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.063109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=923772 n_act=2471 n_pre=2455 n_req=9314 n_rd=14284 n_write=3096 bw_util=0.03674
n_activity=154627 dram_eff=0.2248
bk0: 936a 936124i bk1: 940a 935622i bk2: 906a 937560i bk3: 922a 937244i bk4: 870a 938352i bk5: 910a 937542i bk6: 1044a 936380i bk7: 1004a 936564i bk8: 1050a 935897i bk9: 1038a 936195i bk10: 914a 937250i bk11: 864a 937643i bk12: 690a 941448i bk13: 700a 941731i bk14: 750a 942653i bk15: 746a 942318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0440947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=926003 n_act=2020 n_pre=2004 n_req=8563 n_rd=13440 n_write=2611 bw_util=0.03393
n_activity=141057 dram_eff=0.2276
bk0: 846a 939215i bk1: 872a 937424i bk2: 902a 937451i bk3: 848a 938396i bk4: 854a 938780i bk5: 872a 937362i bk6: 956a 936515i bk7: 900a 937866i bk8: 1008a 936567i bk9: 1024a 936556i bk10: 854a 938458i bk11: 772a 939561i bk12: 698a 941587i bk13: 674a 941302i bk14: 708a 942375i bk15: 652a 942964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0665558
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=946078 n_nop=924146 n_act=2457 n_pre=2441 n_req=9095 n_rd=14098 n_write=2936 bw_util=0.03601
n_activity=151771 dram_eff=0.2245
bk0: 872a 937343i bk1: 942a 936269i bk2: 960a 936009i bk3: 980a 935182i bk4: 858a 937810i bk5: 912a 936986i bk6: 958a 937230i bk7: 1030a 935985i bk8: 1000a 936952i bk9: 1054a 935055i bk10: 902a 937943i bk11: 890a 937911i bk12: 678a 941681i bk13: 718a 941667i bk14: 664a 942764i bk15: 680a 942709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.056303

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77658, Miss = 3382, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 338
L2_cache_bank[1]: Access = 78299, Miss = 3495, Miss_rate = 0.045, Pending_hits = 13, Reservation_fails = 372
L2_cache_bank[2]: Access = 77538, Miss = 3606, Miss_rate = 0.047, Pending_hits = 21, Reservation_fails = 116
L2_cache_bank[3]: Access = 79108, Miss = 3645, Miss_rate = 0.046, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 77566, Miss = 3427, Miss_rate = 0.044, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 78702, Miss = 3495, Miss_rate = 0.044, Pending_hits = 6, Reservation_fails = 434
L2_cache_bank[6]: Access = 78238, Miss = 3580, Miss_rate = 0.046, Pending_hits = 20, Reservation_fails = 1
L2_cache_bank[7]: Access = 78656, Miss = 3562, Miss_rate = 0.045, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[8]: Access = 118232, Miss = 3413, Miss_rate = 0.029, Pending_hits = 10, Reservation_fails = 291
L2_cache_bank[9]: Access = 79130, Miss = 3307, Miss_rate = 0.042, Pending_hits = 15, Reservation_fails = 286
L2_cache_bank[10]: Access = 78283, Miss = 3446, Miss_rate = 0.044, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[11]: Access = 79148, Miss = 3603, Miss_rate = 0.046, Pending_hits = 8, Reservation_fails = 0
L2_total_cache_accesses = 980558
L2_total_cache_misses = 41961
L2_total_cache_miss_rate = 0.0428
L2_total_cache_pending_hits = 148
L2_total_cache_reservation_fails = 1842
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 537008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1491
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 401380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6809
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=3269536
icnt_total_pkts_simt_to_mem=1389470
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.7091
	minimum = 6
	maximum = 763
Network latency average = 40.5893
	minimum = 6
	maximum = 495
Slowest packet = 918527
Flit latency average = 27.7432
	minimum = 6
	maximum = 495
Slowest flit = 4265269
Fragmentation average = 0.0997204
	minimum = 0
	maximum = 386
Injected packet rate average = 0.10453
	minimum = 0.0922994 (at node 1)
	maximum = 0.156933 (at node 23)
Accepted packet rate average = 0.10453
	minimum = 0.0922994 (at node 1)
	maximum = 0.156933 (at node 23)
Injected flit rate average = 0.260241
	minimum = 0.123459 (at node 1)
	maximum = 0.462483 (at node 23)
Accepted flit rate average= 0.260241
	minimum = 0.14823 (at node 17)
	maximum = 0.346149 (at node 3)
Injected packet length average = 2.48962
Accepted packet length average = 2.48962
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6613 (6 samples)
	minimum = 6 (6 samples)
	maximum = 342.167 (6 samples)
Network latency average = 23.4587 (6 samples)
	minimum = 6 (6 samples)
	maximum = 249 (6 samples)
Flit latency average = 18.0034 (6 samples)
	minimum = 6 (6 samples)
	maximum = 246.833 (6 samples)
Fragmentation average = 0.0402439 (6 samples)
	minimum = 0 (6 samples)
	maximum = 157.333 (6 samples)
Injected packet rate average = 0.0532057 (6 samples)
	minimum = 0.0396258 (6 samples)
	maximum = 0.109892 (6 samples)
Accepted packet rate average = 0.0532057 (6 samples)
	minimum = 0.0396258 (6 samples)
	maximum = 0.109892 (6 samples)
Injected flit rate average = 0.123075 (6 samples)
	minimum = 0.0567432 (6 samples)
	maximum = 0.242111 (6 samples)
Accepted flit rate average = 0.123075 (6 samples)
	minimum = 0.0742776 (6 samples)
	maximum = 0.214258 (6 samples)
Injected packet size average = 2.31319 (6 samples)
Accepted packet size average = 2.31319 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 29 sec (449 sec)
gpgpu_simulation_rate = 30235 (inst/sec)
gpgpu_simulation_rate = 1596 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,716729)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,716729)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,716729)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,716729)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,716729)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,716729)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,716729)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(42,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(59,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(68,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 717229  inst.: 13880802 (ipc=610.2) sim_rate=30846 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: cycles simulated: 717729  inst.: 13897351 (ipc=321.7) sim_rate=30814 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:56:54 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(24,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 719229  inst.: 13916849 (ipc=136.5) sim_rate=30789 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: cycles simulated: 720729  inst.: 13932247 (ipc=89.1) sim_rate=30755 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 721729  inst.: 13942755 (ipc=73.4) sim_rate=30710 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 723229  inst.: 13958461 (ipc=58.9) sim_rate=30677 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: cycles simulated: 724729  inst.: 13975913 (ipc=50.0) sim_rate=30648 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 726229  inst.: 13992281 (ipc=43.9) sim_rate=30617 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 727229  inst.: 14004243 (ipc=40.8) sim_rate=30576 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:57:01 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(38,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11950,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11951,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11954,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11955,716729)
GPGPU-Sim uArch: cycles simulated: 728729  inst.: 14024618 (ipc=37.4) sim_rate=30554 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: cycles simulated: 730229  inst.: 14045263 (ipc=34.8) sim_rate=30533 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13665,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13666,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13878,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13879,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14722,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14723,716729)
GPGPU-Sim uArch: cycles simulated: 731729  inst.: 14071468 (ipc=33.1) sim_rate=30523 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15454,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15455,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15643,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15644,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15885,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15886,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15959,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15960,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15967,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15968,716729)
GPGPU-Sim uArch: cycles simulated: 732729  inst.: 14092071 (ipc=32.3) sim_rate=30502 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16205,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16206,716729)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(84,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16922,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16923,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17036,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17037,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17054,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17055,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17371,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17372,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17377,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17378,716729)
GPGPU-Sim uArch: cycles simulated: 734229  inst.: 14123830 (ipc=31.3) sim_rate=30505 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17751,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17752,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17932,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17933,716729)
GPGPU-Sim uArch: cycles simulated: 735229  inst.: 14145984 (ipc=30.8) sim_rate=30487 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18723,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18724,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19564,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19565,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19903,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19904,716729)
GPGPU-Sim uArch: cycles simulated: 736729  inst.: 14170639 (ipc=29.7) sim_rate=30474 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20249,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20250,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20769,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20770,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21484,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21485,716729)
GPGPU-Sim uArch: cycles simulated: 738229  inst.: 14198631 (ipc=29.0) sim_rate=30469 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:57:09 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(113,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21665,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21666,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21701,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21702,716729)
GPGPU-Sim uArch: cycles simulated: 739729  inst.: 14229382 (ipc=28.4) sim_rate=30469 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23286,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(23287,716729)
GPGPU-Sim uArch: cycles simulated: 741229  inst.: 14254809 (ipc=27.7) sim_rate=30458 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24636,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24637,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25110,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25111,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25479,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25480,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25522,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25523,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25861,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25862,716729)
GPGPU-Sim uArch: cycles simulated: 742729  inst.: 14291661 (ipc=27.5) sim_rate=30472 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:57:12 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(104,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26233,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26234,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26251,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26252,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27259,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27260,716729)
GPGPU-Sim uArch: cycles simulated: 744229  inst.: 14326203 (ipc=27.3) sim_rate=30481 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27689,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27690,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28086,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28087,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28318,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28319,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28538,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28539,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28700,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(28701,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28804,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28805,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28881,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28882,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28983,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28984,716729)
GPGPU-Sim uArch: cycles simulated: 745729  inst.: 14370587 (ipc=27.4) sim_rate=30510 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29192,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29193,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29464,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29465,716729)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(133,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29901,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29902,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29952,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(29953,716729)
GPGPU-Sim uArch: cycles simulated: 746729  inst.: 14402055 (ipc=27.5) sim_rate=30512 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30033,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30034,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30196,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30197,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30285,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30286,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30718,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30719,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31184,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31185,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31273,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31274,716729)
GPGPU-Sim uArch: cycles simulated: 748229  inst.: 14445923 (ipc=27.6) sim_rate=30541 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31509,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31510,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31782,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31783,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31943,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31944,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32026,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32027,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32045,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32046,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32086,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32087,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32189,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32190,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (32366,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(32367,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32389,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32390,716729)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(89,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32517,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(32518,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32519,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32520,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32769,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32770,716729)
GPGPU-Sim uArch: cycles simulated: 749729  inst.: 14508442 (ipc=28.3) sim_rate=30608 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33111,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33112,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33127,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33128,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33326,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33327,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33509,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33510,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33543,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33544,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33587,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33588,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33725,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33726,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33767,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(33768,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33957,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33958,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34003,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34004,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34024,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34025,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34049,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34050,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34131,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34132,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34153,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34154,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34334,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34335,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34357,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34358,716729)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(169,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34461,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34462,716729)
GPGPU-Sim uArch: cycles simulated: 751229  inst.: 14583499 (ipc=29.2) sim_rate=30702 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34630,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34631,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34696,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(34697,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34818,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34819,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34824,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34825,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35010,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35011,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35024,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35025,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35102,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35103,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35108,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35109,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35138,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35139,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35174,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35175,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35187,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35188,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (35193,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(35194,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35317,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35318,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35388,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35389,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35413,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35414,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (35428,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35429,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35432,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35433,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35479,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35480,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35482,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35483,716729)
GPGPU-Sim uArch: cycles simulated: 752229  inst.: 14649772 (ipc=30.3) sim_rate=30776 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35521,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35522,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35553,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35554,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35583,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35584,716729)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(193,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35658,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35659,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35763,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35764,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (36134,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(36135,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36135,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36136,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36153,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36154,716729)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36283,716729), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36284,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36384,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36385,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36420,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36421,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36438,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36439,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36470,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36471,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (36513,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(36514,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36641,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36642,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36654,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36655,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36700,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36701,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36727,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36728,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36764,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36765,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36807,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36808,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36818,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36819,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36944,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36945,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36952,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36953,716729)
GPGPU-Sim uArch: cycles simulated: 753729  inst.: 14761089 (ipc=32.0) sim_rate=30945 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37034,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37035,716729)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(213,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37107,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37108,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37117,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37118,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37128,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37129,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37195,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37196,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37228,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37229,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37284,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37285,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37338,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37339,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37429,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37430,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37441,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37442,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37574,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37575,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37583,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37584,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37613,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37614,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37629,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37630,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (37639,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(37640,716729)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37680,716729), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37681,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37733,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37734,716729)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37765,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37766,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37908,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37909,716729)
GPGPU-Sim uArch: cycles simulated: 754729  inst.: 14843579 (ipc=33.4) sim_rate=31053 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (38063,716729), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(38064,716729)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38109,716729), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38110,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38110,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38111,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38161,716729), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38162,716729)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(236,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38207,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38208,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38284,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38285,716729)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38376,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38377,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38401,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38402,716729)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38497,716729), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38498,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38548,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38549,716729)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38697,716729), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38698,716729)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38810,716729), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(38811,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38836,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38837,716729)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38859,716729), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38860,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38903,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38904,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (38947,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(38948,716729)
GPGPU-Sim uArch: cycles simulated: 755729  inst.: 14915247 (ipc=34.3) sim_rate=31138 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39017,716729), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39018,716729)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39063,716729), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39064,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39081,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39082,716729)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39086,716729), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39087,716729)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39097,716729), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39098,716729)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39129,716729), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39130,716729)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39136,716729), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39137,716729)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39166,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39180,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39185,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39196,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39287,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (39306,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39315,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39357,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39367,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39390,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39406,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39416,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39470,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39480,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39504,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39512,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39549,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39578,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39581,716729), 4 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(219,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39635,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39636,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (39655,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39666,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39680,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39704,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39755,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39791,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39819,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39838,716729), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39882,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39888,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39902,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39951,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39961,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39962,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39967,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39986,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40049,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40097,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40099,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40126,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40169,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40177,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40188,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40203,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40219,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40231,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40237,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40249,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40273,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40286,716729), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40314,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40320,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40338,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40382,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40396,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (40407,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40416,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40418,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (40524,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40557,716729), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40566,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40587,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40607,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40616,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40617,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40620,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40706,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40817,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40833,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40869,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40872,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40939,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41007,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41027,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41030,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41042,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41061,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41062,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41085,716729), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41123,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41220,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41236,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41270,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 758229  inst.: 14965988 (ipc=33.5) sim_rate=31179 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41535,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41646,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41824,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41853,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41859,716729), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42205,716729), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 42206
gpu_sim_insn = 1390592
gpu_ipc =      32.9477
gpu_tot_sim_cycle = 758935
gpu_tot_sim_insn = 14966292
gpu_tot_ipc =      19.7201
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1924362
gpu_stall_icnt2sh    = 4771058
gpu_total_sim_rate=31179

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 901823
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 79931, Miss = 66638, Miss_rate = 0.834, Pending_hits = 4540, Reservation_fails = 589522
	L1D_cache_core[1]: Access = 84568, Miss = 70377, Miss_rate = 0.832, Pending_hits = 4598, Reservation_fails = 617899
	L1D_cache_core[2]: Access = 84926, Miss = 70906, Miss_rate = 0.835, Pending_hits = 4765, Reservation_fails = 619379
	L1D_cache_core[3]: Access = 82251, Miss = 68621, Miss_rate = 0.834, Pending_hits = 4671, Reservation_fails = 603641
	L1D_cache_core[4]: Access = 81408, Miss = 68177, Miss_rate = 0.837, Pending_hits = 4610, Reservation_fails = 604067
	L1D_cache_core[5]: Access = 83152, Miss = 69671, Miss_rate = 0.838, Pending_hits = 4757, Reservation_fails = 603842
	L1D_cache_core[6]: Access = 80392, Miss = 67329, Miss_rate = 0.838, Pending_hits = 4595, Reservation_fails = 595604
	L1D_cache_core[7]: Access = 81546, Miss = 67851, Miss_rate = 0.832, Pending_hits = 4572, Reservation_fails = 603767
	L1D_cache_core[8]: Access = 82220, Miss = 68515, Miss_rate = 0.833, Pending_hits = 4645, Reservation_fails = 599785
	L1D_cache_core[9]: Access = 81569, Miss = 68200, Miss_rate = 0.836, Pending_hits = 4598, Reservation_fails = 605106
	L1D_cache_core[10]: Access = 80113, Miss = 66359, Miss_rate = 0.828, Pending_hits = 4505, Reservation_fails = 590892
	L1D_cache_core[11]: Access = 84277, Miss = 70375, Miss_rate = 0.835, Pending_hits = 4655, Reservation_fails = 605605
	L1D_cache_core[12]: Access = 81651, Miss = 67841, Miss_rate = 0.831, Pending_hits = 4592, Reservation_fails = 603092
	L1D_cache_core[13]: Access = 83033, Miss = 69385, Miss_rate = 0.836, Pending_hits = 4636, Reservation_fails = 605714
	L1D_cache_core[14]: Access = 81280, Miss = 67743, Miss_rate = 0.833, Pending_hits = 4437, Reservation_fails = 605105
	L1D_total_cache_accesses = 1232317
	L1D_total_cache_misses = 1027988
	L1D_total_cache_miss_rate = 0.8342
	L1D_total_cache_pending_hits = 69176
	L1D_total_cache_reservation_fails = 9053020
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 127579
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68966
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 618302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6615781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 127099
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2995
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2437239
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 900822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2702, 2454, 2741, 2560, 2243, 2454, 2228, 2518, 2696, 2892, 2324, 2612, 2363, 2939, 2453, 2326, 2210, 2309, 2391, 2678, 2648, 2360, 2653, 2590, 2277, 2194, 2749, 2021, 2140, 1963, 2369, 2462, 2242, 1709, 2195, 1660, 2127, 2331, 1835, 1952, 1567, 1769, 1461, 1202, 2151, 1573, 1477, 1299, 
gpgpu_n_tot_thrd_icount = 52884480
gpgpu_n_tot_w_icount = 1652640
gpgpu_n_stall_shd_mem = 9892926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 618302
gpgpu_n_mem_write_global = 412891
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966235
gpgpu_n_store_insn = 678723
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484276
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16425358	W0_Idle:820956	W0_Scoreboard:3081258	W1:419144	W2:194061	W3:124221	W4:89613	W5:70075	W6:60388	W7:53987	W8:45879	W9:42077	W10:40162	W11:35686	W12:31421	W13:28341	W14:23113	W15:19934	W16:16933	W17:15461	W18:13327	W19:12481	W20:12822	W21:13390	W22:13030	W23:13204	W24:13993	W25:11500	W26:10044	W27:6534	W28:4230	W29:1578	W30:919	W31:52	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4946416 {8:618302,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16535032 {40:412631,72:87,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84089072 {136:618302,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3303128 {8:412891,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 495 
maxdqlatency = 0 
maxmflatency = 1198 
averagemflatency = 397 
max_icnt2mem_latency = 883 
max_icnt2sh_latency = 756422 
mrq_lat_table:46394 	3931 	1372 	3926 	5371 	1084 	592 	329 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130691 	709246 	191231 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82477 	30433 	79552 	322199 	244422 	268166 	4019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36553 	292928 	271095 	17646 	95 	0 	0 	2 	9 	35 	912 	9245 	18989 	44221 	98674 	168211 	72593 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	1429 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        38        22        19        32        31        32        32        32        30        27        31        35        36        37        38 
dram[1]:        27        36        50        32        22        34        30        30        22        26        26        22        32        34        41        34 
dram[2]:        30        29        26        40        31        26        32        32        30        42        26        24        40        32        44        52 
dram[3]:        26        28        49        35        42        36        27        28        34        22        24        23        27        34        35        33 
dram[4]:        32        31        39        34        32        30        32        32        32        32        26        22        37        32        35        34 
dram[5]:        34        35        47        27        22        27        30        26        28        19        22        24        32        32        32        34 
maximum service time to same row:
dram[0]:     62282     59002     70671     43752     48928     51281     39107     41799     64770     52869     41725     46929    103421     56755     94950     95796 
dram[1]:     50378     66903     66068     54831     73591    120939     44762     42463     43881     70296     58760     65991     54957     90460     70151     94905 
dram[2]:     58043     39905     65591     70072     66235     46256     44743     52071     39856     63328     46075     81549     96047     59493    132594    149979 
dram[3]:     59360     36188     64741    104069     49746     42984     62416     55052     44617     32593     49362     53915    102500     79831     71649     68516 
dram[4]:     60396     55298     56067     48579     74175     74207     70375     65190     40119     49775     55909     71931    108852     75306     65358     93739 
dram[5]:     47309     60821    116930    104534    133425     54129     56992     53831     54557     38514     50637     41625     83425     85624    140595    132867 
average row accesses per activate:
dram[0]:  3.707182  3.276596  3.202479  3.163866  4.428571  4.439716  3.526786  3.480349  4.682119  4.026178  3.449198  3.170854  4.330189  4.178571  7.490909  5.671052 
dram[1]:  3.800000  3.851485  3.912821  3.978723  2.806950  3.134529  3.286957  3.114069  3.135135  3.291139  3.558974  3.219512  3.806201  4.166667  5.973333  6.739130 
dram[2]:  3.384259  3.481132  3.731959  3.923077  4.260870  3.873494  4.311377  4.961039  3.820513  3.502242  2.851695  3.177885  4.119658  3.983740  7.196721  7.690909 
dram[3]:  3.146825  3.152000  3.879581  3.856410  4.102410  3.600000  4.071795  3.804020  3.528139  3.129032  2.790123  2.851528  4.121951  4.378378  5.637500  5.147727 
dram[4]:  4.583893  3.860215  3.693069  3.420513  3.865031  3.918605  3.621212  3.969697  4.292818  4.401130  3.322917  3.609756  4.284483  4.061403  8.094339  8.102041 
dram[5]:  3.512563  3.268595  3.019608  2.936567  4.099379  3.254717  4.276471  3.928934  3.445455  3.011111  3.140845  3.069124  4.311927  4.162393  7.843137  6.900000 
average row locality = 63023/16841 = 3.742236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       489       530       542       531       492       495       607       600       546       577       517       512       433       442       412       430 
dram[1]:       540       548       521       521       535       543       594       635       610       585       532       526       456       460       448       463 
dram[2]:       514       511       520       501       461       498       553       582       568       592       532       536       456       458       438       422 
dram[3]:       546       540       521       521       513       530       593       578       599       587       546       524       464       453       451       451 
dram[4]:       492       506       520       492       486       506       556       523       581       578       511       482       464       430       429       397 
dram[5]:       497       553       550       552       500       526       564       590       580       597       539       528       436       450       400       414 
total reads: 49460
bank skew: 635/397 = 1.60
chip skew: 8517/7953 = 1.07
number of total write accesses:
dram[0]:       182       240       233       222       128       131       183       197       161       192       128       119        26        26         0         1 
dram[1]:       239       230       242       227       192       156       162       184       202       195       162       134        35        40         0         2 
dram[2]:       217       227       204       213       127       145       167       182       177       189       141       125        26        32         1         1 
dram[3]:       247       248       220       231       168       172       201       179       216       189       132       129        43        33         0         2 
dram[4]:       191       212       226       175       144       168       161       132       196       201       127       110        33        33         0         0 
dram[5]:       202       238       220       235       160       164       163       184       178       216       130       138        34        37         0         0 
total reads: 13563
min_bank_accesses = 0!
chip skew: 2410/2109 = 1.14
average mf latency per bank:
dram[0]:       2949      2639      2895      3078      3676      3688      3096      2991      3073      2919      6408      6753     14038     13886     21718     21232
dram[1]:       2679      2793      3059      3218      3311      3519      3328      3153      2845      2994      5952      6770     13304     13720     20891     20717
dram[2]:       2802      2771      3123      3082      3980      3687      3380      3121      3117      2956      6190      6773     13563     13982     20537     21873
dram[3]:       2692      2600      3037      2986      3413      3360      3161      3238      2771      2847      6278      6683     13007     14118     20564     21012
dram[4]:       3889      2849      3908      3376      4901      3546      4565      3665      3879      2819     40541      7455     17811     14914     28647     23331
dram[5]:       2831      2663      2885      3011      3404      3433      3084      3168      2869      2808      6359      6662     13609     14190     21963     22645
maximum mf latency per bank:
dram[0]:        936       952       905       905       990       851       979       920       884       912       895       899       888       969       901       891
dram[1]:        931      1069       898       925       900       928       962      1000       914       981       948       985       967       922       915      1014
dram[2]:        993       880       858       923       882       898       983       919       875      1046      1021       921       886      1073       961       976
dram[3]:       1021       901      1021       955       861       978       898       989       989       874       885      1041       968       944       940       975
dram[4]:       1198       879      1146       946      1013       910      1151      1010      1162       930      1140       930      1108       896      1035       909
dram[5]:        870      1156       898       890       883       949       874       981       962       987       922       895       921       873      1000       993

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=976873 n_act=2707 n_pre=2691 n_req=10324 n_rd=16310 n_write=3208 bw_util=0.03897
n_activity=166373 dram_eff=0.2346
bk0: 978a 992086i bk1: 1060a 990455i bk2: 1084a 989756i bk3: 1062a 989426i bk4: 984a 993472i bk5: 990a 993500i bk6: 1214a 989545i bk7: 1200a 989020i bk8: 1092a 991583i bk9: 1154a 990503i bk10: 1034a 991812i bk11: 1024a 991512i bk12: 866a 995289i bk13: 884a 995024i bk14: 824a 997391i bk15: 860a 996748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0880485
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=975143 n_act=3054 n_pre=3038 n_req=10919 n_rd=17034 n_write=3520 bw_util=0.04103
n_activity=181708 dram_eff=0.2262
bk0: 1080a 991525i bk1: 1096a 991370i bk2: 1042a 990798i bk3: 1042a 991652i bk4: 1070a 990061i bk5: 1086a 991380i bk6: 1188a 990565i bk7: 1270a 989134i bk8: 1220a 989357i bk9: 1170a 989937i bk10: 1064a 991968i bk11: 1052a 991515i bk12: 912a 995257i bk13: 920a 995012i bk14: 896a 997206i bk15: 926a 997444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.055344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=977023 n_act=2647 n_pre=2631 n_req=10316 n_rd=16284 n_write=3204 bw_util=0.03891
n_activity=164184 dram_eff=0.2374
bk0: 1028a 991539i bk1: 1022a 990883i bk2: 1040a 990657i bk3: 1002a 991194i bk4: 922a 994487i bk5: 996a 992759i bk6: 1106a 991354i bk7: 1164a 991363i bk8: 1136a 991383i bk9: 1184a 989766i bk10: 1064a 991129i bk11: 1072a 991472i bk12: 912a 994905i bk13: 916a 994411i bk14: 876a 997213i bk15: 844a 997578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0836673
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=975453 n_act=2996 n_pre=2980 n_req=10827 n_rd=16834 n_write=3526 bw_util=0.04065
n_activity=177911 dram_eff=0.2289
bk0: 1092a 989701i bk1: 1080a 989526i bk2: 1042a 991272i bk3: 1042a 991345i bk4: 1026a 992940i bk5: 1060a 991822i bk6: 1186a 990874i bk7: 1156a 991173i bk8: 1198a 990016i bk9: 1174a 990203i bk10: 1092a 991206i bk11: 1048a 991119i bk12: 928a 995091i bk13: 906a 995515i bk14: 902a 997246i bk15: 902a 997156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0496981
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=977841 n_act=2476 n_pre=2460 n_req=10062 n_rd=15906 n_write=3106 bw_util=0.03796
n_activity=162776 dram_eff=0.2336
bk0: 984a 993568i bk1: 1012a 991610i bk2: 1040a 991383i bk3: 984a 992265i bk4: 972a 993256i bk5: 1012a 991116i bk6: 1112a 990647i bk7: 1046a 991913i bk8: 1162a 990270i bk9: 1156a 990113i bk10: 1022a 991897i bk11: 964a 992940i bk12: 928a 994528i bk13: 860a 994673i bk14: 858a 997111i bk15: 794a 997761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0929447
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1001789 n_nop=975934 n_act=2961 n_pre=2945 n_req=10575 n_rd=16552 n_write=3397 bw_util=0.03983
n_activity=175166 dram_eff=0.2278
bk0: 994a 991407i bk1: 1106a 989934i bk2: 1100a 989589i bk3: 1104a 988483i bk4: 1000a 992357i bk5: 1052a 990874i bk6: 1128a 991605i bk7: 1180a 989898i bk8: 1160a 990785i bk9: 1194a 988626i bk10: 1078a 991520i bk11: 1056a 990926i bk12: 872a 995377i bk13: 900a 995281i bk14: 800a 997773i bk15: 828a 997790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0677139

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81809, Miss = 4038, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 517
L2_cache_bank[1]: Access = 82447, Miss = 4117, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 724
L2_cache_bank[2]: Access = 81743, Miss = 4236, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 116
L2_cache_bank[3]: Access = 83215, Miss = 4281, Miss_rate = 0.051, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 81697, Miss = 4042, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 108
L2_cache_bank[5]: Access = 82866, Miss = 4100, Miss_rate = 0.049, Pending_hits = 6, Reservation_fails = 584
L2_cache_bank[6]: Access = 82492, Miss = 4233, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 1
L2_cache_bank[7]: Access = 82996, Miss = 4184, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[8]: Access = 122972, Miss = 4039, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 396
L2_cache_bank[9]: Access = 83349, Miss = 3914, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 467
L2_cache_bank[10]: Access = 82376, Miss = 4066, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[11]: Access = 83306, Miss = 4210, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 1031268
L2_total_cache_misses = 49460
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 2917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 575877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2566
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.300
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3504746
icnt_total_pkts_simt_to_mem=1444765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.7445
	minimum = 6
	maximum = 525
Network latency average = 31.6722
	minimum = 6
	maximum = 492
Slowest packet = 1984440
Flit latency average = 20.4448
	minimum = 6
	maximum = 492
Slowest flit = 4723494
Fragmentation average = 0.0300927
	minimum = 0
	maximum = 417
Injected packet rate average = 0.0889991
	minimum = 0.0759608 (at node 14)
	maximum = 0.112306 (at node 23)
Accepted packet rate average = 0.0889991
	minimum = 0.0759608 (at node 14)
	maximum = 0.112306 (at node 23)
Injected flit rate average = 0.254927
	minimum = 0.0835663 (at node 14)
	maximum = 0.482585 (at node 23)
Accepted flit rate average= 0.254927
	minimum = 0.10508 (at node 25)
	maximum = 0.394446 (at node 13)
Injected packet length average = 2.86438
Accepted packet length average = 2.86438
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.9589 (7 samples)
	minimum = 6 (7 samples)
	maximum = 368.286 (7 samples)
Network latency average = 24.632 (7 samples)
	minimum = 6 (7 samples)
	maximum = 283.714 (7 samples)
Flit latency average = 18.3522 (7 samples)
	minimum = 6 (7 samples)
	maximum = 281.857 (7 samples)
Fragmentation average = 0.0387938 (7 samples)
	minimum = 0 (7 samples)
	maximum = 194.429 (7 samples)
Injected packet rate average = 0.058319 (7 samples)
	minimum = 0.0448165 (7 samples)
	maximum = 0.110237 (7 samples)
Accepted packet rate average = 0.058319 (7 samples)
	minimum = 0.0448165 (7 samples)
	maximum = 0.110237 (7 samples)
Injected flit rate average = 0.141911 (7 samples)
	minimum = 0.0605751 (7 samples)
	maximum = 0.276464 (7 samples)
Accepted flit rate average = 0.141911 (7 samples)
	minimum = 0.0786779 (7 samples)
	maximum = 0.239999 (7 samples)
Injected packet size average = 2.43336 (7 samples)
Accepted packet size average = 2.43336 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 0 sec (480 sec)
gpgpu_simulation_rate = 31179 (inst/sec)
gpgpu_simulation_rate = 1581 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,758935)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,758935)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,758935)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,758935)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,758935)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,758935)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,758935)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(39,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(43,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(54,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (405,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(406,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (409,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(410,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (421,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(422,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (492,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (492,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(493,758935)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(493,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (494,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (494,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(495,758935)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(495,758935)
GPGPU-Sim uArch: cycles simulated: 759435  inst.: 15247591 (ipc=562.6) sim_rate=31699 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (511,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(512,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (516,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(517,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (520,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(521,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (521,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(522,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (525,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(526,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (534,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (534,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(535,758935)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(535,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (536,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (536,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(537,758935)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(537,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (545,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (545,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(546,758935)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(546,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (546,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (546,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,758935)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(547,758935)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(547,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (555,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (555,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(556,758935)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(556,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (558,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(559,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (561,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(562,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (571,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (571,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(572,758935)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(572,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (576,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(577,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (578,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(579,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (583,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(584,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (584,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(585,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (585,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(586,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (590,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(591,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (598,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(599,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (599,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(600,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (603,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(604,758935)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(86,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (632,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(633,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (676,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(677,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (695,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(696,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (717,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(718,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (766,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(767,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (781,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(782,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (791,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(792,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (798,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(799,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (820,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(821,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (824,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(825,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (827,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(828,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (831,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(832,758935)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (833,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(834,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (834,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(835,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (836,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(837,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (840,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(841,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (857,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(858,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (859,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(860,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (866,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(867,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (872,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(873,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (874,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(875,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (883,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(884,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (888,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(889,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (904,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(905,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (912,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(913,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (916,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (916,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(917,758935)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(917,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (922,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (922,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(923,758935)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(923,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (924,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(925,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (934,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(935,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (944,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(945,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (947,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(948,758935)
GPGPU-Sim uArch: cycles simulated: 759935  inst.: 15496643 (ipc=530.4) sim_rate=32150 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1012,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1013,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1017,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1018,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1026,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1027,758935)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(159,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1044,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1045,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1045,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1046,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1052,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1053,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1067,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1068,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1082,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1083,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1093,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1094,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1100,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1101,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1102,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1102,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1102,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1103,758935)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1103,758935)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1103,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1115,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1116,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1123,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1124,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1143,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1144,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1147,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1148,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1149,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1150,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1155,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1156,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1156,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1157,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1158,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1159,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1184,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1185,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1186,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1186,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1187,758935)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1187,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1187,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1188,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1206,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1207,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1211,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1212,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1224,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1225,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1229,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1229,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1230,758935)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1230,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1231,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1232,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1232,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1233,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1243,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1244,758935)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(179,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1268,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1269,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1280,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1281,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1282,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1283,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1283,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1284,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1304,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1305,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1309,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1310,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1329,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1330,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1339,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1340,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1344,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1345,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1345,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1346,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1352,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1353,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1360,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1361,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1364,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1365,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1365,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1366,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1371,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1372,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1379,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1380,758935)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1380,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1384,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1385,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1406,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1407,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1415,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1416,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1425,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1426,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1429,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1429,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1430,758935)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1430,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1439,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1440,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1444,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1445,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1445,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1446,758935)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(215,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1453,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1454,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1454,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1455,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1462,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1463,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1467,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1468,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1469,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1470,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1470,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1471,758935)
GPGPU-Sim uArch: cycles simulated: 760435  inst.: 15720638 (ipc=502.9) sim_rate=32547 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1508,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1509,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1520,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1521,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1521,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1522,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1525,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1526,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1526,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1527,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1529,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1530,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1541,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1542,758935)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1554,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1555,758935)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1564,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1565,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1580,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1581,758935)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1590,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1590,758935), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1591,758935)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1591,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1593,758935), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1594,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1596,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1597,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1602,758935), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1603,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1604,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1605,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1607,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1608,758935)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1608,758935), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1609,758935)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1610,758935), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1611,758935)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1615,758935), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1616,758935)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1616,758935), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1617,758935)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1624,758935), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1625,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1630,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1631,758935)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(242,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1639,758935), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1640,758935)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1658,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1658,758935), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1659,758935)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1659,758935)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1673,758935), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1674,758935)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1695,758935), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1696,758935)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1696,758935), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1697,758935)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1699,758935), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1700,758935)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1706,758935), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1707,758935)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1708,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1709,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1711,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1717,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1721,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1721,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1722,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1727,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1730,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1732,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1744,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1744,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1745,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1757,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1762,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1781,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1783,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1784,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1785,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1789,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1803,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1804,758935), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1804,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1829,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1833,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1845,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1849,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1849,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1850,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1853,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1853,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1853,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1854,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1854,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1856,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1868,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1869,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1873,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1874,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1893,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1897,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1901,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1910,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1912,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1915,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1916,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,758935), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1942,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1946,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1950,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1956,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1956,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1957,758935), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 760935  inst.: 15888900 (ipc=461.3) sim_rate=32828 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:57:27 2019
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(85,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2040,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2082,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2114,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2116,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2142,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2218,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2223,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2235,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2284,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2326,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2375,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2396,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2405,758935), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2405,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2453,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2476,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2486,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2523,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2534,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2535,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2561,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2607,758935), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2608,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2628,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2659,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2712,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2715,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2739,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2755,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2778,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2821,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2869,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2879,758935), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2914,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2936,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3076,758935), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3077
gpu_sim_insn = 925664
gpu_ipc =     300.8333
gpu_tot_sim_cycle = 762012
gpu_tot_sim_insn = 15891956
gpu_tot_ipc =      20.8553
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1924362
gpu_stall_icnt2sh    = 4771590
gpu_total_sim_rate=32834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 924498
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 80129, Miss = 66706, Miss_rate = 0.832, Pending_hits = 4642, Reservation_fails = 589522
	L1D_cache_core[1]: Access = 84838, Miss = 70484, Miss_rate = 0.831, Pending_hits = 4702, Reservation_fails = 617899
	L1D_cache_core[2]: Access = 85138, Miss = 70986, Miss_rate = 0.834, Pending_hits = 4861, Reservation_fails = 619379
	L1D_cache_core[3]: Access = 82515, Miss = 68720, Miss_rate = 0.833, Pending_hits = 4785, Reservation_fails = 603641
	L1D_cache_core[4]: Access = 81696, Miss = 68299, Miss_rate = 0.836, Pending_hits = 4714, Reservation_fails = 604067
	L1D_cache_core[5]: Access = 83409, Miss = 69776, Miss_rate = 0.837, Pending_hits = 4859, Reservation_fails = 603842
	L1D_cache_core[6]: Access = 80678, Miss = 67449, Miss_rate = 0.836, Pending_hits = 4697, Reservation_fails = 595604
	L1D_cache_core[7]: Access = 81800, Miss = 67961, Miss_rate = 0.831, Pending_hits = 4651, Reservation_fails = 603767
	L1D_cache_core[8]: Access = 82402, Miss = 68577, Miss_rate = 0.832, Pending_hits = 4729, Reservation_fails = 599785
	L1D_cache_core[9]: Access = 81791, Miss = 68273, Miss_rate = 0.835, Pending_hits = 4718, Reservation_fails = 605106
	L1D_cache_core[10]: Access = 80361, Miss = 66442, Miss_rate = 0.827, Pending_hits = 4631, Reservation_fails = 590892
	L1D_cache_core[11]: Access = 84509, Miss = 70463, Miss_rate = 0.834, Pending_hits = 4757, Reservation_fails = 605605
	L1D_cache_core[12]: Access = 81909, Miss = 67931, Miss_rate = 0.829, Pending_hits = 4724, Reservation_fails = 603092
	L1D_cache_core[13]: Access = 83244, Miss = 69460, Miss_rate = 0.834, Pending_hits = 4738, Reservation_fails = 605714
	L1D_cache_core[14]: Access = 81494, Miss = 67829, Miss_rate = 0.832, Pending_hits = 4510, Reservation_fails = 605105
	L1D_total_cache_accesses = 1235913
	L1D_total_cache_misses = 1029356
	L1D_total_cache_miss_rate = 0.8329
	L1D_total_cache_pending_hits = 70718
	L1D_total_cache_reservation_fails = 9053020
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131995
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6615781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131515
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2437239
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 923497
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2792, 2544, 2831, 2650, 2333, 2544, 2318, 2608, 2741, 2967, 2369, 2657, 2408, 2984, 2498, 2371, 2255, 2354, 2436, 2723, 2693, 2405, 2728, 2635, 2322, 2239, 2824, 2066, 2185, 2008, 2414, 2570, 2257, 1724, 2210, 1760, 2142, 2346, 1850, 1967, 1582, 1784, 1476, 1217, 2251, 1588, 1492, 1314, 
gpgpu_n_tot_thrd_icount = 54102880
gpgpu_n_tot_w_icount = 1690715
gpgpu_n_stall_shd_mem = 9893076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619546
gpgpu_n_mem_write_global = 413106
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033142
gpgpu_n_store_insn = 678974
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1615722
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16426180	W0_Idle:827552	W0_Scoreboard:3116165	W1:425469	W2:194943	W3:124369	W4:89613	W5:70075	W6:60388	W7:53987	W8:45879	W9:42077	W10:40162	W11:35686	W12:31421	W13:28341	W14:23113	W15:19934	W16:16933	W17:15461	W18:13327	W19:12481	W20:12822	W21:13390	W22:13030	W23:13204	W24:13993	W25:11500	W26:10044	W27:6534	W28:4230	W29:1578	W30:919	W31:52	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4956368 {8:619546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16543632 {40:412846,72:87,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84258256 {136:619546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304848 {8:413106,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 495 
maxdqlatency = 0 
maxmflatency = 1198 
averagemflatency = 396 
max_icnt2mem_latency = 883 
max_icnt2sh_latency = 760941 
mrq_lat_table:46511 	3938 	1381 	3937 	5396 	1105 	592 	329 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131978 	709418 	191231 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	83928 	30441 	79552 	322199 	244422 	268166 	4019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37340 	293359 	271121 	17646 	95 	0 	0 	2 	9 	35 	912 	9245 	18989 	44221 	98674 	168211 	72808 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1429 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        38        22        19        32        31        32        32        32        30        27        31        35        36        37        38 
dram[1]:        27        36        50        32        22        34        30        30        22        26        26        22        32        34        41        34 
dram[2]:        30        29        26        40        31        26        32        32        30        42        26        24        40        32        44        52 
dram[3]:        26        28        49        35        42        36        27        28        34        22        24        23        27        34        35        33 
dram[4]:        32        31        39        34        32        30        32        32        32        32        26        22        37        32        35        34 
dram[5]:        34        35        47        27        22        27        30        26        28        19        22        24        32        32        32        34 
maximum service time to same row:
dram[0]:     62282     59002     70671     43752     48928     51281     39107     41799     64770     52869     41725     46929    103421     56755     94950     95796 
dram[1]:     50378     66903     66068     54831     73591    120939     44762     42463     43881     70296     58760     65991     54957     90460     70151     94905 
dram[2]:     58043     39905     65591     70072     66235     46256     44743     52071     39856     63328     46075     81549     96047     59493    132594    149979 
dram[3]:     59360     36188     64741    104069     49746     42984     62416     55052     44617     32593     49362     53915    102500     79831     71649     68516 
dram[4]:     60396     55298     56067     48579     74175     74207     70375     65190     40119     49775     55909     71931    108852     75306     65358     93739 
dram[5]:     47309     60821    116930    104534    133425     54129     56992     53831     54557     38514     50637     41625     83425     85624    140595    132867 
average row accesses per activate:
dram[0]:  3.707182  3.276596  3.193416  3.176471  4.428571  4.415493  3.526786  3.469565  4.682119  4.015625  3.470900  3.182266  4.299066  4.150443  7.490909  5.671052 
dram[1]:  3.800000  3.851485  3.897959  3.962963  2.806950  3.134529  3.277056  3.106061  3.126923  3.281512  3.573604  3.256039  3.784615  4.140496  5.907895  6.739130 
dram[2]:  3.384259  3.457944  3.717949  3.928571  4.260870  3.873494  4.291667  4.935484  3.811224  3.491071  2.848739  3.185714  4.093220  3.983740  7.196721  7.571429 
dram[3]:  3.146825  3.152000  3.884817  3.841837  4.083832  3.586735  4.071795  3.776119  3.521552  3.120482  2.804082  2.870130  4.121951  4.348214  5.637500  5.147727 
dram[4]:  4.583893  3.860215  3.693069  3.408163  3.865031  3.918605  3.621212  3.969697  4.262295  4.401130  3.345361  3.666667  4.256410  4.061403  8.094339  8.102041 
dram[5]:  3.512563  3.268595  3.019531  2.936567  4.099379  3.254717  4.257310  3.890000  3.438914  3.007380  3.177570  3.105023  4.311927  4.162393  7.711538  6.803279 
average row locality = 63213/16910 = 3.738202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       489       530       542       531       492       496       607       601       546       578       528       527       434       443       412       430 
dram[1]:       540       548       521       521       535       543       595       636       611       586       542       540       457       461       449       463 
dram[2]:       514       512       520       501       461       498       554       583       570       593       537       544       457       458       438       423 
dram[3]:       546       540       521       522       513       530       593       580       601       588       555       534       464       454       451       451 
dram[4]:       492       506       520       492       486       506       556       523       584       578       522       495       465       430       429       397 
dram[5]:       497       553       550       552       500       526       565       593       582       599       550       542       436       450       401       415 
total reads: 49632
bank skew: 636/397 = 1.60
chip skew: 8548/7981 = 1.07
number of total write accesses:
dram[0]:       182       240       234       225       128       131       183       197       161       193       128       119        26        26         0         1 
dram[1]:       239       230       243       228       192       156       162       184       202       195       162       134        35        40         0         2 
dram[2]:       217       228       205       214       127       145       167       182       177       189       141       125        26        32         1         1 
dram[3]:       247       248       221       231       169       173       201       179       216       189       132       129        43        33         0         2 
dram[4]:       191       212       226       176       144       168       161       132       196       201       127       110        33        33         0         0 
dram[5]:       202       238       223       235       160       164       163       185       178       216       130       138        34        37         0         0 
total reads: 13581
min_bank_accesses = 0!
chip skew: 2413/2110 = 1.14
average mf latency per bank:
dram[0]:       2949      2639      2892      3066      3676      3683      3097      2988      3073      2912      6310      6609     14022     13872     21732     21242
dram[1]:       2679      2794      3055      3214      3311      3520      3324      3150      2842      2991      5875      6639     13290     13706     20860     20725
dram[2]:       2802      2764      3119      3078      3980      3688      3375      3118      3109      2953      6151      6702     13549     13997     20546     21830
dram[3]:       2692      2601      3033      2982      3408      3356      3161      3231      2765      2844      6205      6593     13021     14104     20573     21021
dram[4]:       3889      2850      3908      3372      4901      3547      4565      3665      3865      2819     39865      7308     17788     14930     28657     23345
dram[5]:       2831      2663      2874      3012      3404      3433      3080      3153      2863      2802      6267      6536     13623     14201     21921     22600
maximum mf latency per bank:
dram[0]:        936       952       905       905       990       851       979       920       884       912       895       899       888       969       901       891
dram[1]:        931      1069       898       925       900       928       962      1000       914       981       948       985       967       922       915      1014
dram[2]:        993       880       858       923       882       898       983       919       875      1046      1021       921       886      1073       961       976
dram[3]:       1021       901      1021       955       861       978       898       989       989       874       885      1041       968       944       940       975
dram[4]:       1198       879      1146       946      1013       910      1151      1010      1162       930      1140       930      1108       896      1035       909
dram[5]:        870      1156       898       890       883       949       874       981       962       987       922       895       921       873      1000       993

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=980839 n_act=2719 n_pre=2703 n_req=10360 n_rd=16372 n_write=3217 bw_util=0.03895
n_activity=167028 dram_eff=0.2346
bk0: 978a 996148i bk1: 1060a 994517i bk2: 1084a 993794i bk3: 1062a 993376i bk4: 984a 997534i bk5: 992a 997533i bk6: 1214a 993607i bk7: 1202a 993055i bk8: 1092a 995645i bk9: 1156a 994531i bk10: 1056a 995770i bk11: 1054a 995361i bk12: 868a 999314i bk13: 886a 999051i bk14: 824a 1001448i bk15: 860a 1000808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0879684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=979112 n_act=3067 n_pre=3051 n_req=10952 n_rd=17096 n_write=3524 bw_util=0.041
n_activity=182300 dram_eff=0.2262
bk0: 1080a 995586i bk1: 1096a 995434i bk2: 1042a 994771i bk3: 1042a 995689i bk4: 1070a 994121i bk5: 1086a 995443i bk6: 1190a 994596i bk7: 1272a 993167i bk8: 1222a 993389i bk9: 1172a 993970i bk10: 1084a 995926i bk11: 1080a 995412i bk12: 914a 999285i bk13: 922a 999041i bk14: 898a 1001237i bk15: 926a 1001503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0554635
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=981010 n_act=2660 n_pre=2644 n_req=10340 n_rd=16326 n_write=3210 bw_util=0.03884
n_activity=164705 dram_eff=0.2372
bk0: 1028a 995600i bk1: 1024a 994873i bk2: 1040a 994613i bk3: 1002a 995248i bk4: 922a 998547i bk5: 996a 996820i bk6: 1108a 995386i bk7: 1166a 995394i bk8: 1140a 995409i bk9: 1186a 993800i bk10: 1074a 995103i bk11: 1088a 995415i bk12: 914a 998935i bk13: 916a 998472i bk14: 876a 1001276i bk15: 846a 1001612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0837143
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=979432 n_act=3008 n_pre=2992 n_req=10856 n_rd=16886 n_write=3532 bw_util=0.0406
n_activity=178434 dram_eff=0.2289
bk0: 1092a 993765i bk1: 1080a 993590i bk2: 1042a 995272i bk3: 1044a 995381i bk4: 1026a 996966i bk5: 1060a 995835i bk6: 1186a 994933i bk7: 1160a 995176i bk8: 1202a 994040i bk9: 1176a 994237i bk10: 1110a 995167i bk11: 1068a 995035i bk12: 928a 999145i bk13: 908a 999542i bk14: 902a 1001304i bk15: 902a 1001218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.049738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=981830 n_act=2483 n_pre=2467 n_req=10091 n_rd=15962 n_write=3108 bw_util=0.03792
n_activity=163177 dram_eff=0.2337
bk0: 984a 997630i bk1: 1012a 995672i bk2: 1040a 995448i bk3: 984a 996241i bk4: 972a 997318i bk5: 1012a 995178i bk6: 1112a 994709i bk7: 1046a 995977i bk8: 1168a 994272i bk9: 1156a 994175i bk10: 1044a 995841i bk11: 990a 996865i bk12: 930a 998555i bk13: 860a 998727i bk14: 858a 1001167i bk15: 794a 1001821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0929095
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1005850 n_nop=979893 n_act=2973 n_pre=2957 n_req=10614 n_rd=16622 n_write=3405 bw_util=0.03982
n_activity=175759 dram_eff=0.2279
bk0: 994a 995467i bk1: 1106a 993996i bk2: 1100a 993527i bk3: 1104a 992544i bk4: 1000a 996418i bk5: 1052a 994938i bk6: 1130a 995641i bk7: 1186a 993872i bk8: 1164a 994804i bk9: 1198a 992638i bk10: 1100a 995476i bk11: 1084a 994833i bk12: 872a 999434i bk13: 900a 999340i bk14: 802a 1001806i bk15: 830a 1001822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0679107

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81934, Miss = 4050, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 517
L2_cache_bank[1]: Access = 82578, Miss = 4136, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 724
L2_cache_bank[2]: Access = 81865, Miss = 4250, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 116
L2_cache_bank[3]: Access = 83328, Miss = 4298, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 81803, Miss = 4051, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 108
L2_cache_bank[5]: Access = 82988, Miss = 4112, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 584
L2_cache_bank[6]: Access = 82612, Miss = 4244, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 1
L2_cache_bank[7]: Access = 83123, Miss = 4199, Miss_rate = 0.051, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[8]: Access = 123089, Miss = 4054, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 396
L2_cache_bank[9]: Access = 83488, Miss = 3927, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 467
L2_cache_bank[10]: Access = 82502, Miss = 4081, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[11]: Access = 83417, Miss = 4230, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 1032727
L2_total_cache_misses = 49632
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 2917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 576950
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2566
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3511181
icnt_total_pkts_simt_to_mem=1446439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.79918
	minimum = 6
	maximum = 50
Network latency average = 9.30158
	minimum = 6
	maximum = 47
Slowest packet = 2063621
Flit latency average = 8.08287
	minimum = 6
	maximum = 43
Slowest flit = 4951962
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0351232
	minimum = 0.0227494 (at node 8)
	maximum = 0.0451739 (at node 24)
Accepted packet rate average = 0.0351232
	minimum = 0.0227494 (at node 8)
	maximum = 0.0451739 (at node 24)
Injected flit rate average = 0.0976059
	minimum = 0.0266493 (at node 8)
	maximum = 0.19857 (at node 24)
Accepted flit rate average= 0.0976059
	minimum = 0.038999 (at node 19)
	maximum = 0.181995 (at node 4)
Injected packet length average = 2.77896
Accepted packet length average = 2.77896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.3139 (8 samples)
	minimum = 6 (8 samples)
	maximum = 328.5 (8 samples)
Network latency average = 22.7157 (8 samples)
	minimum = 6 (8 samples)
	maximum = 254.125 (8 samples)
Flit latency average = 17.0685 (8 samples)
	minimum = 6 (8 samples)
	maximum = 252 (8 samples)
Fragmentation average = 0.0339445 (8 samples)
	minimum = 0 (8 samples)
	maximum = 170.125 (8 samples)
Injected packet rate average = 0.0554195 (8 samples)
	minimum = 0.0420581 (8 samples)
	maximum = 0.102104 (8 samples)
Accepted packet rate average = 0.0554195 (8 samples)
	minimum = 0.0420581 (8 samples)
	maximum = 0.102104 (8 samples)
Injected flit rate average = 0.136373 (8 samples)
	minimum = 0.0563344 (8 samples)
	maximum = 0.266728 (8 samples)
Accepted flit rate average = 0.136373 (8 samples)
	minimum = 0.0737181 (8 samples)
	maximum = 0.232749 (8 samples)
Injected packet size average = 2.46073 (8 samples)
Accepted packet size average = 2.46073 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 4 sec (484 sec)
gpgpu_simulation_rate = 32834 (inst/sec)
gpgpu_simulation_rate = 1574 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,762012)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,762012)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,762012)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,762012)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,762012)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,762012)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,762012)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(49,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(51,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (374,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (374,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (374,762012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(375,762012)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(375,762012)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(375,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (376,762012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,762012)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,762012)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(377,762012)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,762012)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(36,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,762012)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (387,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(388,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (390,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,762012)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(391,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (394,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(395,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (395,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(396,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (396,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(397,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (400,762012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(401,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (405,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (405,762012), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(406,762012)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(407,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (409,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(410,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (420,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(421,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (422,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (422,762012), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(423,762012)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (423,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (423,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (423,762012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(424,762012)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(424,762012)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (424,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(425,762012)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(425,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (433,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (433,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (433,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (433,762012), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(434,762012)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(434,762012)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(434,762012)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(435,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (435,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(436,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (443,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (443,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,762012)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(444,762012)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(444,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (445,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(446,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (448,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(449,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,762012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,762012)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (453,762012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(454,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (454,762012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(455,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (457,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(458,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (461,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(462,762012)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,762012)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(463,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (463,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (463,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (463,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(464,762012)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(464,762012)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(465,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (468,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(469,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (470,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(471,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (472,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,762012)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(473,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (474,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(475,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (482,762012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(483,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (486,762012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(487,762012)
GPGPU-Sim uArch: cycles simulated: 762512  inst.: 16254324 (ipc=724.7) sim_rate=33514 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:57:28 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(60,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (543,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(544,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (547,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(548,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (548,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(549,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (554,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(555,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (559,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(560,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (565,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(566,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (569,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (569,762012), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(570,762012)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(571,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (572,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (572,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (572,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (572,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (572,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,762012), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(573,762012)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(573,762012)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(573,762012)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(574,762012)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(574,762012)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(574,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,762012), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,762012)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,762012)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (584,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (584,762012), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(585,762012)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(586,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (586,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (586,762012), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(587,762012)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(588,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (590,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (590,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (590,762012), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,762012)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(591,762012)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(592,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (594,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(595,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(596,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (596,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(597,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (601,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(602,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (604,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (604,762012), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(605,762012)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(606,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (606,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(607,762012)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(136,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (707,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(708,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (716,762012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(717,762012)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(94,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (766,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(767,762012)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (767,762012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(768,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (768,762012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(769,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (771,762012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(772,762012)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (779,762012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(780,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (787,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (787,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(788,762012)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(788,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (791,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(792,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (795,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (795,762012), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(796,762012)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(797,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (802,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (802,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(803,762012)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(803,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (807,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(808,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (813,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(814,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (814,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(815,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (821,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (821,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(822,762012)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(822,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (822,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(823,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (823,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(824,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (825,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(826,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (831,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(832,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (834,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(835,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (837,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(838,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (841,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(842,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (851,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(852,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (855,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(856,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (862,762012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(863,762012)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (864,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (864,762012), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(865,762012)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(866,762012)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (869,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (869,762012), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(870,762012)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(871,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (875,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(876,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (876,762012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(877,762012)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(194,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (880,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(881,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (884,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (884,762012), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(885,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (885,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(886,762012)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(886,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (895,762012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(896,762012)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (897,762012), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(898,762012)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (898,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(899,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (907,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(908,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,762012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (916,762012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(917,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (918,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(919,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (921,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(922,762012)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (923,762012), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(924,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (929,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (929,762012), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(930,762012)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(931,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (932,762012), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(933,762012)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (933,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (933,762012), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(934,762012)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(934,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (934,762012), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(935,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (936,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (936,762012), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(937,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (937,762012), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(938,762012)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(938,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (942,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (942,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(943,762012)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(943,762012)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (943,762012), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(944,762012)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (946,762012), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(947,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (950,762012), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(951,762012)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (960,762012), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(961,762012)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(162,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 763012  inst.: 16627188 (ipc=735.2) sim_rate=34142 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1015,762012), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1016,762012)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,762012), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,762012)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1021,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,762012), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1022,762012)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,762012)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,762012)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1024,762012), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1025,762012)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1026,762012), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1027,762012)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1027,762012), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1028,762012)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1037,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1037,762012), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1038,762012)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1039,762012)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1040,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1040,762012), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1041,762012)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1042,762012)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1043,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1043,762012), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1044,762012)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1044,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1044,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1047,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1047,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1055,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1057,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1057,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1057,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1058,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1059,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1063,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1069,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1083,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1091,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1105,762012), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(224,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1123,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1128,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1137,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1150,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1153,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1161,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1162,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1162,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1164,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1167,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1167,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1168,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1176,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1178,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1179,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1182,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1188,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1188,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1189,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1200,762012), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1212,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1213,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1215,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1216,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1216,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1229,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1237,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1248,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1251,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1252,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1253,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1261,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1264,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1265,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1265,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1269,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1271,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1273,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1277,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1278,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1287,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1287,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1289,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1290,762012), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1293,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1296,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1297,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1298,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1300,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1304,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1304,762012), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1313,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1325,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1328,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1330,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1340,762012), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1351,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1352,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1354,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1361,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1363,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1365,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1370,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1371,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1390,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1391,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1397,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1398,762012), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1403,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1413,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,762012), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1418
gpu_sim_insn = 917504
gpu_ipc =     647.0409
gpu_tot_sim_cycle = 763430
gpu_tot_sim_insn = 16809460
gpu_tot_ipc =      22.0183
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1924362
gpu_stall_icnt2sh    = 4771830
gpu_total_sim_rate=34516

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 942930
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 80265, Miss = 66736, Miss_rate = 0.831, Pending_hits = 4732, Reservation_fails = 589522
	L1D_cache_core[1]: Access = 84974, Miss = 70518, Miss_rate = 0.830, Pending_hits = 4804, Reservation_fails = 617899
	L1D_cache_core[2]: Access = 85266, Miss = 71016, Miss_rate = 0.833, Pending_hits = 4951, Reservation_fails = 619379
	L1D_cache_core[3]: Access = 82651, Miss = 68753, Miss_rate = 0.832, Pending_hits = 4884, Reservation_fails = 603641
	L1D_cache_core[4]: Access = 81832, Miss = 68331, Miss_rate = 0.835, Pending_hits = 4810, Reservation_fails = 604067
	L1D_cache_core[5]: Access = 83545, Miss = 69808, Miss_rate = 0.836, Pending_hits = 4955, Reservation_fails = 603842
	L1D_cache_core[6]: Access = 80806, Miss = 67481, Miss_rate = 0.835, Pending_hits = 4793, Reservation_fails = 595604
	L1D_cache_core[7]: Access = 81944, Miss = 67996, Miss_rate = 0.830, Pending_hits = 4756, Reservation_fails = 603767
	L1D_cache_core[8]: Access = 82530, Miss = 68609, Miss_rate = 0.831, Pending_hits = 4825, Reservation_fails = 599785
	L1D_cache_core[9]: Access = 81935, Miss = 68308, Miss_rate = 0.834, Pending_hits = 4823, Reservation_fails = 605106
	L1D_cache_core[10]: Access = 80497, Miss = 66474, Miss_rate = 0.826, Pending_hits = 4727, Reservation_fails = 590892
	L1D_cache_core[11]: Access = 84645, Miss = 70493, Miss_rate = 0.833, Pending_hits = 4847, Reservation_fails = 605605
	L1D_cache_core[12]: Access = 82053, Miss = 67961, Miss_rate = 0.828, Pending_hits = 4814, Reservation_fails = 603092
	L1D_cache_core[13]: Access = 83388, Miss = 69492, Miss_rate = 0.833, Pending_hits = 4834, Reservation_fails = 605714
	L1D_cache_core[14]: Access = 81630, Miss = 67863, Miss_rate = 0.831, Pending_hits = 4612, Reservation_fails = 605105
	L1D_total_cache_accesses = 1237961
	L1D_total_cache_misses = 1029839
	L1D_total_cache_miss_rate = 0.8319
	L1D_total_cache_pending_hits = 72167
	L1D_total_cache_reservation_fails = 9053020
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 136091
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 71957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6615781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135611
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3086
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409810
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2437239
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 941929
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2837, 2589, 2876, 2695, 2378, 2589, 2363, 2653, 2786, 3012, 2414, 2702, 2453, 3029, 2543, 2416, 2300, 2399, 2481, 2768, 2738, 2450, 2773, 2680, 2367, 2284, 2869, 2111, 2230, 2053, 2459, 2615, 2302, 1769, 2255, 1805, 2187, 2391, 1895, 2012, 1612, 1814, 1506, 1247, 2281, 1618, 1522, 1344, 
gpgpu_n_tot_thrd_icount = 55085920
gpgpu_n_tot_w_icount = 1721435
gpgpu_n_stall_shd_mem = 9893076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620029
gpgpu_n_mem_write_global = 413106
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098678
gpgpu_n_store_insn = 678974
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1746794
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9889665
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16427055	W0_Idle:828078	W0_Scoreboard:3124744	W1:425469	W2:194943	W3:124369	W4:89613	W5:70075	W6:60388	W7:53987	W8:45879	W9:42077	W10:40162	W11:35686	W12:31421	W13:28341	W14:23113	W15:19934	W16:16933	W17:15461	W18:13327	W19:12481	W20:12822	W21:13390	W22:13030	W23:13204	W24:13993	W25:11500	W26:10044	W27:6534	W28:4230	W29:1578	W30:919	W31:52	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4960232 {8:620029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16543632 {40:412846,72:87,136:173,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84323944 {136:620029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3304848 {8:413106,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 495 
maxdqlatency = 0 
maxmflatency = 1198 
averagemflatency = 396 
max_icnt2mem_latency = 883 
max_icnt2sh_latency = 760941 
mrq_lat_table:46511 	3938 	1381 	3937 	5396 	1105 	592 	329 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	132461 	709418 	191231 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	84411 	30441 	79552 	322199 	244422 	268166 	4019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37680 	293500 	271123 	17646 	95 	0 	0 	2 	9 	35 	912 	9245 	18989 	44221 	98674 	168211 	72808 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	1429 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        38        22        19        32        31        32        32        32        30        27        31        35        36        37        38 
dram[1]:        27        36        50        32        22        34        30        30        22        26        26        22        32        34        41        34 
dram[2]:        30        29        26        40        31        26        32        32        30        42        26        24        40        32        44        52 
dram[3]:        26        28        49        35        42        36        27        28        34        22        24        23        27        34        35        33 
dram[4]:        32        31        39        34        32        30        32        32        32        32        26        22        37        32        35        34 
dram[5]:        34        35        47        27        22        27        30        26        28        19        22        24        32        32        32        34 
maximum service time to same row:
dram[0]:     62282     59002     70671     43752     48928     51281     39107     41799     64770     52869     41725     46929    103421     56755     94950     95796 
dram[1]:     50378     66903     66068     54831     73591    120939     44762     42463     43881     70296     58760     65991     54957     90460     70151     94905 
dram[2]:     58043     39905     65591     70072     66235     46256     44743     52071     39856     63328     46075     81549     96047     59493    132594    149979 
dram[3]:     59360     36188     64741    104069     49746     42984     62416     55052     44617     32593     49362     53915    102500     79831     71649     68516 
dram[4]:     60396     55298     56067     48579     74175     74207     70375     65190     40119     49775     55909     71931    108852     75306     65358     93739 
dram[5]:     47309     60821    116930    104534    133425     54129     56992     53831     54557     38514     50637     41625     83425     85624    140595    132867 
average row accesses per activate:
dram[0]:  3.707182  3.276596  3.193416  3.176471  4.428571  4.415493  3.526786  3.469565  4.682119  4.015625  3.470900  3.182266  4.299066  4.150443  7.490909  5.671052 
dram[1]:  3.800000  3.851485  3.897959  3.962963  2.806950  3.134529  3.277056  3.106061  3.126923  3.281512  3.573604  3.256039  3.784615  4.140496  5.907895  6.739130 
dram[2]:  3.384259  3.457944  3.717949  3.928571  4.260870  3.873494  4.291667  4.935484  3.811224  3.491071  2.848739  3.185714  4.093220  3.983740  7.196721  7.571429 
dram[3]:  3.146825  3.152000  3.884817  3.841837  4.083832  3.586735  4.071795  3.776119  3.521552  3.120482  2.804082  2.870130  4.121951  4.348214  5.637500  5.147727 
dram[4]:  4.583893  3.860215  3.693069  3.408163  3.865031  3.918605  3.621212  3.969697  4.262295  4.401130  3.345361  3.666667  4.256410  4.061403  8.094339  8.102041 
dram[5]:  3.512563  3.268595  3.019531  2.936567  4.099379  3.254717  4.257310  3.890000  3.438914  3.007380  3.177570  3.105023  4.311927  4.162393  7.711538  6.803279 
average row locality = 63213/16910 = 3.738202
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       489       530       542       531       492       496       607       601       546       578       528       527       434       443       412       430 
dram[1]:       540       548       521       521       535       543       595       636       611       586       542       540       457       461       449       463 
dram[2]:       514       512       520       501       461       498       554       583       570       593       537       544       457       458       438       423 
dram[3]:       546       540       521       522       513       530       593       580       601       588       555       534       464       454       451       451 
dram[4]:       492       506       520       492       486       506       556       523       584       578       522       495       465       430       429       397 
dram[5]:       497       553       550       552       500       526       565       593       582       599       550       542       436       450       401       415 
total reads: 49632
bank skew: 636/397 = 1.60
chip skew: 8548/7981 = 1.07
number of total write accesses:
dram[0]:       182       240       234       225       128       131       183       197       161       193       128       119        26        26         0         1 
dram[1]:       239       230       243       228       192       156       162       184       202       195       162       134        35        40         0         2 
dram[2]:       217       228       205       214       127       145       167       182       177       189       141       125        26        32         1         1 
dram[3]:       247       248       221       231       169       173       201       179       216       189       132       129        43        33         0         2 
dram[4]:       191       212       226       176       144       168       161       132       196       201       127       110        33        33         0         0 
dram[5]:       202       238       223       235       160       164       163       185       178       216       130       138        34        37         0         0 
total reads: 13581
min_bank_accesses = 0!
chip skew: 2413/2110 = 1.14
average mf latency per bank:
dram[0]:       2949      2639      2892      3066      3676      3683      3097      2988      3073      2912      6314      6614     14028     13878     21732     21242
dram[1]:       2679      2794      3055      3214      3311      3520      3324      3150      2842      2991      5879      6644     13296     13712     20860     20725
dram[2]:       2802      2764      3119      3078      3980      3688      3375      3118      3109      2953      6155      6707     13555     14002     20546     21830
dram[3]:       2692      2601      3033      2982      3408      3356      3161      3231      2765      2844      6209      6597     13026     14110     20573     21021
dram[4]:       3889      2850      3908      3372      4901      3547      4565      3665      3865      2819     39870      7313     17794     14936     28657     23345
dram[5]:       2831      2663      2874      3012      3404      3433      3080      3153      2863      2802      6272      6541     13629     14206     21921     22600
maximum mf latency per bank:
dram[0]:        936       952       905       905       990       851       979       920       884       912       895       899       888       969       901       891
dram[1]:        931      1069       898       925       900       928       962      1000       914       981       948       985       967       922       915      1014
dram[2]:        993       880       858       923       882       898       983       919       875      1046      1021       921       886      1073       961       976
dram[3]:       1021       901      1021       955       861       978       898       989       989       874       885      1041       968       944       940       975
dram[4]:       1198       879      1146       946      1013       910      1151      1010      1162       930      1140       930      1108       896      1035       909
dram[5]:        870      1156       898       890       883       949       874       981       962       987       922       895       921       873      1000       993

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=982710 n_act=2719 n_pre=2703 n_req=10360 n_rd=16372 n_write=3217 bw_util=0.03888
n_activity=167028 dram_eff=0.2346
bk0: 978a 998019i bk1: 1060a 996388i bk2: 1084a 995665i bk3: 1062a 995247i bk4: 984a 999405i bk5: 992a 999404i bk6: 1214a 995478i bk7: 1202a 994926i bk8: 1092a 997516i bk9: 1156a 996402i bk10: 1056a 997641i bk11: 1054a 997232i bk12: 868a 1001185i bk13: 886a 1000922i bk14: 824a 1003319i bk15: 860a 1002679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0878051
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=980983 n_act=3067 n_pre=3051 n_req=10952 n_rd=17096 n_write=3524 bw_util=0.04092
n_activity=182300 dram_eff=0.2262
bk0: 1080a 997457i bk1: 1096a 997305i bk2: 1042a 996642i bk3: 1042a 997560i bk4: 1070a 995992i bk5: 1086a 997314i bk6: 1190a 996467i bk7: 1272a 995038i bk8: 1222a 995260i bk9: 1172a 995841i bk10: 1084a 997797i bk11: 1080a 997283i bk12: 914a 1001156i bk13: 922a 1000912i bk14: 898a 1003108i bk15: 926a 1003374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0553606
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=982881 n_act=2660 n_pre=2644 n_req=10340 n_rd=16326 n_write=3210 bw_util=0.03877
n_activity=164705 dram_eff=0.2372
bk0: 1028a 997471i bk1: 1024a 996744i bk2: 1040a 996484i bk3: 1002a 997119i bk4: 922a 1000418i bk5: 996a 998691i bk6: 1108a 997257i bk7: 1166a 997265i bk8: 1140a 997280i bk9: 1186a 995671i bk10: 1074a 996974i bk11: 1088a 997286i bk12: 914a 1000806i bk13: 916a 1000343i bk14: 876a 1003147i bk15: 846a 1003483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0835588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=981303 n_act=3008 n_pre=2992 n_req=10856 n_rd=16886 n_write=3532 bw_util=0.04052
n_activity=178434 dram_eff=0.2289
bk0: 1092a 995636i bk1: 1080a 995461i bk2: 1042a 997143i bk3: 1044a 997252i bk4: 1026a 998837i bk5: 1060a 997706i bk6: 1186a 996804i bk7: 1160a 997047i bk8: 1202a 995911i bk9: 1176a 996108i bk10: 1110a 997038i bk11: 1068a 996906i bk12: 928a 1001016i bk13: 908a 1001413i bk14: 902a 1003175i bk15: 902a 1003089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0496457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=983701 n_act=2483 n_pre=2467 n_req=10091 n_rd=15962 n_write=3108 bw_util=0.03785
n_activity=163177 dram_eff=0.2337
bk0: 984a 999501i bk1: 1012a 997543i bk2: 1040a 997319i bk3: 984a 998112i bk4: 972a 999189i bk5: 1012a 997049i bk6: 1112a 996580i bk7: 1046a 997848i bk8: 1168a 996143i bk9: 1156a 996046i bk10: 1044a 997712i bk11: 990a 998736i bk12: 930a 1000426i bk13: 860a 1000598i bk14: 858a 1003038i bk15: 794a 1003692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.092737
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007721 n_nop=981764 n_act=2973 n_pre=2957 n_req=10614 n_rd=16622 n_write=3405 bw_util=0.03975
n_activity=175759 dram_eff=0.2279
bk0: 994a 997338i bk1: 1106a 995867i bk2: 1100a 995398i bk3: 1104a 994415i bk4: 1000a 998289i bk5: 1052a 996809i bk6: 1130a 997512i bk7: 1186a 995743i bk8: 1164a 996675i bk9: 1198a 994509i bk10: 1100a 997347i bk11: 1084a 996704i bk12: 872a 1001305i bk13: 900a 1001211i bk14: 802a 1003677i bk15: 830a 1003693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0677846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81970, Miss = 4050, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 517
L2_cache_bank[1]: Access = 82618, Miss = 4136, Miss_rate = 0.050, Pending_hits = 13, Reservation_fails = 724
L2_cache_bank[2]: Access = 81905, Miss = 4250, Miss_rate = 0.052, Pending_hits = 21, Reservation_fails = 116
L2_cache_bank[3]: Access = 83372, Miss = 4298, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[4]: Access = 81843, Miss = 4051, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 108
L2_cache_bank[5]: Access = 83028, Miss = 4112, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 584
L2_cache_bank[6]: Access = 82648, Miss = 4244, Miss_rate = 0.051, Pending_hits = 20, Reservation_fails = 1
L2_cache_bank[7]: Access = 83164, Miss = 4199, Miss_rate = 0.050, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[8]: Access = 123132, Miss = 4054, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 396
L2_cache_bank[9]: Access = 83529, Miss = 3927, Miss_rate = 0.047, Pending_hits = 15, Reservation_fails = 467
L2_cache_bank[10]: Access = 82544, Miss = 4081, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 3
L2_cache_bank[11]: Access = 83457, Miss = 4230, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 1033210
L2_total_cache_misses = 49632
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 150
L2_total_cache_reservation_fails = 2917
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 577433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 42574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2566
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405934
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.299
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=3513596
icnt_total_pkts_simt_to_mem=1446922
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5942
	minimum = 6
	maximum = 32
Network latency average = 8.96377
	minimum = 6
	maximum = 27
Slowest packet = 2065733
Flit latency average = 7.44548
	minimum = 6
	maximum = 23
Slowest flit = 4958295
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0252312
	minimum = 0.0211566 (at node 0)
	maximum = 0.0310296 (at node 18)
Accepted packet rate average = 0.0252312
	minimum = 0.0211566 (at node 0)
	maximum = 0.0310296 (at node 18)
Injected flit rate average = 0.0756935
	minimum = 0.0211566 (at node 0)
	maximum = 0.155148 (at node 18)
Accepted flit rate average= 0.0756935
	minimum = 0.0253879 (at node 15)
	maximum = 0.123413 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4562 (9 samples)
	minimum = 6 (9 samples)
	maximum = 295.556 (9 samples)
Network latency average = 21.1877 (9 samples)
	minimum = 6 (9 samples)
	maximum = 228.889 (9 samples)
Flit latency average = 15.9993 (9 samples)
	minimum = 6 (9 samples)
	maximum = 226.556 (9 samples)
Fragmentation average = 0.0301729 (9 samples)
	minimum = 0 (9 samples)
	maximum = 151.222 (9 samples)
Injected packet rate average = 0.0520653 (9 samples)
	minimum = 0.0397357 (9 samples)
	maximum = 0.0942067 (9 samples)
Accepted packet rate average = 0.0520653 (9 samples)
	minimum = 0.0397357 (9 samples)
	maximum = 0.0942067 (9 samples)
Injected flit rate average = 0.129631 (9 samples)
	minimum = 0.0524257 (9 samples)
	maximum = 0.25433 (9 samples)
Accepted flit rate average = 0.129631 (9 samples)
	minimum = 0.068348 (9 samples)
	maximum = 0.2206 (9 samples)
Injected packet size average = 2.48977 (9 samples)
Accepted packet size average = 2.48977 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 7 sec (487 sec)
gpgpu_simulation_rate = 34516 (inst/sec)
gpgpu_simulation_rate = 1567 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 486502.593750 (ms)
Result stored in result.txt
