
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002211                       # Number of seconds simulated
sim_ticks                                  2210739000                       # Number of ticks simulated
final_tick                                 2210739000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 246361                       # Simulator instruction rate (inst/s)
host_op_rate                                   460356                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              132146352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736680                       # Number of bytes of host memory used
host_seconds                                    16.73                       # Real time elapsed on the host
sim_insts                                     4121492                       # Number of instructions simulated
sim_ops                                       7701517                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         152768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         698944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             851712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       152768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        89024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           89024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1391                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1391                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          69102685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316158533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             385261218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     69102685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         69102685                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40268887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40268887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40268887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         69102685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316158533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            425530106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001665220500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           82                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           82                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               27834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1391                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13308                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1391                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 850432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  851712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                89024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     20                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2210641000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13308                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1391                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.207629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.039506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.656885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2301     49.87%     49.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1250     27.09%     76.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          358      7.76%     84.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      4.27%     88.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          115      2.49%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           67      1.45%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      1.17%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      0.78%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          236      5.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4614                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           82                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.073171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    108.147747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    442.699708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            57     69.51%     69.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23     28.05%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      1.22%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      1.22%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            82                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           82                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.768293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.740285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               50     60.98%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.44%     63.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     35.37%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            82                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       152768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       697664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        88000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 69102684.667887061834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 315579541.501733124256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39805693.933114670217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1391                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     84408500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    407469250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38249695750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35361.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37310.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27497984.00                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    242727750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               491877750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   66440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18266.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37016.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       384.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    385.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     150393.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 16436280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8724705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                46881240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3017160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            120907260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       523195020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20301120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        178102980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1036756245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            468.963656                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1937457250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1757500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    737492750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     52847500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     222214000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1147287250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 16536240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8785425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                47995080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4160340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         115552320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            120186210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4215840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       515039460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23574720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        179983680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1036029315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            468.634839                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1936222500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      5261000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    745329500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     61372750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     220327500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1129568250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1047670                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1047670                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             27466                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               985028                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   16217                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2092                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          985028                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             741281                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           243747                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        13163                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1118776                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      206860                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1630                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           181                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      483466                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           394                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4421479                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             569861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5053440                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1047670                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             757498                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3641156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   55268                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  397                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           488                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    483382                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8956                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4239691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.234150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.406724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2779743     65.56%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   127642      3.01%     68.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    32423      0.76%     69.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   140543      3.31%     72.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43729      1.03%     73.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52988      1.25%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    27634      0.65%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    27582      0.65%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1007407     23.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4239691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.236950                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.142930                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   468500                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2387884                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    783556                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                572117                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27634                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9210805                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  27634                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   508302                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2122938                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          18917                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    807957                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                753943                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                9085522                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9107                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  81725                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25844                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 122282                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               65                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            12304996                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              21269482                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12013734                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            219814                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10570803                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1734193                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1026                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1012                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4314254                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1173230                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              227356                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             17444                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7802                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8863946                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1645                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8465259                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7275                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1164073                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1707851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            824                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4239691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.996669                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.327967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1468450     34.64%     34.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1247717     29.43%     64.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              237385      5.60%     69.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              222093      5.24%     74.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160239      3.78%     78.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              160102      3.78%     82.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              619312     14.61%     97.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               75989      1.79%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               48404      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4239691                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48937     67.35%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    138      0.19%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    220      0.30%     67.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     8      0.01%     67.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   20      0.03%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12403     17.07%     84.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9775     13.45%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               885      1.22%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              272      0.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             33144      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6970249     82.34%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2763      0.03%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 50781      0.60%     83.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5551      0.07%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1361      0.02%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8395      0.10%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18387      0.22%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17856      0.21%     83.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8491      0.10%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2637      0.03%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1100771     13.00%     97.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              196736      2.32%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33759      0.40%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14368      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8465259                       # Type of FU issued
system.cpu.iq.rate                           1.914576                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       72660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21023927                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           9832367                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8270270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              226217                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             197422                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       103736                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8391371                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  113404                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            66489                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       166947                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          419                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        47871                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27634                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  862300                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 31235                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8865591                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1132                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1173230                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               227356                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6105                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 23191                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            133                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        23219                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                33906                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8408010                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1119572                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             57249                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1326415                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   901400                       # Number of branches executed
system.cpu.iew.exec_stores                     206843                       # Number of stores executed
system.cpu.iew.exec_rate                     1.901628                       # Inst execution rate
system.cpu.iew.wb_sent                        8385793                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8374006                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6964320                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9994494                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.893938                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696816                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1164237                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             821                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             27541                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4068629                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.892902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.034364                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2545628     62.57%     62.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       287244      7.06%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       136567      3.36%     72.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       223020      5.48%     78.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45352      1.11%     79.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       100271      2.46%     82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18680      0.46%     82.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        17700      0.44%     82.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       694167     17.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4068629                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4121492                       # Number of instructions committed
system.cpu.commit.committedOps                7701517                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1185768                       # Number of memory references committed
system.cpu.commit.loads                       1006283                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     854543                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77060                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7642810                       # Number of committed integer instructions.
system.cpu.commit.function_calls                10510                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        22466      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6400622     83.11%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2420      0.03%     83.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            46447      0.60%     84.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.04%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.02%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.09%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11756      0.15%     84.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.17%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.09%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1394      0.02%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          986162     12.80%     97.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         167110      2.17%     99.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20121      0.26%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12375      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7701517                       # Class of committed instruction
system.cpu.commit.bw_lim_events                694167                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12240216                       # The number of ROB reads
system.cpu.rob.rob_writes                    17904325                       # The number of ROB writes
system.cpu.timesIdled                            1572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          181788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4121492                       # Number of Instructions Simulated
system.cpu.committedOps                       7701517                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.072786                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.072786                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.932152                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.932152                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10773172                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7280087                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    145846                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    82422                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   4985588                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3996020                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 3172870                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           996.759886                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1195294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15133                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.985925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   996.759886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973398                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          810                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4939353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4939353                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1003009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1003009                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       177144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177144                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1180153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1180153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1180153                       # number of overall hits
system.cpu.dcache.overall_hits::total         1180153                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48556                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48556                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2346                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        50902                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        50902                       # number of overall misses
system.cpu.dcache.overall_misses::total         50902                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3399314500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3399314500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    158877499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    158877499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3558191999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3558191999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3558191999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3558191999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1051565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1051565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       179490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       179490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1231055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1231055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1231055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1231055                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046175                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046175                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013070                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041348                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70008.124640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70008.124640                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67722.719096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67722.719096                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69902.793584                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69902.793584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69902.793584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69902.793584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26887                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          460                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               456                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.962719                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.714286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2657                       # number of writebacks
system.cpu.dcache.writebacks::total              2657                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35754                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35763                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35763                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35763                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2337                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        15139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        15139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15139                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    877735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    877735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    155973499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    155973499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1033708499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1033708499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1033708499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1033708499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013020                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012298                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012298                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012298                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012298                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68562.334010                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68562.334010                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66740.906718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66740.906718                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68281.161173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68281.161173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68281.161173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68281.161173                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14109                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.099294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              482497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2955                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            163.281557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.099294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.961131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            969709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           969709                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       479542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          479542                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       479542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           479542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       479542                       # number of overall hits
system.cpu.icache.overall_hits::total          479542                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3835                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3835                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3835                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3835                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3835                       # number of overall misses
system.cpu.icache.overall_misses::total          3835                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    270751498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    270751498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    270751498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    270751498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    270751498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    270751498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       483377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       483377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       483377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       483377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       483377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       483377                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007934                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007934                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70600.129857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70600.129857                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70600.129857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70600.129857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70600.129857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70600.129857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1349                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.517241                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2440                       # number of writebacks
system.cpu.icache.writebacks::total              2440                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          880                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          880                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          880                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          880                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          880                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          880                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2955                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2955                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2955                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2955                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2955                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2955                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    216973999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    216973999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    216973999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    216973999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    216973999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    216973999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006113                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73426.057191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73426.057191                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73426.057191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73426.057191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73426.057191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73426.057191                       # average overall mshr miss latency
system.cpu.icache.replacements                   2440                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3856.989699                       # Cycle average of tags in use
system.l2.tags.total_refs                       34494                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.480512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     171.916883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       590.375862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3094.696954                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.144135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.755541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    567234                       # Number of tag accesses
system.l2.tags.data_accesses                   567234                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         2657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2657                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2411                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2411                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data               625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   625                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                558                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data          3587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3587                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4212                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4770                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 558                       # number of overall hits
system.l2.overall_hits::.cpu.data                4212                       # number of overall hits
system.l2.overall_hits::total                    4770                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data            1706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1706                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2391                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         9215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9215                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10921                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13312                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2391                       # number of overall misses
system.l2.overall_misses::.cpu.data             10921                       # number of overall misses
system.l2.overall_misses::total                 13312                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       145500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data    145674000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     145674000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    206573500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    206573500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    820487500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    820487500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    206573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    966161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1172735000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    206573500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    966161500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1172735000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         2657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2411                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2411                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          2331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2949                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        12802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2949                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            15133                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18082                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2949                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           15133                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18082                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.731875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731875                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.810783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.810783                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.719809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.719809                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.810783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.721668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.736202                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.810783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.721668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.736202                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        29100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29100                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85389.214537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85389.214537                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86396.277708                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86396.277708                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89038.252849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89038.252849                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86396.277708                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88468.226353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88096.078726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86396.277708                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88468.226353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88096.078726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1391                       # number of writebacks
system.l2.writebacks::total                      1391                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         1706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1706                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2387                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9215                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13308                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        95500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    128614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    128614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    182648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    182648500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    728337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    728337500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    182648500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    856951500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1039600000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    182648500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    856951500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1039600000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.731875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.809427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.809427                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.719809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.719809                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.809427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.721668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.735981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.809427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.721668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.735981                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        19100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75389.214537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75389.214537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76518.014244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76518.014244                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79038.252849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79038.252849                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76518.014244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78468.226353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78118.425008                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76518.014244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78468.226353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78118.425008                       # average overall mshr miss latency
system.l2.replacements                           9810                       # number of replacements
system.membus.snoop_filter.tot_requests         22421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         9121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1391                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7717                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1706                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  940736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13313                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31167500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           71265250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        34643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        16570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            792                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          790                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2210739000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             15757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2955                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        44387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       344896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1138560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1483456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9816                       # Total snoops (count)
system.tol2bus.snoopTraffic                     89408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27031     96.87%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    871      3.12%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22418500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4434995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22702500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
