[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADUM141E1BRWZ production of ANALOG DEVICES from the text: 3.0 kV RMS/3.75 kV RMS\nQuad Digital Isolators\nData Sheet ADuM140D /ADuM140E/ ADuM141D/ ADuM141E/ ADuM142D/ ADuM142E  \n \n Rev. J  Document Feedback \nInformation furnished by Analog Devices is believ ed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2015–2020 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \nHigh common-mode transient immunity: 100 kV/μs \nHigh robustness to radiated and conducted noise Low propagation delay \n13 ns maximum for 5 V operation 15 ns maximum for 1.8 V operation \n150 Mbps maximum guaranteed data rate Safety and regulatory approvals  \nUL recognition \n3000 V rms/3750 V rms for 1 minute per UL 1577 \nCSA Component Acceptance Notice 5A  VDE certificate of conformity  \nDIN V VDE V 0884-11 (VDE V 0884-11):2017-01 V\nIORM = 849 V peak \nCQC certification per GB4943.1-2011 \nBackward compatibility \nADuM140E1 /ADuM141E1/ ADuM142E1  pin-compatible \nwith ADuM1400/ ADuM1401/ ADuM1402  \nLow dynamic power consumption 1.8 V to 5 V level translation High temperature operation: 125°C Fail-safe high or low options 16-lead, RoHS compliant, SOIC package Qualified for automotive applications \nAPPLICATIONS \nGeneral-purpose multichannel isolation Serial peripheral interface (SPI)/data converter isolation Industrial field bus isolation \nGENERAL DESCRIPTION \nThe ADuM140D /ADuM140E /ADuM141D /ADuM141E / \nADuM142D /ADuM142E1 are quad-channel digital isolators \nbased on Analog Devices, Inc., iCoupler® technology. Combining \nhigh speed, complementary metal-oxide semiconductor (CMOS) \nand monolithic air core transfor mer technology, these isolation \ncomponents provide outstanding performance characteristics \nsuperior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 3 ns at 5 V operation. \nChannel matching is tight at 3.0 ns maximum. \nThe ADuM140D /ADuM140E /ADuM141D /ADuM141E / \nADuM142D /ADuM142E  data channels are independent and \nare available in a variety of co nfigurations with a withstand \nvoltage rating of 3.0 kV rms or 3.75 kV rms (see the Ordering \nGuide). The devices operate with the supply voltage on either side ranging from 1.8 V to 5 V, providing compatibility with \nlower voltage systems as well as enabling voltage translation  FUNCTIONAL BLOCK DIAGRAMS \nENCODE DECODEENCODE DECODEENCODE DECODEENCODE DECODEVDD1\nGND1\nVIA\nVIB\nVIC\nVID\nDISABLE1/NIC\nGND 1VDD2\nGND2ADuM140D/ADuM140E\nVOA\nVOB\nVOC\nVOD\nNIC/VE2\nGND21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9\n13119-101NOTES\n1. NIC = NO INTERNAL CONNECTION. LEAVE THIS PIN FLOATING.\n2. PIN 7 IS DISABLE 1AND PIN 10 IS NIC FOR THE ADuM140D, AND\nPIN 7 IS NIC AND PIN 10 IS VE2FOR THE ADuM140E. \nFigure 1. ADuM140D /ADuM140E  Functional Block Diagram \nDECODE ENCODEENCODE DECODEENCODE DECODEENCODE DECODEVDD1\nGND 1\nVIA\nVIB\nVIC\nVOD\nDISABLE1/VE1\nGND 1VDD2\nGND 2ADuM141D/ADuM141E\nVOA\nVOB\nVOC\nVID\nDISABLE2/VE2\nGND 21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9\n13119-102NOTES\n1. PIN 7 IS DISABLE 1AND PIN 10 IS DISABLE 2FOR THE ADuM141D,\nAND PIN 7 IS V E1AND PIN 10 IS V E2FOR THE ADuM141E. \nFigure 2. ADuM141D /ADuM141E  Functional Block Diagram \nDECODE ENCODEDECODE ENCODEENCODE DECODEENCODE DECODEVDD1\nGND 1\nVIA\nVIB\nVOC\nVOD\nDISABLE 1/VE1\nGND1VDD2\nGND 2ADuM142D/ADuM142E\nVOA\nVOB\nVIC\nVID\nDISABLE 2/VE2\nGND21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9\n13119-103NOTES\n1. PIN 7 IS DISABLE1AND PIN 10 IS DISABLE2FOR THE ADuM142D,\nAND PIN 7 IS V E1AND PIN 10 IS V E2FOR THE ADuM142E. \nFigure 3. ADuM142D /ADuM142E  Functional Block Diagram \nfunctionality across the isolation barrier. \nUnlike other optocoupler alternat ives, dc correctness is ensured \nin the absence of input logic tran sitions. Two different fail-safe \noptions are available, by which the outputs transition to a pre-\ndetermined state when the input po wer supply is not applied or the \ninputs are disabled. The ADuM140E1 /ADuM141E1 /ADuM142E1  \nare pin-compatible with the ADuM1400 /ADuM1401/ ADuM1402 . \n \n1 Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. \nOther patents are pending. \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 2 of 30 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ...................................................................................... 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nFunctional Block Diagrams ............................................................. 1 \xa0\nRevision History ............................................................................... 3 \xa0\nSpecifications .................................................................................... 4 \xa0\nElectrical Characteristics—5 V Operation ................................ 4 \xa0\nElectrical Characteristics—3.3 V Operation ............................ 6 \xa0\nElectrical Characteristics—2.5 V Operation ............................ 8 \xa0\nElectrical Characteristics—1.8 V Operation .......................... 10 \xa0\nInsulation and Safety Related Specifications .......................... 12 \xa0\nPackage Characteristics ............................................................. 12 \xa0\nRegulatory Information ............................................................. 13 \xa0\nDIN V VDE V 0884-11 (VDE V 0884-11) Insulation \nCharacteristics ............................................................................ 14 \xa0\nRecommended Operating Conditions .................................... 16 \xa0Absolute Maximum Ratings ......................................................... 17 \xa0\nESD Caution ............................................................................... 17 \xa0\nTruth Tables ................................................................................ 18 \xa0\nPin Configurations and Function De scriptions ......................... 19 \xa0\nTypical Performance Characteristics .......................................... 22 \xa0\nApplications Information ............................................................. 24 \xa0\nOverview ...................................................................................... 24 \xa0\nPrinted Circuit Board (PCB) Layout ....................................... 24 \xa0\nPropagation Delay Related Parameters ................................... 25 \xa0\nJitter Measurement .................................................................... 25 \xa0\nInsulation Lifetime ..................................................................... 25 \xa0\nOutline Dimensions ....................................................................... 27 \xa0\nOrdering Guide .......................................................................... 28 \xa0\nAutomotive Products ................................................................ 30 \xa0\n \n \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 3 of 30 REVISION HISTORY \n7/2020—Rev. I to Rev. J \nChanged DIN V VDE V 0884-10 to  DIN V VDE V 0884-11 ..................................................... Universal \nChange to Features Section ............................................................. 1 \nChanges to Table 13 and Table 14 ................................................ 13 Changes to Table 15 and Table 16 ................................................ 14 Changes to Table 17 and Table 18 ................................................ 15 Changes to Figure 6 ........................................................................ 16 \nChanges to Table 20 ........................................................................ 17 \nChanges to Ordering Guide .................................................................. 29  8/2018—Rev. H to Rev. I Changes to Table 13 ........................................................................ 13 \nChanges to Table 15 ........................................................................ 14 \nChanges to Ordering Guide ........................................................... 28 Change to Automotive Products Section .................................... 30  12/2017—Rev. G to Rev. H Changes to Ordering Guide ........................................................... 28 \n \n7/2017—Rev. F to Rev. G Changes to Ordering Guide ........................................................... 28  6/2017—Rev. E to Rev. F \nChanges to Ordering Guide ........................................................... 28 \n 2/2017—Rev. D to Rev. E Added RQ-16 Pack age ....................................................... Universal \nAdded Table 11; Renumbered Sequentially ................................ 12 \nChanges to Table 12 ........................................................................ 12 \nChanges to Table 13 and Table 14 ................................................ 13 Added Table 15 ................................................................................ 14 Added Table 18 ................................................................................ 15 Added Figure 6; Renumbered Sequentially ................................. 16 \nAdded Table 23 ................................................................................ 18 \nAdded Figure 29 .............................................................................. 28 Updated Outline Dimensions ....................................................... 28 Changes to Ordering Guide ........................................................... 28 Changes to Automotive Products Section ................................... 29  \n10/2016—Rev. C to Rev. D \nChanges to Features Section ............................................................ 1 Changes to Table 12 and Table 13 ................................................ 12  4/2016—Rev. B to Rev. C \nChanges to Features Section ............................................................ 1 \nChanges to Ordering Guide ........................................................... 26 Added Automotive Products Section ........................................... 27   \n 11/2015—Rev. A to Rev. B \nAdded 16-Lead, Narrow Body SOIC Package ............... Universal \nChanges to Title, Features Section, and General Description \nSection ................................................................................................ 1 \nChanges to Table 1 ............................................................................ 3 Changes to Table 3 ............................................................................ 5 Changes to Table 5 ............................................................................ 7 Changes to Table 7 ............................................................................ 9 \nAdded Table 9; Renumbered Sequentially .................................. 11 \nChanges to Table 10 and Table 11 ................................................ 11 Changes to Regulator Information Se ction ................................. 12 \nChanges to Table 12 ........................................................................ 12 Added Table 13 ............................................................................... 12 \nChanges to Table 14 ........................................................................ 13 \nAdded Table 15 and Figure 4; Renumbered Sequentially ............... 14 Changes to Figure 5 Caption ................................................................. 14 Changes to Endnote 3, Table 17, and Table 19 Title ........................ 15 Added Table 18 ........................................................................................ 15 Changes to Surface Tracking Section .................................................. 23 \nChanges to Calculation and Use of Parameters Example Section .... 24 \nUpdated Outline Dimensions ............................................................... 25 Changes to Ordering Guide .................................................................. 26  9/2015—Rev. 0 to Rev. A \nAdded ADuM141D/ADuM141E ..................................... Universal \nAdded ADuM142D/ADuM142E ..................................... Universal Changes to Features and Figure 1 ................................................... 1 Delete Figure 2; Renumbered Sequentially ................................... 1 Added Figure 2 and Figure 3; Renumbered Sequentially ........... 1 \nChanges to Table 1 ............................................................................ 3 \nChanges to Table 2 ............................................................................ 4 Changes to Table 3 ............................................................................ 5 Changes to Table 4 ............................................................................ 6 Changes to Table 5 ............................................................................ 7 \nChange to Table 6 ............................................................................. 8 \nChanges to Table 7 ............................................................................ 9 Changes to Table 8 .......................................................................... 10 Changes to Table 11 ........................................................................ 11 Changes to Table 12 ........................................................................ 12 Changes Table 15 ............................................................................ 13 \nChanges to Table 17 ........................................................................ 14 \nAdded Figure 7, Figure 8, and Table 19; Renumbered Sequentially ...................................................................................... 16 Added Figure 9, Figure 10, and Table 20 ..................................... 16 Added Figure 13 and Figure 16 ..................................................... 18 \nChanges to Figure 17 and Figure 18 ............................................. 19 \nChanges to Overview Section and Figure 19 .............................. 20 Updated Outline Dimensions ....................................................... 23 Changes to Ordering Guide .......................................................... 23  \n4/2015—Revision 0: Initial Version  \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 4 of 30 SPECIFICATIONS \nELECTRICAL CHARACTERISTICS—5 V OPERATION \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 5 V. Minimum/maximum specifications apply over the entire recommended \noperation range of 4.5 V ≤ V DD1 ≤ 5.5 V, 4.5 V ≤ V DD2 ≤ 5.5 V, and −40°C ≤ T A ≤ +125°C, unless otherwise note d. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals. \nTable 1.  \nParameter Symbol Min Typ Max Unit Test Conditions/Comments \nSWITCHING SPECIFICATIONS       \nPulse Width PW 6.6   ns Within pulse width distortion (PWD) limit \nData Rate1   150   Mbps Within PWD limit \nPropagation Delay tPHL, tPLH 4.8 7.2 13 ns 50% input to 50% output \nPulse Width Distortion PWD  0.5 3 ns |t PLH − t PHL| \nChange vs. Temperature   1.5  ps/°C  \nPropagation Delay Skew tPSK   6.1 ns Between any two units at the  \nsame temperature, voltage, and load \nChannel Matching        \nCodirectional t PSKCD   0.5 3.0 ns  \nOpposing Direction  tPSKOD   0.5 3.0 ns  \nJitter   490  ps p-p See the Jitter Measurement section  \n   70  ps rms See the Jitter Measurement section  \nDC SPECIFICATIONS       \nInput Threshold Voltage       \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage       \nLogic High  VOH V DDx − 0.1 V DDx  V  I Ox2 = −20 μA, V Ix = V IxH3 \n  VDDx − 0.4 VDDx − \n0.2  V I Ox2 = −4 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V I Ox2 = 20 μA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 4 mA, V Ix = V IxL4 \nInput Current per Channel I I −10 +0.01 +10 μA 0 V ≤ V Ix ≤ V DDx \nVE2 Enable Input Pull-Up Current I PU −10 −3  μA V E2 = 0 V \nDISABLE 1 Input Pull-Down Current I PD  9 15 μA DISABLE 1 = V DDx  \nTristate Output Current per Channel I OZ −10 +0.01 +10 μA 0 V ≤ V Ox ≤ V DDx \nQuiescent Supply Current       \nADuM140D /ADuM140E        \n I DD1 (Q)   1.2 2.2 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   2.0 2.72 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   12.0 20.0 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   2.0 2.92 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM141D /ADuM141E        \n I DD1 (Q)   1.6 2.46 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.9 2.62 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   10.0 17.0 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   6.0 10.0 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM142D /ADuM142E        \n I DD1 (Q)   1.6 2.46 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.6 2.46 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   7.2 11.5 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   8.4 11.5 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 5 of 30 Parameter Symbol Min Typ Max Unit Test Conditions/Comments \nDynamic Supply Current       \nDynamic Input  IDDI (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nDynamic Output  IDDO (D)   0.02  mA/Mbps Inputs switching, 50% duty cycle \nUndervoltage Lockout UVLO      \nPositive V DDx Threshold  V DDxUV+   1.6  V  \nNegative V DDx Threshold V DDxUV−   1.5  V  \nVDDx Hysteresis VDDxUVH   0.1  V  \nAC SPECIFICATIONS       \nOutput Rise/Fall Time tR/tF  2.5  ns 10% to 90% \nCommon-Mode Transient \nImmunity7 |CM H| 75 100  kV/μs VIx = V DDx, V CM = 1000 V,  \ntransient magnitude = 800 V \n |CM L| 75 100  kV/μs VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V \n \n1 150 Mbps is the highest data ra te that can be guaranteed, although higher data rates are possible. \n2 IOx is the Channel x output current, where x = A, B, C, or D. \n3 VIxH is the input side logic high. \n4 VIxL is the input side logic low. \n5 VI is the voltage input. \n6 E0 is the ADuM140E0 /ADuM141E0 /ADuM142E0  models, D0 is the ADuM140D0 /ADuM141D0 /ADuM142D0 models, E1 is the ADuM140E1/ ADuM141E1 /ADuM142E1  \nmodels, and D1 is the ADuM140D1 /ADuM141D1/ ADuM142D1 models. See the Ordering Guide section. \n7 |CM H| is the maximum common-mode vo ltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common-\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode \nvoltage edges. \n \nTable 2. Total Supply Curre nt vs. Data Throughput \n  1 Mbps 25 Mbps 100 Mbps  \nParameter Symbol Min Typ Max Min Typ Max Min Typ Max Unit \nSUPPLY CURRENT            \nADuM140D /ADuM140E             \nSupply Current Side 1 I DD1  6.8 10  7.8 12  11.8 17.4 mA \nSupply Current Side 2 I DD2  2.1 3.7  3.9 5.7  9.2 13 mA \nADuM141D /ADuM141E             \nSupply Current Side 1 I DD1  5.8 10.3  7.0 10.9  11.4 15.9 mA \nSupply Current Side 2 I DD2  4.0 6.85  5.5 8.5  10.3 14.0 mA \nADuM142D /ADuM142E             \nSupply Current Side 1 I DD1  4.3 7.7  6.0 9.3  10.3 14.2 mA \nSupply Current Side 2 I DD2  5.3 8.7  6.7 10.1  11.0 14.9 mA \n \n \n    \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 6 of 30 ELECTRICAL CHARACTERISTICS—3.3 V OPERATION \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 3.3 V. Minimum/maximum specifications apply over the entire recommended \noperation range: 3.0 V ≤ V DD1 ≤ 3.6 V, 3.0 V ≤ V DD2 ≤ 3.6 V, and −40°C ≤ T A ≤ +125°C, unless otherwise note d. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals. \nTable 3.  \nParameter Symbol Min Typ Max Unit Test Conditions/Comments \nSWITCHING SPECIFICATIONS       \nPulse Width PW 6.6   ns Within PWD limit \nData Rate1   150   Mbps Within PWD limit \nPropagation Delay tPHL, tPLH 4.8 6.8 14 ns 50% input to 50% output \nPulse Width Distortion PWD  0.7 3 ns |t PLH − t PHL| \nChange vs. Temperature   1.5  ps/°C  \nPropagation Delay Skew tPSK   7.5 ns Between any two units at the same \ntemperature, voltage, and load \nChannel Matching        \nCodirectional t PSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter   580  ps p-p See the Jitter Measurement section \n   120  ps rms See the Jitter Measurement section \nDC SPECIFICATIONS       \nInput Threshold Voltage       \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage       \nLogic High  VOH V DDx − 0.1 V DDx  V  I Ox2 = −20 μA, V Ix = V IxH3 \n  VDDx − 0.4 V DDx − 0.2  V I Ox2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V I Ox2 = 20 μA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel II −10 +0.01 +10 μA  0 V ≤ V Ix ≤ V DDx \nVE2 Enable Input Pull-Up Current I PU −10 −3  μA V E2 = 0 V \nDISABLE 1 Input Pull-Down Current I PD  9 15 μA DISABLE 1 = V DDx  \nTristate Output Current per Channel I OZ −10 +0.01 +10 μA 0 V ≤ V Ox ≤ V DDx \nQuiescent Supply Current       \nADuM140D /ADuM140E        \n I DD1 (Q)   1.2 2.12 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   2.0 2.68 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   12.0 19.6 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   2.0 2.8 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM141D /ADuM141E        \n I DD1 (Q)   1.5 2.36 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.8 2.52 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   9.8 16.7 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   5.7 9.7 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM142D /ADuM142E        \n I DD1 (Q)   1.6 2.4 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.6 2.4 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   7.2 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   8.4 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 7 of 30 Parameter Symbol Min Typ Max Unit Test Conditions/Comments \nDynamic Supply Current       \nDynamic Input  IDDI (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nDynamic Output  IDDO (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nUndervoltage Lockout UVLO      \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold VDDxUV−   1.5  V  \nVDDx Hysteresis VDDxUVH   0.1  V  \nAC SPECIFICATIONS       \nOutput Rise/Fall Time tR/tF  2.5  ns 10% to 90% \nCommon-Mode Transient Immunity7 |CM H| 75 100  kV/μs VIx = V DDx, V CM = 1000 V,  \ntransient magnitude = 800 V \n |CM L| 75 100  kV/μs VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V \n \n1 150 Mbps is the highest data ra te that can be guaranteed, although higher data rates are possible. \n2 IOx is the Channel x output current, where x = A, B, C, or D. \n3 VIxH is the input side logic high. \n4 VIxL is the input side logic low. \n5 VI is the voltage input. \n6 E0 is the ADuM140E0 /ADuM141E0 /ADuM142E0  models, D0 is the ADuM140D0 /ADuM141D0 /ADuM142D0 models, E1 is the ADuM140E1/ ADuM141E1 /ADuM142E1  \nmodels, and D1 is the ADuM140D1 /ADuM141D1/ ADuM142D1 models. See the Ordering Guide section. \n7 |CM H| is the maximum common-mode vo ltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common-\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode \nvoltage edges. \n \nTable 4. Total Supply Curre nt vs. Data Throughput \n  1 Mbps 25 Mbps 100 Mbps  \nParameter Symbol Min Typ Max Min Typ Max Min Typ Max Unit \nSUPPLY CURRENT            \nADuM140D /ADuM140E             \nSupply Current Side 1 I DD1  6.6 9.8  7.4 11.2  10.7 15.9 mA \nSupply Current Side 2 I DD2  2.0 3.7  3.5 5.5  8.2 11.6 mA \nADuM141D /ADuM141E             \nSupply Current Side 1 I DD1  5.65 10.1  6.65 10.5  10.4 14.9 mA \nSupply Current Side 2 I DD2  3.9 6.65  5.2 8.0  9.4 12.8 mA \nADuM142D /ADuM142E             \nSupply Current Side 1 I DD1  4.3 7.7  5.6 9.0  9.1 13 mA \nSupply Current Side 2 I DD2  5.0 8.4  6.2 9.6  9.8 13.7 mA \n \n \n    \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 8 of 30 ELECTRICAL CHARACTERISTICS—2.5 V OPERATION \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 2.5 V. Minimum/maximum specifications apply over the entire recommended \noperation range: 2.25 V ≤ V DD1 ≤ 2.75 V, 2.25 V ≤ V DD2 ≤ 2.75 V, −40°C ≤ T A ≤ +125°C, unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals. \nTable 5.  \nParameter Symbol Min Typ Max Unit Test Conditions/Comments \nSWITCHING SPECIFICATIONS       \nPulse Width PW 6.6   ns Within PWD limit \nData Rate1   150   Mbps Within PWD limit \nPropagation Delay tPHL, tPLH 5.0 7.0 14 ns 50% input to 50% output \nPulse Width Distortion PWD  0.7 3 ns |t PLH − t PHL| \nChange vs. Temperature   1.5  ps/°C  \nPropagation Delay Skew tPSK   6.8 ns Between any two units at the same \ntemperature, voltage, and load \nChannel Matching        \nCodirectional t PSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter   800  ps p-p See the Jitter Measurement section \n   190  ps rms See the Jitter Measurement section \nDC SPECIFICATIONS       \nInput Threshold Voltage       \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage       \nLogic High  VOH V DDx − 0.1 V DDx  V  I Ox2 = −20 μA, V Ix = V IxH3 \n  VDDx − 0.4 V DDx − 0.2  V I Ox2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V I Ox2 = 20 μA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel II −10 +0.01 +10 μA  0 V ≤ V Ix ≤ V DDx \nVE2 Enable Input Pull-Up Current I PU −10 −3  μA V E2 = 0 V \nDISABLE 1 Input Pull-Down Current I PD  9 15 μA DISABLE 1 = V DDx  \nTristate Output Current per Channel I OZ −10 +0.01 +10 μA 0 V ≤ V Ox ≤ V DDx \nQuiescent Supply Current       \nADuM140D /ADuM140E        \n I DD1 (Q)   1.2 2.0 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   2.0 2.64 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   1.2 19.6 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   2.0 2.76 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM141D /ADuM141E        \n I DD1 (Q)   1.46 2.32 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.75 2.47 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   9.7 16.6 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   5.67 9.67 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM142D /ADuM142E        \n I DD1 (Q)   1.6 2.32 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.6 2.32 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   7.2 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   8.4 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nDynamic Supply Current       \nDynamic Input  IDDI (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nDynamic Output  IDDO (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 9 of 30 Parameter Symbol Min Typ Max Unit Test Conditions/Comments \nUndervoltage Lockout       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold V DDxUV−   1.5  V  \nVDDx Hysteresis VDDxUVH   0.1  V  \nAC SPECIFICATIONS       \nOutput Rise/Fall Time tR/tF  2.5  ns 10% to 90% \nCommon-Mode Transient Immunity7 |CM H| 75 100  kV/μs VIx = V DDx, V CM = 1000 V,  \ntransient magnitude = 800 V \n |CM L| 75 100  kV/μs VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V \n \n1 150 Mbps is the highest data ra te that can be guaranteed, although higher data rates are possible. \n2 IOx is the Channel x output current, where x = A, B, C, or D. \n3 VIxH is the input side logic high. \n4 VIxL is the input side logic low. \n5 VI is the voltage input. \n6 E0 is the ADuM140E0 /ADuM141E0 /ADuM142E0  models, D0 is the ADuM140D0 /ADuM141D0 /ADuM142D0 models, E1 is the ADuM140E1/ ADuM141E1 /ADuM142E1  \nmodels, and D1 is the ADuM140D1 /ADuM141D1/ ADuM142D1 models. See the Ordering Guide section.  \n7 |CM H| is the maximum common-mode voltag e slew rate that can be sustained while maintaining the voltage output (VO) > 0.8 VDDx. |CML | is the maximum common-\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode \nvoltage edges. \n \nTable 6. Total Supply Curre nt vs. Data Throughput \n  1 Mbps 25 Mbps 100 Mbps  \nParameter Symbol Min Typ Max Min Typ Max Min Typ Max Unit \nSUPPLY CURRENT            \nADuM140D /ADuM140E             \nSupply Current Side 1 I DD1  6.5 9.8  7.3 11.1  10.4 15.5 mA \nSupply Current Side 2 I DD2  2.0 3.6  3.3 5.2  7.3 10.2 mA \nADuM141D /ADuM141E             \nSupply Current Side 1 I DD1  5.6 10.0  6.4 10.4  9.7 14.5 mA \nSupply Current Side 2 I DD2  3.8 6.55  4.8 7.7  8.3 11.5 mA \nADuM142D /ADuM142E             \nSupply Current Side 1 I DD1  4.3 7.7  5.4 8.8  8.8 12.7 mA \nSupply Current Side 2 I DD2  5.0 8.4  6.1 9.5  9.5 13.4 mA \n \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 10 of 30 ELECTRICAL CHARACTERISTICS—1.8 V OPERATION \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 1.8 V. Minimum/maximum specifications apply over the entire recommended \noperation range: 1.7 V ≤ V DD1 ≤ 1.9 V, 1.7 V ≤ V DD2 ≤ 1.9 V, and −40°C ≤ T A ≤ +125°C, unless otherwise note d. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals. \nTable 7.  \nParameter Symbol Min Typ Max Unit Test Conditions/Comments \nSWITCHING SPECIFICATIONS       \nPulse Width PW 6.6   ns Within PWD limit \nData Rate1   150   Mbps Within PWD limit \nPropagation Delay tPHL, tPLH 5.8 8.7 15 ns 50% input to 50% output \nPulse Width Distortion PWD  0.7 3 ns |t PLH − t PHL| \nChange vs. Temperature   1.5  ps/°C  \nPropagation Delay Skew tPSK   7.0 ns Between any two units at the same  \ntemperature, voltage, and load \nChannel Matching        \nCodirectional t PSKCD   0.7 3.0 ns  \nOpposing Direction  tPSKOD   0.7 3.0 ns  \nJitter   470  ps p-p See the Jitter Measurement section \n   70  ps rms See the Jitter Measurement section \nDC SPECIFICATIONS       \nInput Threshold Voltage       \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × VDDx V  \nOutput Voltage       \nLogic High  VOH V DDx − 0.1 V DDx  V  I Ox2 = −20 μA, V Ix = V IxH3 \n  VDDx − 0.4 V DDx − 0.2  V I Ox2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V I Ox2 = 20 μA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel I I −10 +0.01 +10 μA  0 V ≤ V Ix ≤ V DDx \nVE2 Enable Input Pull-Up Current I PU −10 −3  μA V E2 = 0 V \nDISABLE 1 Input Pull-Down Current I PD  9 15 μA DISABLE 1 = V DDx  \nTristate Output Current per Channel I OZ −10 +0.01 +10 μA 0 V ≤ V Ox ≤ V DDx \nQuiescent Supply Current       \nADuM140D /ADuM140E        \n I DD1 (Q)   1.2 1.92 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   2.0 2.64 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   12.0 19.6 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   2.0 2.76 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM141D /ADuM141E        \n I DD1 (Q)   1.4 2.28 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.73 2.45 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   9.6 16.5 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   5.6 9.6 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nADuM142D /ADuM142E        \n I DD1 (Q)   1.6 2.28 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD2 (Q)   1.6 2.28 mA V I5 = 0 (E0, D0), 1 (E1, D1)6 \n I DD1 (Q)   7.2 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \n I DD2 (Q)   8.4 11.2 mA V I5 = 1 (E0, D0), 0 (E1, D1)6 \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 11 of 30 Parameter Symbol Min Typ Max Unit Test Conditions/Comments \nDynamic Supply Current       \nDynamic Input IDDI (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nDynamic Output IDDO (D)   0.01  mA/Mbps Inputs switching, 50% duty cycle \nUndervoltage Lockout UVLO      \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold V DDxUV−   1.5  V  \nVDDx Hysteresis VDDxUVH   0.1  V  \nAC SPECIFICATIONS       \nOutput Rise/Fall Time tR/tF  2.5  ns 10% to 90% \nCommon-Mode Transient Immunity7 |CM H| 75 100  kV/μs VIx = V DDx, V CM = 1000 V,  \ntransient magnitude = 800 V \n |CM L| 75 100  kV/μs VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V \n \n1 150 Mbps is the highest data ra te that can be guaranteed, although higher data rates are possible. \n2 IOx is the Channel x output current, where x = A, B, C, or D. \n3 VIxH is the input side logic high. \n4 VIxL is the input side logic low. \n5 VI is the voltage input. \n6 E0 is the ADuM140E0 /ADuM141E0 /ADuM142E0  models, D0 is the ADuM140D0 /ADuM141D0 /ADuM142D0 models, E1 is the ADuM140E1/ ADuM141E1 /ADuM142E1  \nmodels, and D1 is the ADuM140D1 /ADuM141D1/ ADuM142D1 models. See the Ordering Guide section. \n7 |CM H| is the maximum common-mode vo ltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common-\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode \nvoltage edges. \n \nTable 8. Total Supply Curre nt vs. Data Throughput \n  1 Mbps 25 Mbps 100 Mbps  \nParameter Symbol Min Typ Max Min Typ Max Min Typ Max Unit \nSUPPLY CURRENT            \nADuM140D /ADuM140E             \nSupply Current Side 1 I DD1  6.4 9.8  7.2 11  10.2 15.2 mA \nSupply Current Side 2 I DD2  1.9 3.5  3.1 5.0  6.8 10 mA \nADuM141D /ADuM141E             \nSupply Current Side 1 I DD1  5.5 9.1  6.3 10.0  9.6 14.0 mA \nSupply Current Side 2 I DD2  3.72 6.45  4.8 7.5  8.4 11.2 mA \nADuM142D /ADuM142E             \nSupply Current Side 1 I DD1  4.3 7.7  5.3 8.7  8.6 12.6 mA \nSupply Current Side 2 I DD2  4.9 8.3  6.0 9.4  9.3 13.3 mA \n \n \n  \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 12 of 30 INSULATION AND SAFETY RELATED SPECIFICATIONS \nFor additional information, see www.analog.com/icouplersafety . \nTable 9. R-16 Narrow Body [SOIC_N] Package \nParameter Symbol Value Unit Test Conditions/Comments \nRated Dielectric Insulation Voltage  3000 V rms 1-minute duration \nMinimum External Air Gap (Clearance) L (I01) 4.0 mm min Measured from input terminals to output terminals, shortest \ndistance through air \nMinimum External Tracking (Creepage) L (I02) 4.0 mm min Measured from input terminals to output terminals, shortest \ndistance path along body \nMinimum Clearance in the Plane of the Printed  \nCircuit Board (PCB Clearance) L (PCB) 4.5 mm min Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane \nMinimum Internal Gap (Internal Clearance)  25.5 μm min Minimum distance through insulation \nTracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1 \nMaterial Group  II  Material Group (DIN VDE 0110, 1/89, Table 1) \n \nTable 10. RW-16 Wide Body [SOIC_W] Package \nParameter Symbol Value Unit Test Conditions/Comments \nRated Dielectric Insulation Voltage  3750 V rms 1-minute duration \nMinimum External Air Gap (Clearance) L (I01) 7.8 mm min Measured from input terminals to output terminals, shortest \ndistance through air \nMinimum External Tracking (Creepage) L (I02) 7.8 mm min Measured from input terminals to output terminals, shortest \ndistance path along body \nMinimum Clearance in the Plane of the Printed  \nCircuit Board (PCB Clearance) L (PCB) 8.3 mm min Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane \nMinimum Internal Gap (Internal Clearance)  25.5 μm min Minimum distance through insulation \nTracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1 \nMaterial Group  II  Material Group (DIN VDE 0110, 1/89, Table 1) \n \nTable 11. RQ-16 [QSOP] Package \nParameter Symbol Value Unit Test Conditions/Comments \nRated Dielectric Insulation Voltage   3000 V rms 1-minute duration \nMinimum External Air Gap (Clearance) L (I01) 3.2 mm min Measured from input terminals to output terminals, shortest \ndistance through air \nMinimum External Tracking (Creepage) L (I02) 3.2 mm min Measured from input terminals to output terminals, shortest \ndistance path along body \nMinimum Clearance in the Plane of the Printed  \nCircuit Board (PCB Clearance) L (PCB) 3.8 mm min Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane \nMinimum Internal Gap (Internal Clearance)   25.5 μm min Minimum distance through insulation \nTracking Resistance (Comparative Tracking Index) CTI >400 V DIN IEC 112/VDE 0303 Part 1 \nMaterial Group   II   Material Group (DIN VDE 0110, 1/89, Table 1) \n \nPACKAGE CHARACTERISTICS \nTable 12.  \nParameter Symbol Min Typ Max Unit Test Conditions/Comments \nResistance (Input to Output)1 R I-O  1013  Ω  \nCapacitance (Input to Output)1  CI-O  2.2  pF f = 1 MHz \nInput Capacitance2 C I  4.0  pF  \nIC Junction to Ambient Thermal Resistance       \nR-16 Narrow Body [SOIC_N] Package θ JA  76  °C/W Thermocouple located at center of package underside \nRW-16 Wide Body [SOIC_W] Package θ JA  45  °C/W Thermocouple located at center of package underside \nRQ-16 [QSOP] Package θJA  76  °C/W Thermocouple located at center of package underside \n \n1 The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted t ogether. \n2 Input capacitance is from any input data pin to ground. \n \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 13 of 30 REGULATORY INFORMATION \nSee Table 21 for the SOIC_N package or Table 22 for the SOIC_W pa ckage and the Insulation Lifetime section for details regardin g \nrecommended maximum working voltages for specific cross isolation waveforms and insulation levels. \nTable 13. R-16 Narrow Body [SOIC_N] Package \nUL  CSA  VDE  CQC \nRecognized Under UL 1577 \nComponent Recognition \nProgram1 Approved under CSA Component Acceptance Notice 5A Certified according to DIN V VDE V 0884-11 (VDE V 0884-11):2017-01\n2 Certified under  CQC11-471543-2012 \nSingle Protection, 3000 V rms \nIsolation Voltage CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: Reinforced insulation, V\nIORM = \n565 V peak, V IOSM = 6000 V peak GB4943.1-2011: \n Basic insulation at 400 V rms (565 V peak) Basic insulation, V IORM = \n565 V peak, V IOSM = 10 kV peak Basic insulation at 770 V rms (1089 V peak) \n Reinforced insulation at 200 V rms \n(283 V peak)  Reinforced insulation at 385 V rms (545 V peak) \n IEC 60601-1 Edition 3.1:   \n Basic insulation (one means of patient \nprotection (1 MOPP)), 250 V rms (354 V peak)   \n CSA 61010-1-12 and IEC 61010-1 third edition:    \n Basic insulation at 300 V rms mains, 400 V rms secondary (565 V peak)   \n Reinforced insulation at 300 V rms mains, \n200 V secondary (282 V peak)   \nFile E214100 File 205078 File 2471900-4880-0001  File CQC16001147385 \n \n1 In accordance with UL 1577, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the R-16 narrow body [SOIC_N] package is proof tested by \napplying an insulati on test voltage ≥ 3600 V rms for 1 sec. \n2 In accordance with DI N V VDE V 0884-11, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the R-16 narrow body [SOIC_N] package is \nproof tested by applying an insulation te st voltage ≥ 1059 V peak for 1 sec (partial discharge detection limit = 5 pC). The * m arking branded on the component \ndesignates DIN V VDE V 0884-11 approval. \n \nTable 14. RW-16 Wide Body [SOIC_W] Package \nUL  CSA  VDE  CQC  \nRecognized Under UL 1577 \nComponent Recognition \nProgram1 Approved under CSA Component Acceptance Notice 5A Certified according to DIN V VDE V 0884-11 (VDE V 0884-11):2017-01\n2 Certified under  CQC11-471543-2012 \nSingle Protection, 3750 V rms \nIsolation Voltage CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2:  Reinforced insulation, V\nIORM = \n849 V peak, V IOSM = 6000 V peak GB4943.1-2011: \n Basic insulation at 780 V rms (1103 V peak) Basic insulation, V\nIORM = \n849 V peak, V IOSM = 10 kV peak Basic insulation at 780 V rms (1103 V peak) \n Reinforced insulation at 390 V rms \n(552 V peak)  Reinforced insulation at 390 V rms (552 V peak) \n IEC 60601-1 Edition 3.1:   \n Basic insulation (1 means of patient \nprotection (MOPP)), 49 0 V rms (693 V peak)   \n CSA 61010-1-12 and IEC 61010-1 third \nedition:   \n Basic insulation at 300 V rms mains, 780 V \nsecondary (1103 V peak)    \n Reinforced insulation at 300 V rms mains, 390 V secondary (552 V peak)    \nFile E214100 File 205078 File 2471900-4880-0001  File CQC16001147385 \n \n1 In accordance with UL 1577, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the RW-16 wide body [SOIC_W] package is proof tested by \napplying an insulati on test voltage ≥ 4500 V rms for 1 sec. \n2 In accordance with DI N V VDE V 0884-11, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the RW-16 wide body [SOIC_W] package is \nproof tested by applying an insulation te st voltage ≥ 1592 V peak for 1 sec (partial discharge detection limit = 5 pC). The * m arking branded on the component \ndesignates DIN V VDE V 0884-11 approval. \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 14 of 30 Table 15. RQ-16 [QSOP] Package \nUL CSA  VDE CQC \nRecognized Under UL 1577 \nComponent Recognition \nProgram1 Approved under CSA Component Acceptance Notice 5A Certified according to DIN V VDE V 0884-11 (VDE V 0884-11):2017-01\n2 Certified under  CQC11-471543-2012 \nSingle Protection, 3000 V rms \nIsolation Voltage CSA 60950-1-07+A1+A2 and IEC 60950-1, \nsecond edition, +A1+A2:  Reinforced insulation, 636 V peak, VIOSM = 6 kV peak GB4943.1-2011: \n Basic insulation at 320 V rms (450 V peak) Basic insulation 636 V peak, \nVIOSM = 10 kV peak Basic insulation at  320 V rms (450 V peak) \n Reinforced insulation at 160 V rms (225 V peak)  Reinforced insulation at 160Vrms (225 Vpeak) \n IEC 60601-1 Edition 3.1:   \n Basic insulation (1MOPP), 250 V rms (354 V peak)   \n CSA 61010-1-12 and IEC 61010-1 third edition:   \n Basic insulation at 300V rms mains, 320 V rms (450 V peak)   \n Reinforced insulation at 150 V rms mains, 160 V rms (225 V peak) secondary   \nFile E214100 File 205078 File 2471900-4880-0001  File CQC18001192421 \n \n1 In accordance with UL 1577, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the RQ-16 [QSOP] package is proof tested by applying an \ninsulation test voltage ≥ 3600 V rms for 1 sec. \n2 In accordance with DI N V VDE V 0884-11, each ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D /ADuM142E in the RQ-16 [QSOP] package is proof tested by \napplying an insulation test voltage ≥ 1059 V peak for 1 sec (partial discharge detect ion limit = 5 pC). The * marking branded on the component designates DIN V VDE V \n0884-11 approval. \n \nDIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS \nThese isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance \nof the safety data. The * marking on pack ages denotes DIN V VDE V 0884-11 approval. \nTable 16. R-16 Narrow Body [SOIC_N] Package \nDescription Test Conditions/Comment s Symbol Characteristic Unit \nInstallation Classification  per DIN VDE 0110     \nFor Rated Mains Voltage ≤ 150 V rms   I to IV  \nFor Rated Mains Voltage ≤ 300 V rms   I to IV  \nFor Rated Mains Voltage ≤ 600 V rms   I to III  \nClimatic Classification   40/125/21  \nPollution Degree per DIN VDE 0110, Table 1   2  \nMaximum Working Insulation Voltage  VIORM 565 V peak \nInput to Output Test Voltage, Method B1 VIORM × 1.875 = V pd (m) , 100% production test, \ntini = t m = 1 sec, partial discharge < 5 pC Vpd (m)  1059 V peak \nInput to Output Test Voltage, Method A  Vpd (m)    \nAfter Environmental Tests Subgroup 1 VIORM × 1.5 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  848 V peak \nAfter Input and/or Safety Test Subgroup 2 \nand Subgroup 3 VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  678 V peak \nHighest Allowable Overvoltage  VIOTM 4200 V peak \nSurge Isolation Voltage Basic V peak = 10 kV, 1.2 μs rise time, 50 μs, \n50% fall time VIOSM 10000 V peak \nSurge Isolation Voltage Reinforced V peak = 10 kV, 1.2 μs rise time, 50 μs, 50% fall time V\nIOSM 6000 V peak \n     \nSafety Limiting Values per VDE certification Maximum value allowed in the event of a failure  \n(see Figure 4)    \nMaximum Junction Temperature  TS 150 °C \nTotal Power Dissipation at 25°C  PS 1.64 W \nInsulation Resistance at T S  VIO = 500 V RS >109 Ω \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 15 of 30 Table 17. RW-16 Wide Body [SOIC_W] Package \nDescription Test Conditions/Comment s Symbol Characteristic Unit \nInstallation Classification  per DIN VDE 0110     \nFor Rated Mains Voltage ≤ 150 V rms   I to IV  \nFor Rated Mains Voltage ≤ 300 V rms   I to IV  \nFor Rated Mains Voltage ≤ 600 V rms   I to IV  \nClimatic Classification   40/125/21  \nPollution Degree per DIN VDE 0110, Table 1   2  \nMaximum Working Insulation Voltage  VIORM 849 V peak \nInput to Output Test Voltage, Method B1 VIORM × 1.875 = V pd (m) , 100% production test, \ntini = t m = 1 sec, partial discharge < 5 pC Vpd (m)  1592 V peak \nInput to Output Test Voltage, Method A  Vpd (m)    \nAfter Environmental Tests Subgroup 1 VIORM × 1.5 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  1274 V peak \nAfter Input and/or Safety Test Subgroup 2 \nand Subgroup 3 VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  1019 V peak \nHighest Allowable Overvoltage  VIOTM 7000 V peak \nSurge Isolation Voltage Basic V peak = 12.8 kV, 1.2 μs rise time, 50 μs, \n50% fall time VIOSM 12000 V peak \nSurge Isolation Voltage Reinforced V peak = 12.8 kV, 1.2 μs rise time, 50 μs, 50% fall time V\nIOSM 8000 V peak \nSafety Limiting Values per VDE certification Maximum value allowed in the event of a failure \n(see Figure 5)     \nMaximum Junction Temperature  TS 150 °C \nTotal Power Dissipation at 25°C  PS 2.78 W \nInsulation Resistance at T S V IO = 500 V RS >109 Ω \n \nTable 18. RQ-16 [QSOP] Package \nDescription Test Conditions/Comment s Symbol Characteristic Unit \nInstallation Classification  per DIN VDE 0110     \nFor Rated Mains Voltage ≤ 150 V rms   I to IV  \nFor Rated Mains Voltage ≤ 300 V rms   I to IV  \nFor Rated Mains Voltage ≤ 600 V rms   I to IV  \nClimatic Classification   40/125/21  \nPollution Degree per DIN VDE 0110, Table 1   2  \nMaximum Working Insulation Voltage  VIORM 565 V peak \nInput to Output Test Voltage, Method B1 VIORM × 1.875 = V pd (m) , 100% production test, \ntini = t m = 1 sec, partial discharge < 5 pC Vpd (m)  1059 V peak \nInput to Output Test Voltage, Method A  Vpd (m)    \nAfter Environmental Tests Subgroup 1 VIORM × 1.5 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  848 V peak \nAfter Input and/or Safety Test Subgroup 2 \nand Subgroup 3 VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec, \npartial discharge < 5 pC  678 V peak \nHighest Allowable Overvoltage  VIOTM 4242 V peak \nSurge Isolation Voltage Basic V peak = 10 kV, 1.2 μs rise time, 50 μs, \n50% fall time VIOSM 10000 V peak \nSurge Isolation Voltage Reinforced V peak = 10 kV, 1.2 μs rise time, 50 μs, 50% fall time V\nIOSM 6000 V peak \nSafety Limiting Values per VDE certification Maximum value allowed in the event of a failure \n(see Figure 5)     \nMaximum Junction Temperature  TS 150 °C \nTotal Power Dissipation at 25°C  PS 1.64 W \nInsulation Resistance at T S V IO = 500 V RS >109 Ω \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 16 of 30 1.8\n00.20.40.60.81.01.21.41.6\n0 50 100 150 200SAFE OPERATING P VDD1 , PVDDA  OR P VDDB  POWER (W)\nAMBIENT TEMPERATURE (°C)\n13119-202 \nFigure 4. Thermal Derating Curve for R-16 Narrow Body [SOIC_N] Package, \nDependence of Safety Limiting Values with Ambient Temperature per \nDIN V VDE V 0884-11 \n \n3.0\n2.5\n2.0\n1.5\n0.51.0\n0\n0 200 150 100 50SAFE LIMITING POWER (W)\nAMBIENT TEMPERATURE (°C)\n13119-003 \nFigure 5. Thermal Derating Curve for RW-16 Wide Body [SOIC_W] Package, \nDependence of Safety Limiting Values with Ambient Temperature per \nDIN V VDE V 0884-11 4.0\n00.51.01.52.02.53.5\n3.0\n05 0 2 5 0 100 150 300 200\nAMBIENT TEMPERATURE (°C)\n13119-203SAFE LIMITING POWER (W)SAFETY LIMITING PER DIN V\nVDE 0884-10SAFETY LIMITING PER\nDECOMPOSITION\n \nFigure 6. Thermal Derating Curve for RQ-16 [QSOP] Package,  \nDependence of Safety Limiting Values with Ambient Temperature  \nRECOMMENDED OPERAT ING CONDITIONS \nTable 19.  \nParameter Symbol Rating \nOperating Temperature T A −40°C to +125°C \nSupply Voltages VDD1, V DD2 1.7 V to 5.5 V \nInput Signal Rise and Fall Times  1.0 ms \n \n   \n \n   \n  \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 17 of 30 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C, unless otherwise noted. \nTable 20.  \nParameter Rating \nStorage Temperature (T ST) Range −65°C to +150°C \nAmbient Operating Temperature \n(TA) Range −40°C to +125°C \nMaximum Fault Junction \nTemperature (TJ) per DIN V  \nVDE V 0884-11 150°C \nMaximum Fault Junction \nTemperature (TJ) per Mold Compound 300°C \nSupply Voltages (V DD1, V DD2) −0.5 V to +7.0 V \nInput Voltages (V IA, V IB, VIC, V ID, VE1, \nVE2, DISABLE 1, DISABLE 2) −0.5 V to V DDI1 + 0.5 V  \nOutput Voltages (V OA, VOB, VOC, VOD) −0.5 V to V DDO2 + 0.5 V \nAverage Output Current per Pin3  \nSide 1 Output Current (I O1)  −10 mA to +10 mA \nSide 2 Output Current (I O2)  −10 mA to +10 mA \nCommon-Mode Transients4 −150 kV/μs to +150 kV/μs \n1 VDDI is the input side supply voltage. \n2 VDDO is the output side supply voltage. \n3 See Figure 4 for the R-16 narrow body [SOIC_N] package,  Figure 5 for the \nRW-16 wide body [SOIC_W] package, or Figure 6 for the RQ-16 [QSOP] \npackage for the maximum rated curre nt values at various temperatures. \n4 Refers to the common-mode transients across the insulation barrier. \nCommon-mode transients exceeding the absolute maximum ratings may \ncause latch-up or permanent damage. Stresses at or above those li sted under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this sp ecification is not implied. \nOperation beyond the maximum operating conditions for \nextended periods may affe ct product reliability. \nESD CAUTION \n  \n \n \nTable 21. Maximum Continuous Working Voltage R-16 Narrow Body [SOIC_N] Package1 \nParameter Rating Constraint2 \nAC Voltage   \nBipolar Waveform    \nBasic Insulation 789 V \npeak Lifetime limited by package creepage max imum approved working voltage per IEC 60950-1 \nReinforced Insulation 403 V \npeak Lifetime limited by package creepage max imum approved working voltage per IEC 60950-1 \nUnipolar Waveform   \nBasic Insulation 909 V peak Lifetime limited by package creepage max imum approved working voltage per IEC 60950-1 \nReinforced Insulation 469 V \npeak Lifetime limited by package creepage max imum approved working voltage per IEC 60950-1 \nDC Voltage   \nBasic Insulation 558 V \npeak Lifetime limited by package creepage max imum approved working voltage per IEC 60950-1 \nReinforced Insulation 285V peak Lifetime limited by pack age creepage maximum approved working voltage per IEC 60950-1 \n1 Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details. \n2 Insulation lifetime for the specified test condition is greater than 50 years. \nTable 22. Maximum Continuous Working Volt age RW-16 Wide Body [SOIC_W] Package1 \nParameter Rating Constraint2 \nAC Voltage   \nBipolar Waveform    \nBasic Insulation 849 V peak 50-year minimum insulation lifetime \nReinforced Insulation 768 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 18 of 30 Parameter Rating Constraint2 \nUnipolar Waveform   \nBasic Insulation 1698 V peak 50-year minimum insulation lifetime \nReinforced Insulation 885 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \nDC Voltage   \nBasic Insulation 1092 V peak Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 543 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \n1 Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details. \n2 Insulation lifetime for the specified test condition is greater than 50 years. \nTable 23. Maximum Continuous Working Voltage RQ-16 [QSOP] Package1 \nParameter Rating Constraint2 \nAC Voltage   \nBipolar Waveform    \nBasic Insulation 636 V peak Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 318 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \nUnipolar Waveform   \nBasic Insulation 734 V peak Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 367 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \nDC Voltage   \nBasic Insulation 450 V peak Lifetime limited by package creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 225 V peak Lifetime limited by pa ckage creepage maximum approved working voltage per IEC 60950-1 \n1 Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details. \n2 Insulation lifetime for the specified test condition is greater than 50 years.  \nTRUTH TABLES \nTable 24. ADuM140D /ADuM141D /ADuM142D  Truth Table (Positive Logic) \nVIx Input1, 2 VDISABLEx  Input1, 2 VDDI State2 V DDO State2 Default Low (D0), \nVOx Output1, 2, 3 Default High (D1), V\nOx Output1, 2, 3 Test Conditions/Comments \nL L or NC Powered Powere d L L Normal operation  \nH  L or NC Powered Powere d H H Normal operation  \nX H Powered Powered L H Inputs disabled, fail-safe \noutput \nX4 X4 Unpowered Powered L H Fail-safe output \nX4 X4 Powered Unpowered Indeterminate Indeterminate  \n \n1 L means low, H means high, X means do n’t care, and NC means not connected. \n2 VIx and V Ox refer to the input and output signals of a given channel (A, B, C, or D). V DISABLEx  refers to the input disable signal on the same side as the V Ix inputs. V DDI and \nVDDO refer to the supply voltages on the input and output sides of the given channel, respectively. \n3 D0 is the ADuM140D0/ ADuM141D0 /ADuM142D0  models, and D1 is the ADuM140D1 /ADuM141D1/ ADuM142D1  models. See the Ordering Guide section. \n4 Input pins (V Ix, DISABLE 1, and DISABLE 2) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection \ncircuitry.  \nTable 25. ADuM140E /ADuM141E /ADuM142E  Truth Table (Positive Logic)  \nVIx Input1, 2 VEx Input1, 2 V DDI State2 V DDO State2 Default Low (E0),  \nVOx Output1, 2, 3 Default High (E1),  V\nOx Output1, 2, 3 Test Conditions/Comments \nL H or NC Powered Powere d L L Normal operation  \nH H or NC Powered Powere d H H Normal operation  \nX L Powered Powered Z Z Outputs disabled \nL H or NC Unpowered Powered L H Fail-safe output \nX4 L4 Unpowered Powered Z Z Outputs disabled \nX4 X4 Powered Unpowered Indeterminate Indeterminate  \n \n1 L means low, H means high, X means don’t care, NC  means not connected, and Z means high impedance. \n2 VIx and V Ox refer to the input and output signals of a given channel (A, B, C, or D). V Ex refers to the output enable signal on the same side as the V Ox outputs. V DDI and \nVDDO refer to the supply voltages on the input and output sides of the given channel, respectively. \n3 E0 is the ADuM140E0 /ADuM141E0 /ADuM142E0  models, and E1 is the ADuM140E1 /ADuM141E1 /ADuM142E1  models. See the Ordering Guide section. \n4 Input pins (V Ix, V E1, and V E2) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circui try. \n \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 19 of 30 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS \n1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM140D\nTOP VIEW\n(Not to Scale)VDD1\nGND1\nVIA\nVIB\nVIC\nVID\nDISABLE1\nGND1VDD2\nGND2\nVOA\nVOB\nVOC\nVOD\nNIC\nGND2\n13119-004NOTES\n1. NIC = NO INTERNAL CONNECTION.\nLEAVE THIS PIN FLOATING.  \nFigure 7. ADuM140D  Pin Configuration 1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9VDD1\nGND1\nVIA\nVIB\nVIC\nVID\nNIC\nGND1VDD2\nGND2\nVOA\nVOB\nVOC\nVOD\nVE2\nGND2\n13119-005ADuM140E\nTOP VIEW\n(Not to Scale)\nNOTES\n1. NIC = NO INTERNAL CONNECTION.\nLEAVE THIS PIN FLOATING.  \nFigure 8. ADuM140E  Pin Configuration \n \nTable 26. Pin Function Descriptions \nPin No.1   \nADuM140D  ADuM140E  Mnemonic Description \n1 1 V DD1 Supply Voltage for Isolator Side 1. \n2, 8 2, 8 GND 1 Ground Reference for Isolator Side 1. \n3 3 V IA Logic Input A. \n4 4 V IB Logic Input B. \n5 5 V IC Logic Input C. \n6 6 V ID Logic Input D. \n7 Not applicable DISABLE 1 Input Disable 1. This pin disables the isolat or inputs. Outputs take on the logic state \ndetermined by the fail-safe option shown in the Ordering Guide. \n9, 15 9, 15 GND 2 Ground Reference for Isolator Side 2. \n10 7 NIC No Internal Connection . Leave this pin floating.  \nNot applicable 10 VE2 Output Enable 2. Active high logic input. When V E2 is high or disconnected, the V OA, VOB, \nVOC, and V OD outputs are enabled. When V E2 is low, the V OA, V OB, VOC, and V OD outputs \nare disabled to the high-Z state.  \n11 11 V OD Logic Output D. \n12 12 V OC Logic Output C. \n13 13 V OB Logic Output B. \n14 14 V OA Logic Output A. \n16 16 V DD2 Supply Voltage for Isolator Side 2. \n \n1 Reference the AN-1109 Application Note for specific layout guidelines. \n \n \n     \n \n     \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 20 of 30 1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM141D\nTOP VIEW\n(Not to Scale)VDD1\nGND1\nVIA\nVIB\nVIC\nVOD\nDISABLE1\nGND1VDD2\nGND2\nVOA\nVOB\nVOC\nVID\nDISABLE2\nGND2\n13119-104 \nFigure 9. ADuM141D  Pin Configuration 1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM141E\nTOP VIEW\n(Not to Scale)VDD1\nGND1\nVIA\nVIB\nVIC\nVOD\nVE1\nGND1VDD2\nGND2\nVOA\nVOB\nVOC\nVID\nVE2\nGND2\n13119-105 \nFigure 10. ADuM141E  Pin Configuration \n \nTable 27. Pin Function Descriptions  \nPin No.1   \nADuM141D  ADuM141E  Mnemonic Description \n1 1 V DD1 Supply Voltage for Isolator Side 1. \n2, 8 2, 8 GND 1 Ground Reference for Isolator Side 1. \n3 3 V IA Logic Input A. \n4 4 V IB Logic Input B. \n5 5 V IC Logic Input C. \n6 6 V OD Logic Output D. \n7 Not applicable DISABLE 1 Input Disable 1. This pin disables the isolat or inputs. Outputs take on the logic state \ndetermined by the fail-safe option shown in the Ordering Guide. \nNot applicable 7 VE1 Output Enable 1. Active hi gh logic input. When V E1 is high or disconnected, the V OD \noutput is enabled. When V E1 is low, the V OD output is disabled to the high-Z state.  \n9, 15 9, 15 GND 2 Ground Reference for Isolator Side 2. \n10 Not applicable DISABLE 2 Input Disable 2. This pin disables the isolat or inputs. Outputs take on the logic state \ndetermined by the fail-safe option shown in the Ordering Guide. \nNot applicable 10 VE2 Output Enable 2. Active hi gh logic input. When V E2 is high or disconnected, the V OA, \nVOB, and V OC outputs are enabled. When V E2 is low, the V OA, V OB, and V OC outputs are \ndisabled to the high-Z state.  \n11 11 V ID Logic Input D. \n12 12 V OC Logic Output C. \n13 13 V OB Logic Output B. \n14 14 V OA Logic Output A. \n16 16 V DD2 Supply Voltage for Isolator Side 2. \n \n1 Reference the AN-1109 Application Note for specific layout guidelines. \n \n \n      \n \n   \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 21 of 30 1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM142D\nTOP VIEW\n(Not to Scale)VDD1\nGND1\nVIA\nVIB\nVOC\nVOD\nDISABLE1\nGND1VDD2\nGND2\nVOA\nVOB\nVIC\nVID\nDISABLE2\nGND2\n13119-106 \nFigure 11. ADuM142D  Pin Configuration 1\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM142E\nTOP VIEW\n(Not to Scale)VDD1\nGND1\nVIA\nVIB\nVOC\nVOD\nVE1\nGND1VDD2\nGND2\nVOA\nVOB\nVIC\nVID\nVE2\nGND2\n13119-107\nFigure 12. ADuM142E  Pin Configuration \n \nTable 28. Pin Function Descriptions \nPin No.1   \nADuM142D  ADuM142E  Mnemonic Description \n1 1 V DD1 Supply Voltage for Isolator Side 1. \n2, 8 2, 8 GND 1 Ground Reference for Isolator Side 1. \n3 3 V IA Logic Input A. \n4 4 V IB Logic Input B. \n5 5 V OC Logic Output C. \n6 6 V OD Logic Output D. \n7 Not applicable DISABLE 1 Input Disable 1. This pin disables the isolat or inputs. Outputs take on the logic state \ndetermined by the fail-safe option shown in the Ordering Guide. \nNot applicable 7 VE1 Output Enable 1. Active high logic input. When V E1 is high or disconnected, the V OC and V OD \noutputs are enabled. When V E1 is low, the V OC and V OD outputs are disabled to the \nhigh-Z state.  \n9, 15 9, 15 GND 2 Ground Reference for Isolator Side 2. \n10 Not applicable DISABLE 2 Input Disable 2. This pin disables the isolat or inputs. Outputs take on the logic state \ndetermined by the fail-safe option shown in the Ordering Guide. \nNot applicable 10 VE2 Output Enable 2. Active hi gh logic input. When V E2 is high or disconnected, the V OA and \nVOB outputs are enabled. When V E2 is low, the V OA and V OB outputs are disabled to the \nhigh-Z state.  \n11 11 V ID Logic Input D. \n12 12 V IC Logic Input C. \n13 13 V OB Logic Output B. \n14 14 V OA Logic Output A. \n16 16 V DD2 Supply Voltage for Isolator Side 2. \n \n1 Reference the AN-1109 Application Note for specific layout guidelines. \n \n \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 22 of 30 TYPICAL PERFORMANCE CHARACTERISTICS \n0246810121416\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = VDD2 = 2.5V\nVDD1 = VDD2 = 1.8V\n13119-006 \nFigure 13. ADuM140D /ADuM140E  IDD1 Supply Current vs. Data Rate at \nVarious Voltages \nDATA RATE (Mbps)0246810121416\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\n13119-007VDD1 = VDD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = V DD2 = 1.8V\nFigure 14. ADuM140D /ADuM140E  IDD2 Supply Current vs. Data Rate at \nVarious Voltages \n0246810121416\n0 2 04 06 08 0 1 0 0 1 2 0 1 4 0 1 6 0IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = VDD2 = 2.5V\nVDD1 = V DD2 = 1.8V\n13119-113\nFigure 15. ADuM141D /ADuM141E  IDD1 Supply Current vs. Data Rate at \nVarious Voltages 0246810121416\n0 2 04 06 08 0 1 0 0 1 2 0 1 4 0 1 6 0IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = VDD2 = 1.8V\n13119-114\nFigure 16. ADuM141D /ADuM141E  IDD2 Supply Current vs. Data Rate at \nVarious Voltages \n0246810121416\n0 2 04 06 08 0 1 0 0 1 2 0 1 4 0 1 6 0IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = V DD2 = 1.8V\n13119-115\nFigure 17. ADuM142D /ADuM142E  IDD1 Supply Current vs. Data Rate at \nVarious Voltages \n0246810121416\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = V DD2 = 1.8V\n13119-116\nFigure 18. ADuM142D /ADuM142E  IDD2 Supply Current vs. Data Rate at \nVarious Voltages \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 23 of 30 02468101214\n–40 –20 0 20 40 60 80 100 120 140PROPAGATION DELAY, tPHL (ns)\nTEMPERATURE (°C)\n13119-008VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = V DD2 = 1.8V\nFigure 19. Propagation Delay, t PLH vs. Temperature at Various Voltages \n –40 –20 0 20 40 60 80 100 120 14002468101214\nTEMPERATURE (°C)PROPAGATION DELAY, tPHL (ns)\n13119-009VDD1 = V DD2 = 5V\nVDD1 = V DD2 = 3.3V\nVDD1 = V DD2 = 2.5V\nVDD1 = V DD2 = 1.8V\nFigure 20. Propagation Delay, t PHL vs. Temperature at Various Voltages \n \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 24 of 30 APPLICATIONS INFORMATION \nOVERVIEW \nThe ADuM140D /ADuM140E /ADuM141D /ADuM141E / \nADuM142D /ADuM142E  use a high frequency carrier to \ntransmit data across the isolation barrier using iCoupler chip \nscale transformer coils separated by  layers of polyimide isolation. \nUsing an on/off keying (OOK) technique and the differential \narchitecture shown in Figure 22 and Figure 23, the ADuM140D / \nADuM140E/ ADuM141D /ADuM141E /ADuM142D /ADuM142E  \nhave very low propagation delay and high speed. Internal \nregulators and input/output design techniques allow logic and \nsupply voltages over a wide rang e from 1.7 V to 5.5 V, offering \nvoltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic \ninterference. Radiated emissions are minimized with a spread \nspectrum OOK carrier and other techniques. \nFigure 22 illustrates the waveforms for models of the ADuM140D / \nADuM140E/ ADuM141D /ADuM141E /ADuM142D /ADuM142E  \nthat have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the low fail-safe output state \n(ADuM140D0 /ADuM140E0 /ADuM141D0/ ADuM141E0 / \nADuM142D0/ ADuM142E0) sets the output to low. For the \nADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D / \nADuM142E that have a high fail-safe output state, Figure 23 \nillustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not \noperating, the fail-safe output state of high ( ADuM140D1/ \nADuM140E1 /ADuM141D1/ ADuM141E1 /ADuM142D1/ \nADuM142E1 ) sets the output to high. See the Ordering Guide \nfor the model numbers that have the fail-safe output state of \nlow or the fail-safe output state of high. PRINTED CIRCUIT BOARD (PCB) LAYOUT \nThe ADuM140D /ADuM140E /ADuM141D /ADuM141E / \nADuM142D /ADuM142E  digital isolators require no external \ninterface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins \n(see Figure 21). Bypass capacitors are most conveniently connected \nbetween Pin 1 and Pin 2 for V\nDD1 and between Pin 15 and Pin 16 \nfor V DD2. The recommended bypass capacitor value is between \n0.01 μF and 0.1 μF. The total lead  length between both ends of \nthe capacitor and the input powe r supply pin must not exceed \n10 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 \nand Pin 16 must also be considered, unless the ground pair on \neach package side is connected close to the package. \nVDD1\nGND1\nVIA\nVIB\nVIC/VOC\nVID/VOD\nDISABLE 1/VE1/NIC\nGND1VDD2\nGND2\nVOA\nVOB\nVIC/VOC\nVID/VOD\nDISABLE 2/VE2/NIC\nGND2\n13119-010 \nFigure 21. Recommended Printed Circuit Board Layout  \nIn applications involving high common-mode transients, ensure that board coupling ac ross the isolation barrier is \nminimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given \ncomponent side. Failure to ensure this can cause voltage \ndifferentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage. \nSee the AN-1109 Application Note for board layout guidelines. \n \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n13119-014 \nFigure 22. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State  \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n13119-015 \nFigure 23. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State  \n \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 25 of 30 PROPAGATION DELAY RELATED PARAMETERS \nPropagation delay is a parameter that describes the time \nrequired for a logic signal to propagate through a component. \nThe propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output. \nINPUT (V Ix)\nOUTPUT (V Ox)tPLH tPHL\n50%50%\n13119-011 \nFigure 24. Propagation Delay Parameters \nPulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved. \nChannel matching is the maximum amount the propagation delay \ndiffers between channels within a single ADuM140D /ADuM140E / \nADuM141D /ADuM141E /ADuM142D /ADuM142E  component. \nPropagation delay skew is the maximum amount the propagation \ndelay that differs between multiple ADuM140D /ADuM140E/ \nADuM141D /ADuM141E /ADuM142D /ADuM142E  components \noperating under the same conditions. \nJITTER MEASUREMENT \nFigure 25 shows the eye diagram for the ADuM140D /ADuM140E / \nADuM141D /ADuM141E /ADuM142D /ADuM142E . The \nmeasurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS) \n2(n − 1), n = 14, for 5 V supplies.  Jitter was measured with the \nTektronix Model 5104B oscilloscope, 1 GHz, 10 GSPS with the \nDPOJET jitter and eye diagram analysis tools. The result shows a typical measurement on the ADuM140D /ADuM140E / \nADuM141D /ADuM141E /ADuM142D /ADuM142E  with \n490 ps p-p jitter.  \n10 501234VOLTAGE (V)5\n0\nTIME (ns)–5 –10\n13119-012 \nFigure 25. ADuM140D /ADuM140E /ADuM141D /ADuM141E / \nADuM142D /ADuM142E  Eye Diagram \n \n  INSULATION LIFETIME \nAll insulation structures eventually break down when subjected to \nvoltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials \nand material interfaces. \nThe two types of insulation degradation of primary interest are \nbreakdown along surfaces exposed to the air and insulation wear \nout. Surface breakdown is the phenomenon of surface tracking \nand the primary determinant of surface creepage requirements \nin system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.  \nSurface Tracking \nSurface tracking is addressed in electrical safety standards by \nsetting a minimum surface creepage based on the working voltage, the environmental conditions, and th e properties of the insulation \nmaterial. Safety agencies perform characterization testing on \nthe surface insulation of componen ts that allows the components \nto be categorized in different material groups. Lower material \ngroup ratings are more resistant to surface tracking and, \ntherefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and \nmaterial group is in each system level standard and is based on the total rms voltage across the is olation, pollution degree, and \nmaterial group. The material group and creepage for the ADuM140D /ADuM140E /ADuM141D /ADuM141E /ADuM142D / \nADuM142E isolators are presented in Table 9 for the R-16 narrow body [SOIC_N] package or Table 10 for the RW-16 wide body \n[SOIC_W] package.  \nInsulation Wear Out \nThe lifetime of insulation caused  by wear out is determined by \nits thickness, material properties, and the voltage stress applied. \nIt is important to verify that the product lifetime is adequate at \nthe application working voltage. The working voltage \nsupported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards. \nTesting and modeling have shown that the primary driver of \nlong-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insul-\nation can be broken down into broad categories, such as dc stress, \nwhich causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out. \n    \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 26 of 30 The ratings in certification documents are usually based on \n60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations \nof 60 Hz ac and dc across the barrier as shown in Equation 1. \nBecause only the ac portion of the stress causes wear out, the \nequation can be rearranged to solv e for the ac rms voltage, as is \nshown in Equation 2. For insulation wear out with the polyimide materials used in these products, the ac rms voltage determines the product lifetime. \n2 2\nDC RMS AC RMS V V V\uf02b \uf03d  (1) \nor \n22\nAC RMS RMS DCVV V\uf03d\uf02d  (2) \nwhere: V\nAC RMS  is the time varying portion of the working voltage. \nVRMS is the total rms working voltage. \nVDC is the dc offset of the working voltage. \nCalculation and Use of Parameters Example \nThe following example frequently  arises in power conversion \napplications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present \non the other side of the isolatio n barrier. The isolator material \nis polyimide. To establish the critical voltages in determining \nthe creepage, clearance and lifetime of a device, see Figure 26 \nand the following equations. \nISOL ATION VOLTAGE\nTIMEVAC RMS\nVRMS VDC VPEAK\n13119-013 \nFigure 26. Critical Voltage Example  The working voltage across the barrier from Equation 1 is  \n2 2\nDC RMS AC RMS V V V\uf02b \uf03d  \n2 2400 240\uf02b \uf03dRMSV  \nVRMS = 466 V \nThis  VRMS value is the working voltage used together with the \nmaterial group and pollution degr ee when looking up the creepage \nrequired by a system standard. \nTo determine if the lifetime is adequate, obtain the time varying \nportion of the working voltage. To obtain the ac rms voltage, use Equation 2.  \n22\nAC RMS RMS DCVV V\uf03d\uf02d  \n2 2400 466\uf02d \uf03dRMS ACV  \nVAC RMS  = 240 V rms \nIn this case, the ac rms voltage is simply the line voltage of \n240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 21 for the SOIC _N package or Table 22 for the \nSOIC_W package, for the expected lifetime, which is less than a 60 Hz sine wave, and it is well within the limit for a 50-year service life.  \nNote that the dc working voltage limit is set by the creepage of \nthe package as specified in IEC 60664-1. This value can differ \nfor specific system level standards. \n \n \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 27 of 30 OUTLINE DIMENSIONS \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE RO UNDED-OFF MILLIMETER EQUIVALENTS FOR\nREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.COMPLIANT TO JEDEC STANDARDS MS-012-AC10.00 (0.3937)\n9.80 (0.3858)\n16 9\n816.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)3.80 (0.1496)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)0.31 (0.0122)1.75 (0.0689)\n1.35 (0.0531)0.50 (0.0197)0.25 (0.0098)\n1.27 (0.0500)\n0.40 (0.0157)0.25 (0.0098)0.17 (0.0067)COPLANARITY\n0.108°\n0°\n060606-A45°\n \nFigure 27. 16-Lead Standard Small Outline Package [SOIC_N] \nNarrow Body (R-16) \nDimensions shown in millimeters and (inches) \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.COMPLIANT TO JEDEC STANDARDS MS-013-AA10.50 (0.4134)\n10.10 (0.3976)\n0.30 (0.0118)0.10 (0.0039)2.65 (0.1043)2.35 (0.0925)10.65 (0.4193)\n10.00 (0.3937)7.60 (0.2992)7.40 (0.2913)\n0.75(0.0295)\n0.25(0.0098)45°\n1.27 (0.0500)\n0.40 (0.0157)COPLANARITY\n0.10 0.33 (0.0130)0.20 (0.0079)0.51 (0.0201)\n0.31 (0.0122)SEATING\nPLANE8°\n0°16 9\n81\n1.27 (0.0500)\nBSC\n03-27-2007-B \nFigure 28. 16-Lead Standard Small Outline Package [SOIC_W] \nWide Body (RW-16) \nDimensions shown in millimeters and (inches) \n \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 28 of 30 COMPLIANT TO JEDEC STANDARDS MO-137-AB\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FORREFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.16 9\n81\nSEATING\nPLANE0.010 (0.25)\n0.004 (0.10)\n0.012 (0.30)0.008 (0.20)0.025 (0.64)\nBSC0.041 (1.04)\nREF0.010 (0.25)\n0.006 (0.15)\n0.050 (1.27)0.016 (0.41)0.020 (0.51)\n0.010 (0.25)\n8°\n0°COPLANARITY\n0.004 (0.10)0.065 (1.65)\n0.049 (1.25)0.069 (1.75)0.053 (1.35)0.197 (5.00)0.193 (4.90)0.189 (4.80)\n0.158 (4.01)0.154 (3.91)0.150 (3.81)\n0.244 (6.20)0.236 (5.99)\n0.228 (5.79)\n09-12-2014-A \nFigure 29. 16-Lead Shrink Small Outline Package [QSOP] \n(RQ-16) \nDimensions shown in inches and (millimeters) \nORDERING GUIDE \nModel1, 2 Temperature  \nRange No. of  Inputs,  V\nDD1  \nSide No. of  Inputs, V\nDD2  \nSide Withstand  Voltage  Rating  \n(kV rms) Fail-Safe \nOutput  \nState Input  \nDisable Output  Enable Package  Description Package  Option \nADuM140D1BRZ −40°C to +125°C 4 0 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM140D1BRZ-RL7 −40°C to +125°C 4 0 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM140D0BRZ −40°C to +125°C 4 0 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM140D0BRZ-RL7 −40°C to +125°C 4 0 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM140E1BRZ −40°C to +125°C 4 0 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM140E1BRZ-RL7 −40°C to +125°C 4 0 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM140E0BRZ −40°C to +125°C 4 0 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM140E0BRZ-RL7 −40°C to +125°C 4 0 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM140D1BRWZ −40°C to +125°C 4 0 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM140D1BRWZ-RL −40°C to +125°C 4 0 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM140D0BRWZ −40°C to +125°C 4 0 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM140D0BRWZ-RL −40°C to +125°C 4 0 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM140D1BRQZ −40°C to +125°C 4 0 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM140D1BRQZ-RL7 −40°C to +125°C 4 0 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM140D0BRQZ −40°C to +125°C 4 0 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM140D0BRQZ-RL7 −40°C to +125°C 4 0 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM140E1BRWZ −40°C to +125°C 4 0 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM140E1BRWZ-RL −40°C to +125°C 4 0 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM140E1WBRWZ −40°C to +125°C 4 0 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM140E1WBRWZ-RL −40°C to +125°C 4 0 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM140E0BRWZ −40°C to +125°C 4 0 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM140E0BRWZ-RL −40°C to +125°C 4 0 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM140E1BRQZ −40°C to +125°C 4 0 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM140E1BRQZ-RL7 −40°C to +125°C 4 0 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM140E0BRQZ −40°C to +125°C 4 0 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM140E0BRQZ-RL7 −40°C to +125°C 4 0 3.0 Low No Yes 16-Lead QSOP RQ-16 \nData Sheet ADuM140D/ADuM140E/ADuM141D/ADuM141E/ADuM142D/ADuM142E\n \nRev. J | Page 29 of 30 Model1, 2 Temperature  \nRange No. of  Inputs, V\nDD1  \nSide No. of  Inputs, V\nDD2  \nSide Withstand  Voltage  Rating  \n(kV rms) Fail-Safe \nOutput  \nState Input  \nDisable Output  Enable Package  Description Package  Option \nADuM141D1BRZ −40°C to +125°C 3 1 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM141D1BRZ-RL7 −40°C to +125°C 3 1 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM141D0BRZ −40°C to +125°C 3 1 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM141D0BRZ-RL7 −40°C to +125°C 3 1 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM141E1BRZ −40°C to +125°C 3 1 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM141E1BRZ-RL7 −40°C to +125°C 3 1 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM141E0BRZ −40°C to +125°C 3 1 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM141E0BRZ-RL7 −40°C to +125°C 3 1 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM141D1BRWZ −40°C to +125°C 3 1 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM141D1BRWZ-RL −40°C to +125°C 3 1 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM141D0BRWZ −40°C to +125°C 3 1 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM141D0BRWZ-RL −40°C to +125°C 3 1 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM141D1BRQZ −40°C to +125°C 3 1 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM141D1BRQZ-RL7 −40°C to +125°C 3 1 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM141D0BRQZ −40°C to +125°C 3 1 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM141D0BRQZ-RL7 −40°C to +125°C 3 1 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM141E1BRWZ −40°C to +125°C 3 1 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM141E1BRWZ-RL −40°C to +125°C 3 1 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM141E1WBRWZ −40°C to +125°C 3 1 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM141E1WBRWZ-RL −40°C to +125°C 3 1 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM141E0BRWZ −40°C to +125°C 3 1 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM141E0BRWZ-RL −40°C to +125°C 3 1 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM141E1BRQZ −40°C to +125°C 3 1 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM141E1BRQZ-RL7 −40°C to +125°C 3 1 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM141E0BRQZ −40°C to +125°C 3 1 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM141E0BRQZ-RL7 −40°C to +125°C 3 1 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM141E0WBRQZ-RL7 −40°C to +125°C 3 1 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM141E1WBRQZ −40°C to +125°C 3 1 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM141E1WBRQZ-RL7 −40°C to +125°C 3 1 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM142D1BRZ −40°C to +125°C 2 2 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM142D1BRZ-RL7 −40°C to +125°C 2 2 3.0 High Yes No 16-Lead SOIC_N R-16 \nADuM142D0BRZ −40°C to +125°C 2 2 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM142D0BRZ-RL7 −40°C to +125°C 2 2 3.0 Low Yes No 16-Lead SOIC_N R-16 \nADuM142E1BRZ −40°C to +125°C 2 2 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM142E1BRZ-RL7 −40°C to +125°C 2 2 3.0 High No Yes 16-Lead SOIC_N R-16 \nADuM142E0BRZ −40°C to +125°C 2 2 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM142E0BRZ-RL7 −40°C to +125°C 2 2 3.0 Low No Yes 16-Lead SOIC_N R-16 \nADuM142D1BRWZ −40°C to +125°C 2 2 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM142D1BRWZ-RL −40°C to +125°C 2 2 3.75 High Yes No 16-Lead SOIC_W RW-16 \nADuM142D0BRWZ −40°C to +125°C 2 2 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM142D0BRWZ-RL −40°C to +125°C 2 2 3.75 Low Yes No 16-Lead SOIC_W RW-16 \nADuM142D1BRQZ −40°C to +125°C 2 2 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM142D1BRQZ-RL7 −40°C to +125°C 2 2 3.0 High Yes No 16-Lead QSOP RQ-16 \nADuM142D0BRQZ −40°C to +125°C 2 2 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM142D0BRQZ-RL7 −40°C to +125°C 2 2 3.0 Low Yes No 16-Lead QSOP RQ-16 \nADuM142E1BRWZ −40°C to +125°C 2 2 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM142E1BRWZ-RL −40°C to +125°C 2 2 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM142E1WBRWZ −40°C to +125°C 2 2 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM142E1WBRWZ-RL −40°C to +125°C 2 2 3.75 High No Yes 16-Lead SOIC_W RW-16 \nADuM142E0BRWZ −40°C to +125°C 2 2 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM142E0BRWZ-RL −40°C to +125°C 2 2 3.75 Low No Yes 16-Lead SOIC_W RW-16 \nADuM142E1BRQZ −40°C to +125°C 2 2 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM140D/ADuM140E/ADuM141D/A DuM141E/ADuM142D/ADuM142E Data Sheet\n \nRev. J | Page 30 of 30 Model1, 2 Temperature  \nRange No. of  Inputs,  V\nDD1  \nSide No. of  Inputs, V\nDD2  \nSide Withstand  Voltage  Rating  \n(kV rms) Fail-Safe \nOutput  \nState Input  \nDisable Output  Enable Package  Description Package  Option \nADuM142E1BRQZ-RL7 −40°C to +125°C 2 2 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM142E0BRQZ −40°C to +125°C 2 2 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM142E0BRQZ-RL7 −40°C to +125°C 2 2 3.0 Low No Yes 16-Lead QSOP RQ-16 \nADuM142E1WBRQZ −40°C to +125°C 2 2 3.0 High No Yes 16-Lead QSOP RQ-16 \nADuM142E1WBRQZ-RL7 −40°C to +125°C 2 2 3.0 High No Yes 16-Lead QSOP RQ-16 \n \n1 Z = RoHS Compliant Part. \n2 The ADuM140E1WBRWZ, ADuM140E1WBR WZ-RL, ADuM141E1WBRWZ, ADuM141E1 WBRWZ-RL, ADuM141E0WBRQZ-RL7, ADuM141E1WBRQZ, ADuM141E1WBRQZ-\nRL7, ADuM142E1WBRWZ, ADuM142E1WBR WZ-RL, ADuM142E1WBRQZ, and ADuM142E1WBRQZ-RL7 are qualifie d for automotive  applications. \n \nAUTOMOTIVE PRODUCTS \nThe ADuM140E1W , ADuM141E0W,  ADuM141E1W and ADuM142E1W  models are available with controlled manufacturing to \nsupport the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications \nthat differ from the commercial models; ther efore, designers should review the Specific ations section of this data sheet carefu lly. Only the \nautomotive grade products shown are available for use in automo tive applications. Contact your local Analog Devices account \nrepresentative for specific product ordering information and to obtain the specific Automotive Reliability reports for these mo dels. \n \n \n \n©2015–2020 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the property of their respective owners. \n  D13119-7/20(J)  \n'}]
!==============================================================================!
### Component Summary: ADuM141E1BRWZ

#### Key Specifications:
- **Voltage Ratings**: 
  - Withstand Voltage: 3.75 kV RMS for 1 minute (per UL 1577)
  - IORM (Maximum Working Voltage): 849 V peak
- **Current Ratings**: 
  - Supply Current (Typical): 
    - I DD1 (Q): 1.6 mA (V I5 = 0)
    - I DD2 (Q): 1.9 mA (V I5 = 0)
    - I DD1 (Q): 10.0 mA (V I5 = 1)
    - I DD2 (Q): 6.0 mA (V I5 = 1)
- **Power Consumption**: 
  - Quiescent Supply Current: 1.6 mA (typical) at 5 V operation
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - 16-lead SOIC_W (RW-16)
- **Special Features**: 
  - High common-mode transient immunity: 100 kV/μs
  - Low propagation delay: 15 ns maximum for 1.8 V operation
  - 150 Mbps maximum guaranteed data rate
  - Fail-safe high or low options
  - Qualified for automotive applications
- **Moisture Sensitive Level**: 
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **ADuM141E1BRWZ** is a quad-channel digital isolator utilizing Analog Devices' iCoupler® technology. It provides electrical isolation between different parts of a system while allowing for high-speed data transmission. The device is designed to operate with supply voltages ranging from 1.8 V to 5 V, making it suitable for interfacing with various logic levels. The ADuM141E1 features fail-safe options that ensure the outputs transition to a predetermined state when the input power supply is not applied or the inputs are disabled.

#### Typical Applications:
- **General-Purpose Multichannel Isolation**: Used in applications requiring isolation between different sections of a circuit to prevent noise and interference.
- **Serial Peripheral Interface (SPI) / Data Converter Isolation**: Provides isolation for data communication interfaces, ensuring signal integrity and safety.
- **Industrial Field Bus Isolation**: Protects sensitive components in industrial environments from high voltages and transients.
- **Automotive Applications**: Suitable for use in automotive electronics where reliability and safety are critical.

This component is particularly valuable in systems where high-speed data transfer and robust isolation are required, such as in industrial automation, medical devices, and automotive electronics.