Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Dec 28 20:56:29 2019
| Host         : DESKTOP-7JVP1MK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_main_project_wrapper_timing_summary_routed.rpt -rpx design_main_project_wrapper_timing_summary_routed.rpx
| Design       : design_main_project_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/design_debouncer_wrapper_0/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/design_debouncer_wrapper_1/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/design_debouncer_wrapper_2/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A01/inst/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A10/inst/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A11/inst/q_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A20/inst/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A21/inst/q_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_main_project_i/dff_A22/inst/q_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_main_project_i/xup_clk_divider_0/inst/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                   92        0.252        0.000                      0                   92        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.433        0.000                      0                   92        0.252        0.000                      0                   92        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.976     9.218    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[0]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    design_main_project_i/xup_clk_divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.976     9.218    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[1]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    design_main_project_i/xup_clk_divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.976     9.218    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    design_main_project_i/xup_clk_divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.828ns (20.305%)  route 3.250ns (79.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.976     9.218    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502    14.843    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y83         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[3]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X65Y83         FDRE (Setup_fdre_C_R)       -0.429    14.651    design_main_project_i/xup_clk_divider_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.463%)  route 3.218ns (79.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.945     9.186    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    design_main_project_i/xup_clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.463%)  route 3.218ns (79.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.945     9.186    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    design_main_project_i/xup_clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.463%)  route 3.218ns (79.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.945     9.186    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    design_main_project_i/xup_clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.828ns (20.463%)  route 3.218ns (79.537%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.945     9.186    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507    14.848    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y90         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    design_main_project_i/xup_clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.031%)  route 3.109ns (78.969%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.836     9.077    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.503    14.844    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[4]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y84         FDRE (Setup_fdre_C_R)       -0.429    14.676    design_main_project_i/xup_clk_divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/xup_clk_divider_0/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.828ns (21.031%)  route 3.109ns (78.969%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.619     5.140    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  design_main_project_i/xup_clk_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.288    design_main_project_i/xup_clk_divider_0/inst/count_reg[7]
    SLICE_X64Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.412 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12/O
                         net (fo=1, routed)           1.011     7.423    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_12_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5/O
                         net (fo=1, routed)           0.571     8.117    design_main_project_i/xup_clk_divider_0/inst/count[0]_i_5_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  design_main_project_i/xup_clk_divider_0/inst/count[0]_i_1/O
                         net (fo=33, routed)          0.836     9.077    design_main_project_i/xup_clk_divider_0/inst/clear
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.503    14.844    design_main_project_i/xup_clk_divider_0/inst/clkin
    SLICE_X65Y84         FDRE                                         r  design_main_project_i/xup_clk_divider_0/inst/count_reg[5]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y84         FDRE (Setup_fdre_C_R)       -0.429    14.676    design_main_project_i/xup_clk_divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.471    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[15]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_4
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.983    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.576    design_main_project_i/seg7display_0/inst/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.470    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.719    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[11]
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    design_main_project_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_4
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.982    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.105     1.575    design_main_project_i/seg7display_0/inst/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[3]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    design_main_project_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_4
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.573    design_main_project_i/seg7display_0/inst/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.469    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[7]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    design_main_project_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_4
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.981    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[7]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.574    design_main_project_i/seg7display_0/inst/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.471    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.717    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[12]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_7
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.983    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.576    design_main_project_i/seg7display_0/inst/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.471    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y85         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.717    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[16]
    SLICE_X61Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    design_main_project_i/seg7display_0/inst/clkdiv_reg[16]_i_1_n_7
    SLICE_X61Y85         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.856     1.984    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y85         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.105     1.576    design_main_project_i/seg7display_0/inst/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.586     1.469    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     1.715    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[4]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    design_main_project_i/seg7display_0/inst/clkdiv_reg[4]_i_1_n_7
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.854     1.981    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y82         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.574    design_main_project_i/seg7display_0/inst/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.587     1.470    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     1.716    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[8]
    SLICE_X61Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    design_main_project_i/seg7display_0/inst/clkdiv_reg[8]_i_1_n_7
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.982    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y83         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.105     1.575    design_main_project_i/seg7display_0/inst/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.588     1.471    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.109     1.722    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[14]
    SLICE_X61Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.833 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    design_main_project_i/seg7display_0/inst/clkdiv_reg[12]_i_1_n_5
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.855     1.983    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y84         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.105     1.576    design_main_project_i/seg7display_0/inst/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.585     1.468    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    design_main_project_i/seg7display_0/inst/clkdiv_reg_n_0_[2]
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  design_main_project_i/seg7display_0/inst/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    design_main_project_i/seg7display_0/inst/clkdiv_reg[0]_i_1_n_5
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.853     1.980    design_main_project_i/seg7display_0/inst/clk
    SLICE_X61Y81         FDRE                                         r  design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.573    design_main_project_i/seg7display_0/inst/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   design_main_project_i/design_debouncer_wrapper_0/inst/design_debouncer_i/xup_dff_1/inst/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   design_main_project_i/design_debouncer_wrapper_0/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y91   design_main_project_i/design_debouncer_wrapper_1/inst/design_debouncer_i/xup_dff_1/inst/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   design_main_project_i/seg7display_0/inst/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   design_main_project_i/seg7display_0/inst/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   design_main_project_i/seg7display_0/inst/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   design_main_project_i/seg7display_0/inst/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y84   design_main_project_i/seg7display_0/inst/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   design_main_project_i/design_debouncer_wrapper_0/inst/design_debouncer_i/xup_dff_1/inst/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   design_main_project_i/design_debouncer_wrapper_0/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   design_main_project_i/seg7display_0/inst/digit_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   design_main_project_i/seg7display_0/inst/digit_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   design_main_project_i/seg7display_0/inst/digit_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   design_main_project_i/xup_clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y85   design_main_project_i/xup_clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   design_main_project_i/xup_clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   design_main_project_i/xup_clk_divider_0/inst/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   design_main_project_i/xup_clk_divider_0/inst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y91   design_main_project_i/design_debouncer_wrapper_1/inst/design_debouncer_i/xup_dff_1/inst/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y81   design_main_project_i/seg7display_0/inst/clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y91   design_main_project_i/design_debouncer_wrapper_1/inst/design_debouncer_i/xup_dff_en_reset_0/inst/q_reg/C



