
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version P-2019.03-SP1-1 for linux64 - May 06, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path { ../01_RTL/ 			  ./				  ~/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB}
 ../01_RTL/      ./      ~/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB
set link_library {dw_foundation.sldb}
dw_foundation.sldb
set synthetic_library {dw_foundation.sldb                         asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db                          asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db                          asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db}
dw_foundation.sldb                         asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db                          asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db                          asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db
set target_library { asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db                       asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db                       asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db}         
 asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db                       asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db                       asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "decoder_6to64"
decoder_6to64
set MAX_Delay 400
400
#======================================================
#  Read RTL Code
#======================================================
#read_sverilog {$DESIGN\.v}
#current_design $DESIGN
analyze -f verilog $DESIGN\.v
Running PRESTO HDLC
Compiling source file ../01_RTL/decoder_6to64.v
Opening include file ../01_RTL/decoder_3to8.v
Presto compilation completed successfully.
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/dw_foundation.sldb'
1
elaborate $DESIGN
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2019.03-sp1-1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (decoder_6to64)
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db'
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db'
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db'
Elaborated 1 design.
Current design is now 'decoder_6to64'.
Information: Building the design 'decoder_3to8'. (HDL-193)
Presto compilation completed successfully. (decoder_3to8)
1
current_design $DESIGN
Current design is 'decoder_6to64'.
{decoder_6to64}
#======================================================
#  Global Setting
#======================================================
#set_operating_conditions -max slow -min fast
#======================================================
#  Set Design Constraints
#======================================================
set_load 12 [all_outputs]
1
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
1
#======================================================
#  Optimization
#======================================================
uniquify
Information: Uniquified 9 instances of design 'decoder_3to8'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
| asap7sc7p5t_22b_INVBUF_SRAM_TT_170906 | 1.0                  |           |
| asap7sc7p5t_22b_SEQ_SRAM_TT_170906 | 1.0                     |           |
| asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906 | 1.0                  |           |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'decoder_6to64'

  Loading target library 'asap7sc7p5t_22b_SEQ_SRAM_TT_170906'
  Loading target library 'asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906'
LNC WARNING: Found output_to_output lib arc on HAxp5_ASAP7_75t_SRAM.
Loaded alib file './alib-52/asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db.alib' (placeholder)
Loaded alib file './alib-52/asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db.alib' (placeholder)
Warning: Only placeholder alibs were found. Proceeding with library analysis. (OPT-1311)
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy msb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[7].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[6].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[5].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[4].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[3].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[2].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[1].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping hierarchy lsb_decoder_group[0].lsb_decoder before Pass 1 (OPT-776)
Information: Ungrouping 9 of 10 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'decoder_6to64'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELOx1_ASAP7_75t_SRAM' in the library 'asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHIx1_ASAP7_75t_SRAM' in the library 'asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design decoder_6to64. Delay-based auto_ungroup will not be performed. (OPT-780)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
    0:00:41      84.4      0.00       0.0     101.2                            692.8131


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41      84.4      0.00       0.0     101.2                            692.8131
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274
    0:00:42     159.1      0.00       0.0       0.0                           3143.1274
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     145.1      0.00       0.0       0.0                           2134.2432
    0:00:42     144.2      0.00       0.0       0.0                           2093.0518
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db'
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_SEQ_SRAM_TT_170906.db'
Loading db file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'asap7sc7p5t_22b_SEQ_SRAM_TT_170906'
  Loading target library 'asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906'
Warning: Unable to resolve reference 'INVx4_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Warning: Unable to resolve reference 'INVx5_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Warning: Unable to resolve reference 'NOR2xp67_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Warning: Unable to resolve reference 'NAND3xp33_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Warning: Unable to resolve reference 'NAND4xp25_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Warning: Unable to resolve reference 'NOR2xp33_ASAP7_75t_SRAM' in 'decoder_6to64'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/homework/MCS/Ex2/02_SYN/Netlist/decoder_6to64_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/homework/MCS/Ex2/02_SYN/Netlist/decoder_6to64_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : decoder_6to64
Version: P-2019.03-SP1-1
Date   : Thu Apr 10 14:01:37 2025
****************************************

Library(s) Used:

    asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906 (File: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906.db)
    asap7sc7p5t_22b_INVBUF_SRAM_TT_170906 (File: /RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/lib_release_170906/DB/asap7sc7p5t_22b_INVBUF_SRAM_TT_170906.db)

Number of ports:                           71
Number of nets:                           109
Number of cells:                          102
Number of combinational cells:            102
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                         21
Number of references:                       6

Combinational area:                144.167040
Buf/Inv area:                       34.058879
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   144.167040
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : decoder_6to64
Version: P-2019.03-SP1-1
Date   : Thu Apr 10 14:01:37 2025
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_22b_INVBUF_SRAM_TT_170906
Wire Load Model Mode: top

  Startpoint: clk (input port)
  Endpoint: wordline[1]
            (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  clk (in)                                 0.00       0.00 r
  U90/Y (INVx4_ASAP7_75t_SRAM)             1.53       1.53 f
  U187/Y (NOR2xp33_ASAP7_75t_SRAM)        22.81      24.34 r
  U190/Y (NAND3xp33_ASAP7_75t_SRAM)       62.05      86.39 f
  U163/Y (NOR2xp67_ASAP7_75t_SRAM)       117.04     203.43 r
  wordline[1] (out)                        0.00     203.43 r
  data arrival time                                 203.43

  max_delay                              400.00     400.00
  output external delay                    0.00     400.00
  data required time                                400.00
  -----------------------------------------------------------
  data required time                                400.00
  data arrival time                                -203.43
  -----------------------------------------------------------
  slack (MET)                                       196.57


1
exit

Thank you...
