// Seed: 1667711863
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2
);
  always @(1, posedge 1) id_2 <= 1;
endmodule
