void __init corenet_ds_pic_init(void)\r\n{\r\nstruct mpic *mpic;\r\nunsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |\r\nMPIC_NO_RESET;\r\nif (ppc_md.get_irq == mpic_get_coreint_irq)\r\nflags |= MPIC_ENABLE_COREINT;\r\nmpic = mpic_alloc(NULL, 0, flags, 0, 256, " OpenPIC ");\r\nBUG_ON(mpic == NULL);\r\nmpic_init(mpic);\r\n}\r\nvoid __init corenet_ds_setup_arch(void)\r\n{\r\n#ifdef CONFIG_PCI\r\nstruct device_node *np;\r\nstruct pci_controller *hose;\r\n#endif\r\ndma_addr_t max = 0xffffffff;\r\nmpc85xx_smp_init();\r\n#ifdef CONFIG_PCI\r\nfor_each_node_by_type(np, "pci") {\r\nif (of_device_is_compatible(np, "fsl,p4080-pcie") ||\r\nof_device_is_compatible(np, "fsl,qoriq-pcie-v2.2")) {\r\nfsl_add_bridge(np, 0);\r\nhose = pci_find_hose_for_OF_device(np);\r\nmax = min(max, hose->dma_window_base_cur +\r\nhose->dma_window_size);\r\n}\r\n}\r\n#ifdef CONFIG_PPC64\r\npci_devs_phb_init();\r\n#endif\r\n#endif\r\n#ifdef CONFIG_SWIOTLB\r\nif (memblock_end_of_DRAM() > max) {\r\nppc_swiotlb_enable = 1;\r\nset_pci_dma_ops(&swiotlb_dma_ops);\r\nppc_md.pci_dma_dev_setup = pci_dma_dev_setup_swiotlb;\r\n}\r\n#endif\r\npr_info("%s board from Freescale Semiconductor\n", ppc_md.name);\r\n}\r\nint __init corenet_ds_publish_devices(void)\r\n{\r\nreturn of_platform_bus_probe(NULL, of_device_ids, NULL);\r\n}
