--
--	Conversion of Sleep Test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Sep 20 20:10:19 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_2 : bit;
SIGNAL tmpOE__VBAT_READ_EN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__VBAT_READ_EN_net_0 : bit;
SIGNAL tmpIO_0__VBAT_READ_EN_net_0 : bit;
TERMINAL tmpSIOVREF__VBAT_READ_EN_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__VBAT_READ_EN_net_0 : bit;
SIGNAL tmpOE__Telit_RST_net_0 : bit;
SIGNAL tmpFB_0__Telit_RST_net_0 : bit;
SIGNAL tmpIO_0__Telit_RST_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_RST_net_0 : bit;
SIGNAL tmpOE__Telit_ON_net_0 : bit;
SIGNAL tmpFB_0__Telit_ON_net_0 : bit;
SIGNAL tmpIO_0__Telit_ON_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_ON_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_ON_net_0 : bit;
SIGNAL tmpOE__Pin39_net_0 : bit;
SIGNAL tmpFB_0__Pin39_net_0 : bit;
SIGNAL tmpIO_0__Pin39_net_0 : bit;
TERMINAL tmpSIOVREF__Pin39_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin39_net_0 : bit;
SIGNAL tmpOE__Pin38_net_0 : bit;
SIGNAL tmpFB_0__Pin38_net_0 : bit;
SIGNAL tmpIO_0__Pin38_net_0 : bit;
TERMINAL tmpSIOVREF__Pin38_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin38_net_0 : bit;
SIGNAL tmpOE__Pin37_net_0 : bit;
SIGNAL tmpFB_0__Pin37_net_0 : bit;
SIGNAL tmpIO_0__Pin37_net_0 : bit;
TERMINAL tmpSIOVREF__Pin37_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin37_net_0 : bit;
SIGNAL tmpOE__Pin35_net_0 : bit;
SIGNAL tmpFB_0__Pin35_net_0 : bit;
SIGNAL tmpIO_0__Pin35_net_0 : bit;
TERMINAL tmpSIOVREF__Pin35_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin35_net_0 : bit;
SIGNAL tmpOE__Pin34_net_0 : bit;
SIGNAL tmpFB_0__Pin34_net_0 : bit;
SIGNAL tmpIO_0__Pin34_net_0 : bit;
TERMINAL tmpSIOVREF__Pin34_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin34_net_0 : bit;
SIGNAL tmpOE__Pin33_net_0 : bit;
SIGNAL tmpFB_0__Pin33_net_0 : bit;
SIGNAL tmpIO_0__Pin33_net_0 : bit;
TERMINAL tmpSIOVREF__Pin33_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin33_net_0 : bit;
SIGNAL tmpOE__Pin31_net_0 : bit;
SIGNAL tmpFB_0__Pin31_net_0 : bit;
SIGNAL tmpIO_0__Pin31_net_0 : bit;
TERMINAL tmpSIOVREF__Pin31_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin31_net_0 : bit;
SIGNAL tmpOE__Pin30_net_0 : bit;
SIGNAL tmpFB_0__Pin30_net_0 : bit;
SIGNAL tmpIO_0__Pin30_net_0 : bit;
TERMINAL tmpSIOVREF__Pin30_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin30_net_0 : bit;
SIGNAL tmpOE__Pin29_net_0 : bit;
SIGNAL tmpFB_0__Pin29_net_0 : bit;
SIGNAL tmpIO_0__Pin29_net_0 : bit;
TERMINAL tmpSIOVREF__Pin29_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin29_net_0 : bit;
SIGNAL tmpOE__Pin27_net_0 : bit;
SIGNAL tmpFB_0__Pin27_net_0 : bit;
SIGNAL tmpIO_0__Pin27_net_0 : bit;
TERMINAL tmpSIOVREF__Pin27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin27_net_0 : bit;
SIGNAL tmpOE__Pin26_net_0 : bit;
SIGNAL tmpFB_0__Pin26_net_0 : bit;
SIGNAL tmpIO_0__Pin26_net_0 : bit;
TERMINAL tmpSIOVREF__Pin26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin26_net_0 : bit;
SIGNAL tmpOE__Pin25_net_0 : bit;
SIGNAL tmpFB_0__Pin25_net_0 : bit;
SIGNAL tmpIO_0__Pin25_net_0 : bit;
TERMINAL tmpSIOVREF__Pin25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin25_net_0 : bit;
SIGNAL tmpOE__Pin24_net_0 : bit;
SIGNAL tmpFB_0__Pin24_net_0 : bit;
SIGNAL tmpIO_0__Pin24_net_0 : bit;
TERMINAL tmpSIOVREF__Pin24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin24_net_0 : bit;
SIGNAL tmpOE__Pin20_net_0 : bit;
SIGNAL tmpFB_0__Pin20_net_0 : bit;
SIGNAL tmpIO_0__Pin20_net_0 : bit;
TERMINAL tmpSIOVREF__Pin20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin20_net_0 : bit;
SIGNAL tmpOE__Pin19_net_0 : bit;
SIGNAL tmpFB_0__Pin19_net_0 : bit;
SIGNAL tmpIO_0__Pin19_net_0 : bit;
TERMINAL tmpSIOVREF__Pin19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin19_net_0 : bit;
SIGNAL tmpOE__Pin18_net_0 : bit;
SIGNAL tmpFB_0__Pin18_net_0 : bit;
SIGNAL tmpIO_0__Pin18_net_0 : bit;
TERMINAL tmpSIOVREF__Pin18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin18_net_0 : bit;
SIGNAL tmpOE__Pin17_net_0 : bit;
SIGNAL tmpFB_0__Pin17_net_0 : bit;
SIGNAL tmpIO_0__Pin17_net_0 : bit;
TERMINAL tmpSIOVREF__Pin17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin17_net_0 : bit;
SIGNAL tmpOE__Pin15_net_0 : bit;
SIGNAL tmpFB_0__Pin15_net_0 : bit;
SIGNAL tmpIO_0__Pin15_net_0 : bit;
TERMINAL tmpSIOVREF__Pin15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin15_net_0 : bit;
SIGNAL tmpOE__Pin14_net_0 : bit;
SIGNAL tmpFB_0__Pin14_net_0 : bit;
SIGNAL tmpIO_0__Pin14_net_0 : bit;
TERMINAL tmpSIOVREF__Pin14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin14_net_0 : bit;
SIGNAL tmpOE__Pin12_net_0 : bit;
SIGNAL tmpFB_0__Pin12_net_0 : bit;
SIGNAL tmpIO_0__Pin12_net_0 : bit;
TERMINAL tmpSIOVREF__Pin12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin12_net_0 : bit;
SIGNAL tmpOE__Pin11_net_0 : bit;
SIGNAL tmpFB_0__Pin11_net_0 : bit;
SIGNAL tmpIO_0__Pin11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin11_net_0 : bit;
SIGNAL tmpOE__Pin10_net_0 : bit;
SIGNAL tmpFB_0__Pin10_net_0 : bit;
SIGNAL tmpIO_0__Pin10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin10_net_0 : bit;
SIGNAL tmpOE__Pin9_net_0 : bit;
SIGNAL tmpFB_0__Pin9_net_0 : bit;
SIGNAL tmpIO_0__Pin9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin9_net_0 : bit;
SIGNAL tmpOE__Pin7_net_0 : bit;
SIGNAL tmpFB_0__Pin7_net_0 : bit;
SIGNAL tmpIO_0__Pin7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin7_net_0 : bit;
SIGNAL tmpOE__Pin6_net_0 : bit;
SIGNAL tmpFB_0__Pin6_net_0 : bit;
SIGNAL tmpIO_0__Pin6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin6_net_0 : bit;
SIGNAL tmpOE__Pin5_net_0 : bit;
SIGNAL tmpFB_0__Pin5_net_0 : bit;
SIGNAL tmpIO_0__Pin5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin5_net_0 : bit;
SIGNAL tmpOE__Pin4_net_0 : bit;
SIGNAL tmpFB_0__Pin4_net_0 : bit;
SIGNAL tmpIO_0__Pin4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin4_net_0 : bit;
SIGNAL tmpOE__Pin2_net_0 : bit;
SIGNAL tmpFB_0__Pin2_net_0 : bit;
SIGNAL tmpIO_0__Pin2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin2_net_0 : bit;
SIGNAL tmpOE__Pin1_net_0 : bit;
SIGNAL tmpFB_0__Pin1_net_0 : bit;
SIGNAL tmpIO_0__Pin1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin1_net_0 : bit;
SIGNAL tmpOE__Telit_PWR_net_0 : bit;
SIGNAL tmpFB_0__Telit_PWR_net_0 : bit;
SIGNAL tmpIO_0__Telit_PWR_net_0 : bit;
TERMINAL tmpSIOVREF__Telit_PWR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Telit_PWR_net_0 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
BEGIN

zero <=  ('0') ;

tmpOE__VBAT_READ_EN_net_0 <=  ('1') ;

\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_2);
VBAT_READ_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c419210-f1b9-4d89-9fc7-45a59d4e71ff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VBAT_READ_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__VBAT_READ_EN_net_0),
		siovref=>(tmpSIOVREF__VBAT_READ_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VBAT_READ_EN_net_0);
Telit_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f534d43e-a4eb-48dd-9793-d0c8ce20326a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_RST_net_0),
		siovref=>(tmpSIOVREF__Telit_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_RST_net_0);
Telit_ON:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"232f1f8a-9b91-4ce4-bd8a-6419034a1e6e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_ON_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_ON_net_0),
		siovref=>(tmpSIOVREF__Telit_ON_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_ON_net_0);
Pin39:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b9f3737-fc95-4a0e-8de4-2cc2cfeefae2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin39_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin39_net_0),
		siovref=>(tmpSIOVREF__Pin39_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin39_net_0);
Pin38:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bcff14f-287f-435b-a7ae-7c66a3ac1d10",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin38_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin38_net_0),
		siovref=>(tmpSIOVREF__Pin38_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin38_net_0);
Pin37:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"600e5e7b-f973-4db3-94bf-8ebaf40edd89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin37_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin37_net_0),
		siovref=>(tmpSIOVREF__Pin37_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin37_net_0);
Pin35:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b405468e-7903-467e-8d85-c86288d3848f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin35_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin35_net_0),
		siovref=>(tmpSIOVREF__Pin35_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin35_net_0);
Pin34:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7445b48a-b2e0-467b-b3e0-3cf4e1d4fce3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin34_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin34_net_0),
		siovref=>(tmpSIOVREF__Pin34_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin34_net_0);
Pin33:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0df1149-ea32-4718-bce8-1b5fcec39ce2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin33_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin33_net_0),
		siovref=>(tmpSIOVREF__Pin33_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin33_net_0);
Pin31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32529dad-e9ea-4858-b902-dfcfbe03a8fe",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin31_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin31_net_0),
		siovref=>(tmpSIOVREF__Pin31_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin31_net_0);
Pin30:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7d9aab8e-9c62-4b52-940a-8a290a6630d8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin30_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin30_net_0),
		siovref=>(tmpSIOVREF__Pin30_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin30_net_0);
Pin29:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"032a2528-7530-4412-a611-ad78b8dab923",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin29_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin29_net_0),
		siovref=>(tmpSIOVREF__Pin29_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin29_net_0);
Pin27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce3c56ff-8c34-4dd1-b83c-bb6c0b3eb646",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin27_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin27_net_0),
		siovref=>(tmpSIOVREF__Pin27_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin27_net_0);
Pin26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5ef07704-7e8f-4d13-8684-ee129221e829",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin26_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin26_net_0),
		siovref=>(tmpSIOVREF__Pin26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin26_net_0);
Pin25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a356b867-459f-4973-ba00-5ed48a9e6417",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin25_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin25_net_0),
		siovref=>(tmpSIOVREF__Pin25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin25_net_0);
Pin24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d019287e-7644-4e9c-9461-5111216f7d16",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin24_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin24_net_0),
		siovref=>(tmpSIOVREF__Pin24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin24_net_0);
Pin20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d4363a1e-422c-4578-a120-840210e7cb44",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin20_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin20_net_0),
		siovref=>(tmpSIOVREF__Pin20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin20_net_0);
Pin19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c48c6d09-0a00-40fd-b5b2-8d803baf45f7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin19_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin19_net_0),
		siovref=>(tmpSIOVREF__Pin19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin19_net_0);
Pin18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04b3ca7f-893b-44c8-918d-51f27e0824b8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin18_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin18_net_0),
		siovref=>(tmpSIOVREF__Pin18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin18_net_0);
Pin17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"07a3a982-785d-4135-b6ea-63f37708e980",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin17_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin17_net_0),
		siovref=>(tmpSIOVREF__Pin17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin17_net_0);
Pin15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c2275df-70e6-4d7d-a652-6ee3ab666d68",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin15_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin15_net_0),
		siovref=>(tmpSIOVREF__Pin15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin15_net_0);
Pin14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbb1204b-fe88-4f86-9543-440111d328d4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin14_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin14_net_0),
		siovref=>(tmpSIOVREF__Pin14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin14_net_0);
Pin12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1673ac03-08fa-4326-b45d-f415ac45714d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin12_net_0),
		siovref=>(tmpSIOVREF__Pin12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin12_net_0);
Pin11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"183fa115-4040-42c7-a43d-1b3827ef0197",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin11_net_0),
		siovref=>(tmpSIOVREF__Pin11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin11_net_0);
Pin10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ba34e2d-80bd-4e11-9c39-d1651e67aa1b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin10_net_0),
		siovref=>(tmpSIOVREF__Pin10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin10_net_0);
Pin9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d47b6e8-182d-4bb2-95c0-5d903820ee01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin9_net_0),
		siovref=>(tmpSIOVREF__Pin9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin9_net_0);
Pin7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02317902-776e-4659-9a7e-32300499839d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin7_net_0),
		siovref=>(tmpSIOVREF__Pin7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin7_net_0);
Pin6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b472bff4-bd9c-470e-af29-40c2edc591db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin6_net_0),
		siovref=>(tmpSIOVREF__Pin6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin6_net_0);
Pin5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"10feecd3-ed47-4ac5-8d39-029b903bc7f3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin5_net_0),
		siovref=>(tmpSIOVREF__Pin5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin5_net_0);
Pin4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b20ee622-3295-4bb0-94a9-7d964e7fad22",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin4_net_0),
		siovref=>(tmpSIOVREF__Pin4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin4_net_0);
Pin2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e8cd5de9-d956-45da-95e2-5ca1bed1e2bd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin2_net_0),
		siovref=>(tmpSIOVREF__Pin2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin2_net_0);
Pin1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f543ec28-b78a-49af-affe-8a22e17ba4af",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin1_net_0),
		siovref=>(tmpSIOVREF__Pin1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin1_net_0);
Telit_PWR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f327fed-75a1-4316-8403-d71df626d1f2",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Telit_PWR_net_0),
		analog=>(open),
		io=>(tmpIO_0__Telit_PWR_net_0),
		siovref=>(tmpSIOVREF__Telit_PWR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Telit_PWR_net_0);
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__VBAT_READ_EN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__VBAT_READ_EN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);

END R_T_L;
