<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<!--

	Design by TEMPLATED
	http://templated.co
	Released for free under the Creative Commons Attribution License

	Name       : Serious Face
	Version    : 1.0
	Released   : 20130222

-->
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta name="keywords" content="" />
        <meta name="description" content="" />
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
		<title>Hardware Security Lab</title>
        <link href="http://fonts.googleapis.com/css?family=Bitter" rel="stylesheet" type="text/css" />
		<link rel="stylesheet" type="text/css" href="style.css" />
    </head>
    <body>
		<div id="bg">
			<div id="outer">
				<div id="header">
					<div id="logo">
						<h1>
							<a href="index.html">Hardware Security Lab</a>
						</h1>
					</div>
					<div id="search">
						<form action="" method="post">
							<input class="text" name="search" size="32" maxlength="64" /><input class="button" type="submit" value="Search" />
						</form>
					</div>
					<div id="nav">
						<ul>
							<li>
								<a href="index.html">Home</a>
							</li>
							<li>
								<a href="Research.html">Research</a>
							</li>
							<li>
								<a href="Faculty.html">Faculty</a>
							</li>
							<li class="first active navfix">
								<a href="Researchers.html">Team</a>
							</li>
							<li>
								<a href="Publications.html">Publications</a>
							</li>
              <li>
								<a href="Software.html">Releases</a>
							</li>
              <li class="last">
								<a href="Sponsors.html">Sponsors</a>
							</li>
						</ul>
						<br class="clear" />
					</div>
				</div>
				<div id="main">
          <div id="content2">
						<div id="con1">
							<h2>
								Post-Doc
							</h2>
              <ul>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Muhammad Yasin</b></font> is a postdoctoral researcher in the Department of Electrical and Computer Engineering at Texas A&M University. 
                    He obtained a Ph.D. degree in the Electrical and Computer Engineering Department at New York University in 2018; an MS in Microsystems Engineering from Masdar Institute of Science and Technology, UAE, in 2013; and a BS in Electrical Engineering from University of Engineering and Technology (UET) Lahore, Pakistan, in 2007. 
                    His research interests include Hardware Security, Design for Trust, and Logic Locking. 
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fyasin.png?1559066759052" alt="icon" width="300" height="auto" /></a>
                  
                </li>
              </ul>
              <h2>
								Ph.D. Students
							</h2>
							<ul>
                <li class="teamimage">
                    <p class="desc">
                      <font size="+1"><b>Nithyashankari G. Jayasankaran</b></font> has a bachelor's degree in Electrical and Electronics Engineering at Anna University, Chennai, India in 2010 and a master's degree in Microelectronics from Birla Institute of Science and Technology, Pilani, India in 2013. 
                      She has worked in the semiconductor industry on FPGA design/verification and Prototyping of ASICs using FPGAs for the clients such as Nokia Siemens Networks, ATOS (formerly Bull), and Qualcomm. She started her Ph.D. in computer engineering at Texas A&M University in 2016. 
                      Her research interest lies in securing analog circuits and finding the loopholes in the existing analog security schemes.
                    <a href="http://people.tamu.edu/~gjn/">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FIMG-20170604-WA0048.jpg?1558733038562" alt="icon" width="300" height="auto" /></a>

                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Bhagyaraja Adapa</b></font> received his Master's degree in Microelectronics and VLSI from Indian Institute of Technology Hyderabad (IIT-H) in 2016. 
                    Then he worked for Qualcomm Inc. as an Engineer from 2016 till 2018. At Qualcomm, he was involved in the design verification of the Narrow Band Receiver module of the 5G modem and design of the standard cells (7nm). 
                    He joined Texas A&M University in 2018 to pursue his Ph.D. degree. His research interest is centered around Hardware Security Verification. 
                    Currently, he is working to develop a methodology for the security verification of SoC/processors.
                    <a href="https://sites.google.com/view/adapabhagyaraja/home">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fdp_linkedin.png?1558733057193" alt="icon" width="300" height="auto" /></a>
                  
                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Zhaokun Han</b></font> received her Bachelor of Science degree in Microelectronics from University of Science and Technology of China, Hefei, China in 2018. 
                    She joined the hardware security lab as a doctoral student in Fall 2018. 
                    Her interests in research include logic locking and logic synthesis locking.
                    <a href="https://sites.google.com/a/tamu.edu/zhaokun-han/home/Research-experience">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FIMG_8374.jpg?1559066664222" alt="icon" width="300" height="auto" /></a>
                  
                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Vasudev Gohil</b></font> received his B.Tech. degree in Electrical Engineering with a minor in Computer Science from Indian Institute of Technology Gandhinagar in 2018. 
                    Shortly afterwards, he joined Texas A&M University as a Ph.D. student. 
                    His research interests are at the intersection of Hardware Security, Game Theory and Optimization.
                    <a href="https://gohilvasudev.wixsite.com/website">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2F37270014_1762676890513611_6484251588654268416_n.jpg?1558733045658" alt="icon" width="300" height="auto" /></a>
                  
                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Chongzhi Zhao</b></font> has a B.Sc. degree in Electrical Engineering from Xi’an Jiaotong University, Xi’an, China and a M. Eng. degree from Texas A&M University. He joined the Hardware Security lab in Spring 2019. 
                    As a doctoral student, his current research is mainly focused on the security of hardware implementations of cryptographic algorithms.
                    <a href="https://sites.google.com/view/chongzhi-zhao/">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FIMG_1393.JPG?1559066668939" alt="icon" width="300" height="auto" /></a>
                  
                </li>
            </ul>
            <h2>
								Master’s Students
							</h2>
              <ul>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Rahul Kande</b></font> received his Bachelor of Technology degree in Electronics and Communication Engineering with a minor in Computer Science and Engineering from Indian Institute of Technology Guwahati, India in 2017. 
                    He worked then at Samsung Research Institute-Delhi, India as an engineer in the RTL Design and Verification Team for one year. He joined the Hardware Security lab in the ECEN department of Texas A&M University in Fall 2018 as a Master’s student. 
                    His research interests include Hardware Security, Computer Architecture, RTL Design and Verification.
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2F20190525_110426.jpg?1558805687908" alt="icon" width="300" height="auto" /></a>
                  
                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Garrett Persyn</b></font> graduated Texas A&M in 2018 with a Bachelors of Science in Electrical Engineering. 
                    He joined the Texas A&M Hardware Security Lab in the Summer of 2018 and continued at A&M for a Masters in Computer Engineering. 
                    His interests include Hardware Security, Verification, and Computer Architecture. 
                    His research focus on the detection of hardware security bugs.
                    <a href="https://sites.google.com/a/tamu.edu/gpersyn/summary?authuser=1">Personal Site</a>
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2Fgpersyn_website_pict_2.jpg?1559066674502" alt="icon" width="300" height="auto" /></a>
                  
                </li>
                <li class="teamimage">
                  <p class="desc">
                    <font size="+1"><b>Arjun Muralidharan</b></font> received his B.E. in Electrical and Electronics Engineering degree from PES Institute of Technology, India. 
                    He then worked for an Agricultural IoT startup in Bangalore, India for a year as a Systems Engineer. He is currently pursuing his Master of Science Degree and joined the Hardware Security Lab in January 2019. 
                    His current research is focused on pre-silicon formal verification techniques to reduce error detection latencies. 
                    His interests are mainly centered around Computer Architecture and Design Verification.
                  </p>
                  <a href=""><img src="https://cdn.glitch.com/45f06b2a-6aa0-4daf-8624-150b9d1a1480%2FID.jpg?1558733047388" alt="icon" width="300" height="auto" /></a>
                  
                </li>
              </ul>
              <h2>
								Undergraduate Students
							</h2>
              <p class="undergrads">
                <font size="+1"><b>Nicholas Matthews</b></font><br>
                <font size="+1"><b>Luciano Brignone</b></font>
              </p>
              <style>.undergrads{padding: 0 0 0 48px;}</style>
						</div>
						<br class="clear" />
            </div>
					<br class="clear" />
				</div>
			</div>
			<div id="copyright">
				&copy; Hardware Security Lab | Design by <a href="http://templated.co" rel="nofollow">TEMPLATED</a>
			</div>
		</div>
    </body>
</html>