
*** Running vivado
    with args -log canny_edge.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source canny_edge.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source canny_edge.tcl -notrace
Command: synth_design -top canny_edge -part xc7z020clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 404.887 ; gain = 103.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'canny_edge' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:12]
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_CONTROL_BUS_s_axi' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_CONTROL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_V_DATA_0 bound to: 6'b010100 
	Parameter ADDR_ROWS_V_CTRL bound to: 6'b011000 
	Parameter ADDR_COLS_V_DATA_0 bound to: 6'b011100 
	Parameter ADDR_COLS_V_CTRL bound to: 6'b100000 
	Parameter ADDR_THRESHOLD1_DATA_0 bound to: 6'b100100 
	Parameter ADDR_THRESHOLD1_CTRL bound to: 6'b101000 
	Parameter ADDR_THRESHOLD2_DATA_0 bound to: 6'b101100 
	Parameter ADDR_THRESHOLD2_CTRL bound to: 6'b110000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_CONTROL_BUS_s_axi.v:228]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_CONTROL_BUS_s_axi' (1#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_CONTROL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'Block_Mat_exit29635_s' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Block_Mat_exit29635_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Block_Mat_exit29635_s.v:58]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mul_mubkb' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mul_mubkb_DSP48_0' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mul_mubkb_DSP48_0' (2#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mul_mubkb' (3#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:30]
INFO: [Synth 8-256] done synthesizing module 'Block_Mat_exit29635_s' (4#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Block_Mat_exit29635_s.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_1_proc' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc_canny.v:56]
INFO: [Synth 8-256] done synthesizing module 'Loop_1_proc' (5#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc_canny.v:10]
INFO: [Synth 8-638] synthesizing module 'Duplicate' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate_canny.v:63]
INFO: [Synth 8-256] done synthesizing module 'Duplicate' (6#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate_canny.v:10]
INFO: [Synth 8-638] synthesizing module 'Sobel' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_canny.v:54]
INFO: [Synth 8-638] synthesizing module 'Filter2D' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state16 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:351]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_cud' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_k_buf_0_cud.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_k_buf_0_cud_ram' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_k_buf_0_cud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_k_buf_0_cud.v:24]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_cud_ram' (7#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_k_buf_0_cud.v:9]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_k_buf_0_cud' (8#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_k_buf_0_cud.v:54]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mux_32fYi' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mux_32fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mux_32fYi' (9#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mux_32fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mug8j' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mug8j_DSP48_1' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mug8j_DSP48_1' (10#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mug8j' (11#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:48]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_muhbi' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_muhbi_DSP48_2' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_muhbi_DSP48_2' (12#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_muhbi' (13#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:48]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_muibs' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_muibs_DSP48_3' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_muibs_DSP48_3' (14#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_muibs' (15#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:48]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mujbC' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mujbC_DSP48_4' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mujbC_DSP48_4' (16#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mujbC' (17#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:48]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mukbM' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mukbM_DSP48_5' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mukbM_DSP48_5' (18#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mukbM' (19#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:48]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mulbW' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mac_mulbW_DSP48_6' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mulbW_DSP48_6' (20#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:10]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mac_mulbW' (21#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1443]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1477]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1515]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1581]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1583]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1587]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1609]
INFO: [Synth 8-256] done synthesizing module 'Filter2D' (22#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:10]
INFO: [Synth 8-256] done synthesizing module 'Sobel' (23#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_canny.v:10]
INFO: [Synth 8-638] synthesizing module 'Sobel_1' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_1_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_1_canny.v:54]
INFO: [Synth 8-256] done synthesizing module 'Sobel_1' (24#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Sobel_1_canny.v:10]
INFO: [Synth 8-638] synthesizing module 'gradient_decompositi' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:549]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:551]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:633]
INFO: [Synth 8-256] done synthesizing module 'gradient_decompositi' (25#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:10]
INFO: [Synth 8-638] synthesizing module 'nonmax_suppression' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:56]
INFO: [Synth 8-638] synthesizing module 'nonmax_suppressiomb6' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppressiomb6.v:54]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nonmax_suppressiomb6_ram' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppressiomb6.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppressiomb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'nonmax_suppressiomb6_ram' (26#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppressiomb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'nonmax_suppressiomb6' (27#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppressiomb6.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:742]
INFO: [Synth 8-256] done synthesizing module 'nonmax_suppression' (28#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:10]
INFO: [Synth 8-638] synthesizing module 'hysteresis' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state7 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:60]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:781]
INFO: [Synth 8-256] done synthesizing module 'hysteresis' (29#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:10]
INFO: [Synth 8-638] synthesizing module 'Loop_2_proc' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000100000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state11 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:69]
INFO: [Synth 8-638] synthesizing module 'canny_edge_mul_muqcK' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'canny_edge_mul_muqcK_DSP48_7' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:4]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mul_muqcK_DSP48_7' (30#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:4]
INFO: [Synth 8-256] done synthesizing module 'canny_edge_mul_muqcK' (31#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:929]
INFO: [Synth 8-256] done synthesizing module 'Loop_2_proc' (32#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d7_A' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w9_d7_A_shiftReg' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:11]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d7_A_shiftReg' (33#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w9_d7_A' (34#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w20_d2_A' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w20_d2_A_shiftReg' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w20_d2_A_shiftReg' (35#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w20_d2_A' (36#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (37#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (38#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w16_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w16_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (39#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w16_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (40#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w16_d1_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit29635_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:612]
WARNING: [Synth 8-6014] Unused sequential element Loop_1_proc_U0_ap_ready_count_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:620]
INFO: [Synth 8-256] done synthesizing module 'canny_edge' (41#1) [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.v:12]
WARNING: [Synth 8-3331] design canny_edge_mul_muqcK_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[31]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[30]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[29]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[28]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[27]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[26]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[25]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[24]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[23]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[22]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[21]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[20]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[19]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[18]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[17]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[16]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[15]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[14]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[13]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[12]
WARNING: [Synth 8-3331] design Loop_2_proc has unconnected port rows_V[11]
WARNING: [Synth 8-3331] design nonmax_suppressiomb6 has unconnected port reset
WARNING: [Synth 8-3331] design canny_edge_mac_mulbW_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design canny_edge_mac_mukbM_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design canny_edge_mac_mujbC_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design canny_edge_mac_muibs_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design canny_edge_mac_muhbi_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design canny_edge_mac_mug8j_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_cud has unconnected port reset
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[31]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[30]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[29]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[28]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[27]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[26]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[25]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[24]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[23]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[22]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[21]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[20]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[19]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[18]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[17]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[16]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[15]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[14]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[13]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_rows_V_read[12]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[31]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[30]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[29]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[28]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[27]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[26]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[25]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[24]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[23]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[22]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[21]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[20]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[19]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[18]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[17]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[16]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[15]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[14]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[13]
WARNING: [Synth 8-3331] design Filter2D has unconnected port p_src_cols_V_read[12]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[31]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[30]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[29]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[28]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[27]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[26]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[25]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[24]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[23]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[22]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[21]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[20]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[19]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[18]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[17]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[16]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[15]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[14]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[13]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_rows_V[12]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[31]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[30]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[29]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[28]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[27]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[26]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[25]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[24]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[23]
WARNING: [Synth 8-3331] design Duplicate has unconnected port src_cols_V[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 474.074 ; gain = 172.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 474.074 ; gain = 172.949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.xdc]
Finished Parsing XDC File [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 848.570 ; gain = 1.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 848.570 ; gain = 547.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 848.570 ; gain = 547.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 848.570 ; gain = 547.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'canny_edge_CONTROL_BUS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc_canny.v:243]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_167_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate_canny.v:153]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1618_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1605_reg[10:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:860]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1624_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1605_reg[10:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:861]
INFO: [Synth 8-4471] merging register 'ult_reg_1439_reg[0:0]' into 'tmp_58_reg_1435_reg[0:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:895]
INFO: [Synth 8-4471] merging register 'OP2_V_2_1_cast_reg_1406_reg[10:3]' into 'OP2_V_1_2_cast_reg_1396_reg[11:4]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:1397]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624_reg[10:0]' into 'ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[10:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:441]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:441]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1618_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:860]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1624_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:861]
WARNING: [Synth 8-6014] Unused sequential element ult_reg_1439_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:895]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_reg_1588_reg' and it is trimmed from '13' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:852]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_190_1_fu_515_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_60_fu_509_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_320_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:773]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:679]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:667]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:679]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:667]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:679]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:667]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_67_fu_471_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_3_reg_176_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:297]
INFO: [Synth 8-4471] merging register 'tmp0_s_fu_132_reg[15:0]' into 'tmp0_reg_886_reg[15:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:400]
WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_132_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:400]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:722]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:656]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:722]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:656]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:722]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:656]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp1_fu_477_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_14_fu_489_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_13_fu_483_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_15_fu_495_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp_fu_317_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_323_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_21_fu_370_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element j_V_reg_850_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:378]
INFO: [Synth 8-4471] merging register 'tmp0_s_fu_130_reg[15:0]' into 'tmp0_reg_934_reg[15:0]' [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:409]
WARNING: [Synth 8-6014] Unused sequential element tmp0_s_fu_130_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:409]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:729]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:655]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:729]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:655]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter1_t_V_2_reg_253_reg' and it is trimmed from '32' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:343]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:729]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:655]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "icmp_fu_327_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_26_fu_333_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_385_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_47_fu_412_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element j_V_reg_897_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:387]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_muqcK.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "out_stream_user_V_tm_fu_277_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_next_reg_361_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_2_proc_canny.v:456]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[5] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[6] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[7] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w9_d7_A.v:87]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/fifo_w20_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'canny_edge_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 848.570 ; gain = 547.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 18    
	   2 Input     11 Bit       Adders := 12    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               32 Bit    Registers := 18    
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 12    
	               16 Bit    Registers := 34    
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 80    
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 230   
+---RAMs : 
	              30K Bit         RAMs := 4     
	              15K Bit         RAMs := 6     
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 49    
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 121   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module canny_edge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module canny_edge_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module canny_edge_mul_mubkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Block_Mat_exit29635_s 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Loop_1_proc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Duplicate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Filter2D_k_buf_0_cud_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module canny_edge_mux_32fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module canny_edge_mac_mug8j_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module canny_edge_mac_muhbi_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module canny_edge_mac_muibs_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module canny_edge_mac_mujbC_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module canny_edge_mac_mukbM_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module canny_edge_mac_mulbW_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 30    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module Sobel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Sobel_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gradient_decompositi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     22 Bit       Adders := 2     
	   3 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module nonmax_suppressiomb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              30K Bit         RAMs := 1     
Module nonmax_suppression 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module hysteresis 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     34 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module canny_edge_mul_muqcK_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module Loop_2_proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w9_d7_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w20_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mul_mubkb.v:20]
DSP Report: Generating DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.
DSP Report: register canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/b_reg_reg is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.
DSP Report: register canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.
DSP Report: operator canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg0 is absorbed into DSP canny_edge_mul_mubkb_U1/canny_edge_mul_mubkb_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element r_reg_169_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Loop_1_proc_canny.v:243]
WARNING: [Synth 8-6014] Unused sequential element t_V_4_reg_167_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Duplicate_canny.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_96/tmp_190_1_fu_515_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_96/tmp_60_fu_509_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:572]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:623]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/ap_reg_pp0_iter6_src_kernel_win_0_va_7_reg_1670_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:836]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_9_reg_1696_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:980]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_3_fu_158_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:966]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_1_cast_reg_1391_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:801]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_1_fu_150_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:964]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_2_cast_reg_1401_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:803]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/ap_reg_pp0_iter7_src_kernel_win_0_va_6_reg_1664_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:838]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_8_reg_1676_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:843]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_0_2_cast_reg_1386_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:799]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/OP2_V_0_1_cast_reg_1381_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:798]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/src_kernel_win_0_va_5_fu_166_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:967]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-6014] Unused sequential element grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:572]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:572]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:589]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:589]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:623]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:623]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:986]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:986]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:986]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:986]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:640]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/Filter2D_canny.v:640]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg, operation Mode is: (-C'+(A''*(B:0x0)'')'+1-1)'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_0_1_cast_reg_1381_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/src_kernel_win_0_va_5_fu_166_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg, operation Mode is: (PCIN+(A''*(B:0x1)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_0_2_cast_reg_1386_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg, operation Mode is: (C+(A''*(B:0x3fffe)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_1_cast_reg_1391_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register grp_Filter2D_fu_96/tmp23_reg_1741_reg is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg, operation Mode is: (C'+(A''*(B:0x3ffff)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_2_cast_reg_1401_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register C is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/tmp25_reg_1736_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register grp_Filter2D_fu_96/tmp24_reg_1746_reg is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '10' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mujbC.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muibs.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_muhbi.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mug8j.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '11' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mulbW.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/canny_edge_mac_mukbM.v:32]
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_96/tmp_190_1_fu_515_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Filter2D_fu_96/tmp_60_fu_509_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg, operation Mode is: (-C'+(A''*(B:0x3fffe)'')'+1-1)'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_0_1_cast_reg_1381_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/src_kernel_win_0_va_5_fu_166_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mug8j_U21/canny_edge_mac_mug8j_DSP48_1_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_1_reg_1701_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg, operation Mode is: (PCIN+(A''*(B:0x3ffff)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_0_2_cast_reg_1386_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muhbi_U22/canny_edge_mac_muhbi_DSP48_2_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_0_2_reg_1716_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg, operation Mode is: (C+(A''*(B:0x0)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_1_cast_reg_1391_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/p is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_muibs_U23/canny_edge_mac_muibs_DSP48_3_U/m is absorbed into DSP grp_Filter2D_fu_96/p_Val2_4_1_1_reg_1731_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register grp_Filter2D_fu_96/tmp23_reg_1741_reg is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mukbM_U25/canny_edge_mac_mukbM_DSP48_5_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp23_reg_1741_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg, operation Mode is: (C'+(A''*(B:0x1)'')')'.
DSP Report: register grp_Filter2D_fu_96/OP2_V_2_cast_reg_1401_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/b_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register C is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/tmp25_reg_1736_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mujbC_U24/canny_edge_mac_mujbC_DSP48_4_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp25_reg_1736_reg.
DSP Report: Generating DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register B is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register A is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register grp_Filter2D_fu_96/tmp24_reg_1746_reg is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: register grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m_reg_reg is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/p is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
DSP Report: operator grp_Filter2D_fu_96/canny_edge_mac_mulbW_U26/canny_edge_mac_mulbW_DSP48_6_U/m is absorbed into DSP grp_Filter2D_fu_96/tmp24_reg_1746_reg.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:665]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/gradient_decompositi.v:677]
INFO: [Synth 8-5546] ROM "tmp_67_fu_471_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:722]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/nonmax_suppression.v:656]
INFO: [Synth 8-5544] ROM "tmp_15_fu_495_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_13_fu_483_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_21_fu_370_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_9_fu_323_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp1_fu_477_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_317_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:729]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/hysteresis.v:655]
INFO: [Synth 8-5545] ROM "tmp_26_fu_333_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_47_fu_412_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_385_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_327_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "out_stream_user_V_tm_fu_277_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/a_reg_reg is absorbed into DSP canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg.
DSP Report: register canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/b_reg_reg is absorbed into DSP canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg.
DSP Report: register canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg is absorbed into DSP canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg.
DSP Report: operator canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg0 is absorbed into DSP canny_edge_mul_muqcK_U69/canny_edge_mul_muqcK_DSP48_7_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_reg_1477_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/tmp_104_reg_1472_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/tmp_68_reg_1464_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/tmp_68_reg_1464_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/ImagLoc_x_reg_1562_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_reg_1477_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_104_reg_1472_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_68_reg_1464_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_68_reg_1464_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/ImagLoc_x_reg_1562_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_6_2_reg_1500_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[1]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[1]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/tmp_109_reg_1508_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_6_2_reg_1500_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/p_assign_7_1_reg_1495_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/tmp_106_reg_1490_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/x_reg_1588_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/tmp_123_reg_1593_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/x_reg_1588_reg[1]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/tmp_123_reg_1593_reg[1]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_6_2_reg_1500_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_2_reg_1513_reg[1]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[1]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_109_reg_1508_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_6_2_reg_1500_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_7_1_reg_1495_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_106_reg_1490_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/p_assign_6_1_reg_1482_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/x_reg_1588_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_123_reg_1593_reg[0]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/x_reg_1588_reg[1]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_123_reg_1593_reg[1]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[0]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[0]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[0]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[0]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[1]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[1]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[1]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[1]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[2]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[2]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[2]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[2]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[3]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[3]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[3]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[3]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[4]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[4]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[4]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[4]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[5]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[5]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[5]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[5]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[6]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[6]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[6]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[6]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[7]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[7]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[7]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[7]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[8]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[8]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[8]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[8]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[9]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[9]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[9]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[9]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[10]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[10]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[10]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[10]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[11]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[11]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[12]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[12]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gy_reg_676_reg[13]' (FDE) to 'gradient_decompositi_U0/tmp_54_reg_685_reg[13]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/abs_gx_reg_662_reg[13]' (FDE) to 'gradient_decompositi_U0/tmp_reg_671_reg[13]'
INFO: [Synth 8-3886] merging instance 'Sobel_U0/grp_Filter2D_fu_96/tmp_121_reg_1568_reg[0]' (FDE) to 'Sobel_U0/grp_Filter2D_fu_96/ImagLoc_x_reg_1562_reg[11]'
INFO: [Synth 8-3886] merging instance 'Sobel_1_U0/grp_Filter2D_fu_96/tmp_121_reg_1568_reg[0]' (FDE) to 'Sobel_1_U0/grp_Filter2D_fu_96/ImagLoc_x_reg_1562_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hysteresis_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Duplicate_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nonmax_suppression_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gradient_decompositi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_1_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_2_proc_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_1_proc.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Duplicate.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Sobel_1.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gradient_decompositi.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_0_1_fu_140_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (tmp1_s_fu_128_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_2_1_fu_156_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_1_1_1_fu_152_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_0_1_1_fu_144_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[1]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (win_val_2_1_1_fu_160_reg[0]) is unused and will be removed from module nonmax_suppression.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module hysteresis.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Loop_2_proc.
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][12]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][12]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][12]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][13]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][14]' (FDE) to 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (suppressed_data_stre_U/\U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'canny_edges_data_str_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'sobel_gy_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][15]' (FDE) to 'sobel_gx_data_stream_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_71_reg_651_reg[14]' (FDE) to 'gradient_decompositi_U0/tmp_71_reg_651_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_71_reg_651_reg[11]' (FDE) to 'gradient_decompositi_U0/tmp_71_reg_651_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_71_reg_651_reg[12]' (FDE) to 'gradient_decompositi_U0/tmp_71_reg_651_reg[13]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_70_reg_640_reg[14]' (FDE) to 'gradient_decompositi_U0/tmp_70_reg_640_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_70_reg_640_reg[11]' (FDE) to 'gradient_decompositi_U0/tmp_70_reg_640_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_decompositi_U0/tmp_70_reg_640_reg[12]' (FDE) to 'gradient_decompositi_U0/tmp_70_reg_640_reg[13]'
INFO: [Synth 8-3886] merging instance 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][15]' (FDE) to 'suppressed_data_stre_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (suppressed_data_stre_U/\U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14] )
INFO: [Synth 8-3886] merging instance 'hysteresis_U0/element_gd_s_fu_134_reg[14]' (FDE) to 'hysteresis_U0/element_gd_s_fu_134_reg[15]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[0]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[1]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[1]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[2]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[2]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[3]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[3]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[4]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[4]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[5]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[6]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_74_reg_401_reg[6]' (FDE) to 'Loop_2_proc_U0/tmp_74_reg_401_reg[7]'
INFO: [Synth 8-3886] merging instance 'Loop_2_proc_U0/tmp_75_reg_411_reg[0]' (FDE) to 'Loop_2_proc_U0/tmp_75_reg_411_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hysteresis_U0/\element_gd_s_fu_134_reg[15] )
WARNING: [Synth 8-3332] Sequential element (element_gd_s_fu_134_reg[15]) is unused and will be removed from module hysteresis.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w16_d1_A_ram/SRL_SIG_reg[1][14]) is unused and will be removed from module fifo_w16_d1_A.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_1_U0/\grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_U0/\grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11] )
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11]) is unused and will be removed from module Sobel.
WARNING: [Synth 8-3332] Sequential element (grp_Filter2D_fu_96/p_p2_i_i_reg_1574_reg[11]) is unused and will be removed from module Sobel_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 848.570 ; gain = 547.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Block_Mat_exit29635_s        | (A2*B2)'                        | 20     | 10     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Sobel                        | (-C'+(A''*(B:0x0)'')'+1-1)'     | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Sobel                        | (PCIN+(A''*(B:0x1)'')')'        | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Sobel                        | (C+(A''*(B:0x3fffe)'')')'       | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Sobel                        | (PCIN+(A''*B'')')'              | 12     | 12     | -      | -      | 12     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Sobel                        | (C'+(A''*(B:0x3ffff)'')')'      | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Sobel                        | (C+(A''*B2)')'                  | 11     | 11     | 10     | -      | 11     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|Sobel_1                      | (-C'+(A''*(B:0x3fffe)'')'+1-1)' | 11     | 2      | 8      | -      | 11     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Sobel_1                      | (PCIN+(A''*(B:0x3ffff)'')')'    | 11     | 2      | -      | -      | 11     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Sobel_1                      | (C+(A''*(B:0x0)'')')'           | 12     | 3      | 11     | -      | 12     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|Sobel_1                      | (PCIN+(A''*B2)')'               | 12     | 12     | -      | -      | 12     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Sobel_1                      | (C'+(A''*(B:0x1)'')')'          | 10     | 2      | 9      | -      | 10     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|Sobel_1                      | (C+(A''*B'')')'                 | 11     | 11     | 10     | -      | 11     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|canny_edge_mul_muqcK_DSP48_7 | (A2*B2)'                        | 11     | 9      | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------------+---------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 934.766 ; gain = 633.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 981.777 ; gain = 680.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Filter2D_k_buf_0_cud_ram: | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|nonmax_suppressiomb6_ram: | ram_reg    | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[15]) is unused and will be removed from module canny_edge.
WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_fu_138_reg[14]) is unused and will be removed from module canny_edge.
WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[15]) is unused and will be removed from module canny_edge.
WARNING: [Synth 8-3332] Sequential element (hysteresis_U0/win_val_0_1_2_fu_142_reg[14]) is unused and will be removed from module canny_edge.
INFO: [Synth 8-4480] The timing for the instance Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Sobel_1_U0/grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Sobel_1_U0/grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Sobel_1_U0/grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Loop_2_proc_U0/tmp_126_i_i_reg_341_reg[9] is being inverted and renamed to Loop_2_proc_U0/tmp_126_i_i_reg_341_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|canny_edge  | Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|canny_edge  | Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7] | 8      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   335|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     6|
|5     |DSP48E1_3  |     2|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     1|
|9     |LUT1       |   225|
|10    |LUT2       |   475|
|11    |LUT3       |   465|
|12    |LUT4       |   747|
|13    |LUT5       |   465|
|14    |LUT6       |   891|
|15    |MUXF7      |     2|
|16    |RAMB18E1   |     6|
|17    |RAMB36E1_1 |     4|
|18    |SRL16E     |    31|
|19    |FDRE       |  2352|
|20    |FDSE       |    46|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |  6058|
|2     |  grad_gd_data_stream_s_U            |fifo_w16_d1_A                |    55|
|3     |    U_fifo_w16_d1_A_ram              |fifo_w16_d1_A_shiftReg_16    |    48|
|4     |  canny_edges_data_str_U             |fifo_w8_d1_A                 |    11|
|5     |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_17     |     4|
|6     |  Block_Mat_exit29635_U0             |Block_Mat_exit29635_s        |    58|
|7     |    canny_edge_mul_mubkb_U1          |canny_edge_mul_mubkb         |    22|
|8     |      canny_edge_mul_mubkb_DSP48_0_U |canny_edge_mul_mubkb_DSP48_0 |    22|
|9     |  Duplicate_U0                       |Duplicate                    |    90|
|10    |  Loop_1_proc_U0                     |Loop_1_proc                  |   275|
|11    |  Loop_2_proc_U0                     |Loop_2_proc                  |   378|
|12    |    canny_edge_mul_muqcK_U69         |canny_edge_mul_muqcK         |     1|
|13    |      canny_edge_mul_muqcK_DSP48_7_U |canny_edge_mul_muqcK_DSP48_7 |     1|
|14    |  Sobel_1_U0                         |Sobel_1                      |   803|
|15    |    grp_Filter2D_fu_96               |Filter2D_22                  |   800|
|16    |      k_buf_0_val_3_U                |Filter2D_k_buf_0_cud_23      |     3|
|17    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram_28  |     3|
|18    |      k_buf_0_val_4_U                |Filter2D_k_buf_0_cud_24      |    10|
|19    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram_27  |    10|
|20    |      k_buf_0_val_5_U                |Filter2D_k_buf_0_cud_25      |    13|
|21    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram_26  |    13|
|22    |  Sobel_U0                           |Sobel                        |   805|
|23    |    grp_Filter2D_fu_96               |Filter2D                     |   800|
|24    |      k_buf_0_val_3_U                |Filter2D_k_buf_0_cud         |     3|
|25    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram_21  |     3|
|26    |      k_buf_0_val_4_U                |Filter2D_k_buf_0_cud_18      |    10|
|27    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram_20  |    10|
|28    |      k_buf_0_val_5_U                |Filter2D_k_buf_0_cud_19      |    13|
|29    |        Filter2D_k_buf_0_cud_ram_U   |Filter2D_k_buf_0_cud_ram     |    13|
|30    |  canny_edge_CONTROL_BUS_s_axi_U     |canny_edge_CONTROL_BUS_s_axi |   985|
|31    |  col_packets_cast_loc_U             |fifo_w9_d7_A                 |    29|
|32    |    U_fifo_w9_d7_A_ram               |fifo_w9_d7_A_shiftReg        |    12|
|33    |  gradient_decompositi_U0            |gradient_decompositi         |   595|
|34    |  hysteresis_U0                      |hysteresis                   |   906|
|35    |    linebuff_val_0_U                 |nonmax_suppressiomb6_12      |    59|
|36    |      nonmax_suppressiomb6_ram_U     |nonmax_suppressiomb6_ram_15  |    59|
|37    |    linebuff_val_1_U                 |nonmax_suppressiomb6_13      |    75|
|38    |      nonmax_suppressiomb6_ram_U     |nonmax_suppressiomb6_ram_14  |    75|
|39    |  nonmax_suppression_U0              |nonmax_suppression           |   796|
|40    |    linebuff_val_0_U                 |nonmax_suppressiomb6         |    18|
|41    |      nonmax_suppressiomb6_ram_U     |nonmax_suppressiomb6_ram_11  |    18|
|42    |    linebuff_val_1_U                 |nonmax_suppressiomb6_10      |    61|
|43    |      nonmax_suppressiomb6_ram_U     |nonmax_suppressiomb6_ram     |    61|
|44    |  packets_cast_loc_cha_U             |fifo_w20_d2_A                |    34|
|45    |    U_fifo_w20_d2_A_ram              |fifo_w20_d2_A_shiftReg       |    22|
|46    |  sobel_gx_data_stream_U             |fifo_w16_d1_A_0              |    44|
|47    |    U_fifo_w16_d1_A_ram              |fifo_w16_d1_A_shiftReg_9     |    36|
|48    |  sobel_gy_data_stream_U             |fifo_w16_d1_A_1              |    44|
|49    |    U_fifo_w16_d1_A_ram              |fifo_w16_d1_A_shiftReg_8     |    36|
|50    |  src1_data_stream_0_s_U             |fifo_w8_d1_A_2               |    32|
|51    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_7      |    24|
|52    |  src2_data_stream_0_s_U             |fifo_w8_d1_A_3               |    32|
|53    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg_6      |    24|
|54    |  src_bw_data_stream_0_U             |fifo_w8_d1_A_4               |    33|
|55    |    U_fifo_w8_d1_A_ram               |fifo_w8_d1_A_shiftReg        |    24|
|56    |  suppressed_data_stre_U             |fifo_w16_d1_A_5              |    51|
|57    |    U_fifo_w16_d1_A_ram              |fifo_w16_d1_A_shiftReg       |    42|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1023.641 ; gain = 722.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 384 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1023.641 ; gain = 348.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 1023.641 ; gain = 722.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
317 Infos, 298 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 1023.641 ; gain = 734.957
INFO: [Common 17-1381] The checkpoint 'E:/pynq_xohw18-155_vaas_20180629_1/ip/HLS/canny/solution1/impl/verilog/project.runs/synth_1/canny_edge.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file canny_edge_utilization_synth.rpt -pb canny_edge_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1023.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 26 12:37:54 2018...
