

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_346_3'
================================================================
* Date:           Wed Jul 27 16:07:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.41 ns|  7.524 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.874 us|  0.874 us|   84|   84|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_346_3  |       82|       82|        80|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 80


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 1
  Pipeline-0 : II = 1, D = 80, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 83 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sum_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum"   --->   Operation 85 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%m_3_04_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_3_04_reload"   --->   Operation 86 'read' 'm_3_04_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%m_2_03_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_2_03_reload"   --->   Operation 87 'read' 'm_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%m_3_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_3_7_reload"   --->   Operation 88 'read' 'm_3_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%m_3_10_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %m_3_10_reload"   --->   Operation 89 'read' 'm_3_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [model_functions.cpp:347]   --->   Operation 92 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.13ns)   --->   "%icmp_ln346 = icmp_eq  i3 %i_1, i3 4" [model_functions.cpp:346]   --->   Operation 94 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.65ns)   --->   "%add_ln346 = add i3 %i_1, i3 1" [model_functions.cpp:346]   --->   Operation 96 'add' 'add_ln346' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %.split, void %_Z11softmax_fixiP8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPf.exit.exitStub" [model_functions.cpp:346]   --->   Operation 97 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i3 %i_1" [model_functions.cpp:347]   --->   Operation 98 'trunc' 'trunc_ln347' <Predicate = (!icmp_ln346)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.82ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_reload_read, i64 %m_3_7_reload_read, i64 %m_2_03_reload_read, i64 %m_3_04_reload_read, i2 %trunc_ln347" [model_functions.cpp:347]   --->   Operation 99 'mux' 'tmp_6' <Predicate = (!icmp_ln346)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln346 = store i3 %add_ln346, i3 %i" [model_functions.cpp:346]   --->   Operation 100 'store' 'store_ln346' <Predicate = (!icmp_ln346)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.32>
ST_2 : Operation 101 [18/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 101 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.32>
ST_3 : Operation 102 [17/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 102 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.32>
ST_4 : Operation 103 [16/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 103 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.32>
ST_5 : Operation 104 [15/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 104 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.32>
ST_6 : Operation 105 [14/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 105 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.32>
ST_7 : Operation 106 [13/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 106 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.32>
ST_8 : Operation 107 [12/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 107 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.32>
ST_9 : Operation 108 [11/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 108 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.32>
ST_10 : Operation 109 [10/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 109 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.32>
ST_11 : Operation 110 [9/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 110 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.32>
ST_12 : Operation 111 [8/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 111 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.32>
ST_13 : Operation 112 [7/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 112 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.32>
ST_14 : Operation 113 [6/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 113 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.32>
ST_15 : Operation 114 [5/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 114 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.32>
ST_16 : Operation 115 [4/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 115 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.32>
ST_17 : Operation 116 [3/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 116 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.32>
ST_18 : Operation 117 [2/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 117 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.32>
ST_19 : Operation 118 [1/18] (7.32ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %tmp_6" [model_functions.cpp:347]   --->   Operation 118 'dexp' 'tmp_3' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.55>
ST_20 : Operation 119 [59/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 119 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.55>
ST_21 : Operation 120 [58/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 120 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.55>
ST_22 : Operation 121 [57/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 121 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.55>
ST_23 : Operation 122 [56/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 122 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.55>
ST_24 : Operation 123 [55/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 123 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.55>
ST_25 : Operation 124 [54/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 124 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.55>
ST_26 : Operation 125 [53/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 125 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.55>
ST_27 : Operation 126 [52/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 126 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.55>
ST_28 : Operation 127 [51/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 127 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.55>
ST_29 : Operation 128 [50/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 128 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.55>
ST_30 : Operation 129 [49/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 129 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.55>
ST_31 : Operation 130 [48/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 130 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.55>
ST_32 : Operation 131 [47/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 131 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.55>
ST_33 : Operation 132 [46/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 132 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.55>
ST_34 : Operation 133 [45/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 133 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.55>
ST_35 : Operation 134 [44/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 134 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.55>
ST_36 : Operation 135 [43/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 135 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.55>
ST_37 : Operation 136 [42/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 136 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.55>
ST_38 : Operation 137 [41/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 137 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 138 [40/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 138 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 139 [39/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 139 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 140 [38/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 140 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 141 [37/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 141 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 142 [36/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 142 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 143 [35/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 143 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 144 [34/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 144 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 145 [33/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 145 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 146 [32/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 146 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 147 [31/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 147 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 148 [30/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 148 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 149 [29/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 149 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 150 [28/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 150 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 151 [27/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 151 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 152 [26/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 152 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 153 [25/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 153 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 154 [24/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 154 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 155 [23/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 155 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 156 [22/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 156 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 157 [21/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 157 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 158 [20/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 158 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 159 [19/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 159 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 160 [18/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 160 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 161 [17/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 161 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 162 [16/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 162 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 163 [15/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 163 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 164 [14/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 164 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 165 [13/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 165 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 166 [12/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 166 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 167 [11/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 167 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 168 [10/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 168 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 169 [9/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 169 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 170 [8/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 170 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 171 [7/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 171 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 172 [6/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 172 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 173 [5/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 173 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 174 [4/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 174 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 175 [3/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 175 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 176 [2/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 176 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 177 [1/59] (4.55ns)   --->   "%div_i = ddiv i64 %tmp_3, i64 %sum_read" [model_functions.cpp:347]   --->   Operation 177 'ddiv' 'div_i' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.20>
ST_79 : Operation 178 [2/2] (5.20ns)   --->   "%conv_i = fptrunc i64 %div_i" [model_functions.cpp:347]   --->   Operation 178 'fptrunc' 'conv_i' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 186 'ret' 'ret_ln0' <Predicate = (icmp_ln346)> <Delay = 0.00>

State 80 <SV = 79> <Delay = 7.52>
ST_80 : Operation 179 [1/1] (0.00ns)   --->   "%i_6_cast = zext i3 %i_1" [model_functions.cpp:347]   --->   Operation 179 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [model_functions.cpp:334]   --->   Operation 180 'specloopname' 'specloopname_ln334' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 181 [1/2] (5.20ns)   --->   "%conv_i = fptrunc i64 %div_i" [model_functions.cpp:347]   --->   Operation 181 'fptrunc' 'conv_i' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln347 = bitcast i32 %conv_i" [model_functions.cpp:347]   --->   Operation 182 'bitcast' 'bitcast_ln347' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 183 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %i_6_cast" [model_functions.cpp:347]   --->   Operation 183 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 184 [1/1] (2.32ns)   --->   "%store_ln347 = store i32 %bitcast_ln347, i2 %out_addr" [model_functions.cpp:347]   --->   Operation 184 'store' 'store_ln347' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_80 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 185 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_3_10_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_3_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_3_04_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_read           (read             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111100]
m_3_04_reload_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_2_03_reload_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_3_7_reload_read  (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_3_10_reload_read (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                (load             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln346         (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln346          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln346           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln347        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (mux              ) [ 011111111111111111110000000000000000000000000000000000000000000000000000000000000]
store_ln346        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (dexp             ) [ 010000000000000000001111111111111111111111111111111111111111111111111111111111100]
div_i              (ddiv             ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000011]
i_6_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln334 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i             (fptrunc          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln347      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
out_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln347        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_3_10_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_10_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_3_7_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_7_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_2_03_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_3_04_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_04_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4double.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sum_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="m_3_04_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_3_04_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_2_03_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m_3_7_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_3_7_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m_3_10_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_3_10_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/80 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln347_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="2" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/80 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv_i/79 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="0" index="1" bw="64" slack="19"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div_i/20 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="1"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln346_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="78"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln346/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln346_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln347_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln347/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_6_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="0" index="2" bw="64" slack="0"/>
<pin id="137" dir="0" index="3" bw="64" slack="0"/>
<pin id="138" dir="0" index="4" bw="64" slack="0"/>
<pin id="139" dir="0" index="5" bw="2" slack="0"/>
<pin id="140" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln346_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln346/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_6_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="79"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_6_cast/80 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bitcast_ln347_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln347/80 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="168" class="1005" name="sum_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="19"/>
<pin id="170" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="sum_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="79"/>
<pin id="175" dir="1" index="1" bw="3" slack="79"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="178" class="1005" name="icmp_ln346_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="78"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln346 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_6_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_3_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="div_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="78" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="72" pin="2"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="66" pin="2"/><net_sink comp="133" pin=3"/></net>

<net id="145"><net_src comp="60" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="146"><net_src comp="129" pin="1"/><net_sink comp="133" pin=5"/></net>

<net id="151"><net_src comp="123" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="159"><net_src comp="97" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="164"><net_src comp="50" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="171"><net_src comp="54" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="176"><net_src comp="114" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="181"><net_src comp="117" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="133" pin="6"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="190"><net_src comp="104" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="195"><net_src comp="100" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {80 }
 - Input state : 
	Port: master_fix_Pipeline_VITIS_LOOP_346_3 : m_3_10_reload | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_346_3 : m_3_7_reload | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_346_3 : m_2_03_reload | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_346_3 : m_3_04_reload | {1 }
	Port: master_fix_Pipeline_VITIS_LOOP_346_3 : sum | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln346 : 2
		add_ln346 : 2
		br_ln346 : 3
		trunc_ln347 : 2
		tmp_6 : 3
		store_ln346 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
		bitcast_ln347 : 1
		out_addr : 1
		store_ln347 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   dexp   |           grp_fu_104          |    26   |   1549  |   2599  |
|----------|-------------------------------|---------|---------|---------|
|    mux   |          tmp_6_fu_133         |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln346_fu_123       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln346_fu_117       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |      sum_read_read_fu_54      |    0    |    0    |    0    |
|          | m_3_04_reload_read_read_fu_60 |    0    |    0    |    0    |
|   read   | m_2_03_reload_read_read_fu_66 |    0    |    0    |    0    |
|          |  m_3_7_reload_read_read_fu_72 |    0    |    0    |    0    |
|          | m_3_10_reload_read_read_fu_78 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  fptrunc |           grp_fu_97           |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   ddiv   |           grp_fu_100          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln347_fu_129      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        i_6_cast_fu_152        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    26   |   1549  |   2638  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   div_i_reg_192  |   64   |
|    i_1_reg_173   |    3   |
|     i_reg_161    |    3   |
|icmp_ln346_reg_178|    1   |
| sum_read_reg_168 |   64   |
|   tmp_3_reg_187  |   64   |
|   tmp_6_reg_182  |   64   |
+------------------+--------+
|       Total      |   263  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   26   |  1549  |  2638  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   263  |    -   |
+-----------+--------+--------+--------+
|   Total   |   26   |  1812  |  2638  |
+-----------+--------+--------+--------+
