$date
	Thu Jan  2 19:41:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 9 ! z [8:0] $end
$var reg 1 " clock $end
$var reg 9 # x [8:0] $end
$scope module m4 $end
$var wire 1 " clock $end
$var wire 9 $ x [8:0] $end
$var wire 9 % z [8:0] $end
$var wire 9 & mul2int [8:0] $end
$var reg 9 ' in [8:0] $end
$scope module m1 $end
$var wire 9 ( x [8:0] $end
$var wire 9 ) z [8:0] $end
$upscope $end
$scope module m2 $end
$var wire 9 * x [8:0] $end
$var wire 9 + z [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
b10 (
b10 '
bx &
bx %
b10 $
b10 #
1"
bx !
$end
#2
b100 &
b100 )
b100 *
1"
#4
b100 '
b100 (
b1000 !
b1000 %
b1000 +
1"
b100 #
b100 $
#6
b1000 &
b1000 )
b1000 *
1"
#8
b1000 '
b1000 (
b10000 !
b10000 %
b10000 +
1"
b1000 #
b1000 $
#10
b10000 &
b10000 )
b10000 *
1"
#12
b100000 !
b100000 %
b100000 +
1"
