var annotated_dup =
[
    [ "__DMA_HandleTypeDef", "struct_____d_m_a___handle_type_def.html", "struct_____d_m_a___handle_type_def" ],
    [ "__I2C_HandleTypeDef", "struct_____i2_c___handle_type_def.html", "struct_____i2_c___handle_type_def" ],
    [ "__SAI_HandleTypeDef", "struct_____s_a_i___handle_type_def.html", "struct_____s_a_i___handle_type_def" ],
    [ "__SPI_HandleTypeDef", "struct_____s_p_i___handle_type_def.html", "struct_____s_p_i___handle_type_def" ],
    [ "_Device_cb", "struct___device__cb.html", "struct___device__cb" ],
    [ "_SENSE_ITEM", "struct___s_e_n_s_e___i_t_e_m.html", "struct___s_e_n_s_e___i_t_e_m" ],
    [ "_USBD_CDC_Itf", "struct___u_s_b_d___c_d_c___itf.html", "struct___u_s_b_d___c_d_c___itf" ],
    [ "_USBD_CUSTOM_HID_Itf", "struct___u_s_b_d___c_u_s_t_o_m___h_i_d___itf.html", "struct___u_s_b_d___c_u_s_t_o_m___h_i_d___itf" ],
    [ "_USBD_HandleTypeDef", "struct___u_s_b_d___handle_type_def.html", "struct___u_s_b_d___handle_type_def" ],
    [ "_USBD_STORAGE", "struct___u_s_b_d___s_t_o_r_a_g_e.html", "struct___u_s_b_d___s_t_o_r_a_g_e" ],
    [ "ADC_AnalogWDGConfTypeDef", "struct_a_d_c___analog_w_d_g_conf_type_def.html", "struct_a_d_c___analog_w_d_g_conf_type_def" ],
    [ "ADC_ChannelConfTypeDef", "struct_a_d_c___channel_conf_type_def.html", "struct_a_d_c___channel_conf_type_def" ],
    [ "ADC_Common_TypeDef", "struct_a_d_c___common___type_def.html", "struct_a_d_c___common___type_def" ],
    [ "ADC_HandleTypeDef", "struct_a_d_c___handle_type_def.html", "struct_a_d_c___handle_type_def" ],
    [ "ADC_InitTypeDef", "struct_a_d_c___init_type_def.html", "struct_a_d_c___init_type_def" ],
    [ "ADC_InjectionConfTypeDef", "struct_a_d_c___injection_conf_type_def.html", "struct_a_d_c___injection_conf_type_def" ],
    [ "ADC_MultiModeTypeDef", "struct_a_d_c___multi_mode_type_def.html", "struct_a_d_c___multi_mode_type_def" ],
    [ "ADC_TypeDef", "struct_a_d_c___type_def.html", "struct_a_d_c___type_def" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ],
    [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ],
    [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ],
    [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ],
    [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ],
    [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2_t__instance__f32.html", "structarm__biquad__cascade__df2_t__instance__f32" ],
    [ "arm_biquad_cascade_df2T_instance_f64", "structarm__biquad__cascade__df2_t__instance__f64.html", "structarm__biquad__cascade__df2_t__instance__f64" ],
    [ "arm_biquad_cascade_stereo_df2T_instance_f32", "structarm__biquad__cascade__stereo__df2_t__instance__f32.html", "structarm__biquad__cascade__stereo__df2_t__instance__f32" ],
    [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ],
    [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ],
    [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ],
    [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ],
    [ "arm_cfft_instance_q15", "structarm__cfft__instance__q15.html", "structarm__cfft__instance__q15" ],
    [ "arm_cfft_instance_q31", "structarm__cfft__instance__q31.html", "structarm__cfft__instance__q31" ],
    [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ],
    [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ],
    [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ],
    [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ],
    [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ],
    [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ],
    [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ],
    [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ],
    [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ],
    [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ],
    [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ],
    [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ],
    [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ],
    [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ],
    [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ],
    [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ],
    [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ],
    [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ],
    [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ],
    [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ],
    [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ],
    [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ],
    [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ],
    [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ],
    [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ],
    [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ],
    [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ],
    [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ],
    [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ],
    [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ],
    [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ],
    [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ],
    [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ],
    [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ],
    [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ],
    [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ],
    [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ],
    [ "arm_matrix_instance_f64", "structarm__matrix__instance__f64.html", "structarm__matrix__instance__f64" ],
    [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ],
    [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ],
    [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ],
    [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ],
    [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ],
    [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ],
    [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ],
    [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ],
    [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ],
    [ "CAN_FIFOMailBox_TypeDef", "struct_c_a_n___f_i_f_o_mail_box___type_def.html", "struct_c_a_n___f_i_f_o_mail_box___type_def" ],
    [ "CAN_FilterConfTypeDef", "struct_c_a_n___filter_conf_type_def.html", "struct_c_a_n___filter_conf_type_def" ],
    [ "CAN_FilterRegister_TypeDef", "struct_c_a_n___filter_register___type_def.html", "struct_c_a_n___filter_register___type_def" ],
    [ "CAN_HandleTypeDef", "struct_c_a_n___handle_type_def.html", "struct_c_a_n___handle_type_def" ],
    [ "CAN_InitTypeDef", "struct_c_a_n___init_type_def.html", "struct_c_a_n___init_type_def" ],
    [ "CAN_TxMailBox_TypeDef", "struct_c_a_n___tx_mail_box___type_def.html", "struct_c_a_n___tx_mail_box___type_def" ],
    [ "CAN_TypeDef", "struct_c_a_n___type_def.html", "struct_c_a_n___type_def" ],
    [ "CanRxMsgTypeDef", "struct_can_rx_msg_type_def.html", "struct_can_rx_msg_type_def" ],
    [ "CanTxMsgTypeDef", "struct_can_tx_msg_type_def.html", "struct_can_tx_msg_type_def" ],
    [ "CEC_TypeDef", "struct_c_e_c___type_def.html", "struct_c_e_c___type_def" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "corCoRoutineControlBlock", "structcor_co_routine_control_block.html", "structcor_co_routine_control_block" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CRC_HandleTypeDef", "struct_c_r_c___handle_type_def.html", "struct_c_r_c___handle_type_def" ],
    [ "CRC_InitTypeDef", "struct_c_r_c___init_type_def.html", "struct_c_r_c___init_type_def" ],
    [ "CRC_TypeDef", "struct_c_r_c___type_def.html", "struct_c_r_c___type_def" ],
    [ "DAC_ChannelConfTypeDef", "struct_d_a_c___channel_conf_type_def.html", "struct_d_a_c___channel_conf_type_def" ],
    [ "DAC_HandleTypeDef", "struct_d_a_c___handle_type_def.html", "struct_d_a_c___handle_type_def" ],
    [ "DAC_TypeDef", "struct_d_a_c___type_def.html", "struct_d_a_c___type_def" ],
    [ "DBGMCU_TypeDef", "struct_d_b_g_m_c_u___type_def.html", "struct_d_b_g_m_c_u___type_def" ],
    [ "DCMI_TypeDef", "struct_d_c_m_i___type_def.html", "struct_d_c_m_i___type_def" ],
    [ "DFSDM_Channel_TypeDef", "struct_d_f_s_d_m___channel___type_def.html", "struct_d_f_s_d_m___channel___type_def" ],
    [ "DFSDM_Filter_TypeDef", "struct_d_f_s_d_m___filter___type_def.html", "struct_d_f_s_d_m___filter___type_def" ],
    [ "DigitalIn", "class_digital_in.html", "class_digital_in" ],
    [ "DigitalOut", "class_digital_out.html", "class_digital_out" ],
    [ "DIR", "struct_d_i_r.html", "struct_d_i_r" ],
    [ "Disk_drvTypeDef", "struct_disk__drv_type_def.html", "struct_disk__drv_type_def" ],
    [ "Diskio_drvTypeDef", "struct_diskio__drv_type_def.html", "struct_diskio__drv_type_def" ],
    [ "DMA2D_TypeDef", "struct_d_m_a2_d___type_def.html", "struct_d_m_a2_d___type_def" ],
    [ "DMA_InitTypeDef", "struct_d_m_a___init_type_def.html", "struct_d_m_a___init_type_def" ],
    [ "DMA_Stream_TypeDef", "struct_d_m_a___stream___type_def.html", "struct_d_m_a___stream___type_def" ],
    [ "DMA_TypeDef", "struct_d_m_a___type_def.html", "struct_d_m_a___type_def" ],
    [ "DSI_TypeDef", "struct_d_s_i___type_def.html", "struct_d_s_i___type_def" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "ETH_TypeDef", "struct_e_t_h___type_def.html", "struct_e_t_h___type_def" ],
    [ "EXTI_TypeDef", "struct_e_x_t_i___type_def.html", "struct_e_x_t_i___type_def" ],
    [ "FATFS", "struct_f_a_t_f_s.html", "struct_f_a_t_f_s" ],
    [ "FIL", "struct_f_i_l.html", "struct_f_i_l" ],
    [ "FILINFO", "struct_f_i_l_i_n_f_o.html", "struct_f_i_l_i_n_f_o" ],
    [ "FLASH_EraseInitTypeDef", "struct_f_l_a_s_h___erase_init_type_def.html", "struct_f_l_a_s_h___erase_init_type_def" ],
    [ "FLASH_OBProgramInitTypeDef", "struct_f_l_a_s_h___o_b_program_init_type_def.html", "struct_f_l_a_s_h___o_b_program_init_type_def" ],
    [ "FLASH_ProcessTypeDef", "struct_f_l_a_s_h___process_type_def.html", "struct_f_l_a_s_h___process_type_def" ],
    [ "FLASH_TypeDef", "struct_f_l_a_s_h___type_def.html", "struct_f_l_a_s_h___type_def" ],
    [ "FMC_Bank1_TypeDef", "struct_f_m_c___bank1___type_def.html", "struct_f_m_c___bank1___type_def" ],
    [ "FMC_Bank1E_TypeDef", "struct_f_m_c___bank1_e___type_def.html", "struct_f_m_c___bank1_e___type_def" ],
    [ "FMC_Bank3_TypeDef", "struct_f_m_c___bank3___type_def.html", "struct_f_m_c___bank3___type_def" ],
    [ "FMC_Bank5_6_TypeDef", "struct_f_m_c___bank5__6___type_def.html", "struct_f_m_c___bank5__6___type_def" ],
    [ "FMC_NAND_InitTypeDef", "struct_f_m_c___n_a_n_d___init_type_def.html", "struct_f_m_c___n_a_n_d___init_type_def" ],
    [ "FMC_NAND_PCC_TimingTypeDef", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html", "struct_f_m_c___n_a_n_d___p_c_c___timing_type_def" ],
    [ "FMC_NORSRAM_InitTypeDef", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html", "struct_f_m_c___n_o_r_s_r_a_m___init_type_def" ],
    [ "FMC_NORSRAM_TimingTypeDef", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html", "struct_f_m_c___n_o_r_s_r_a_m___timing_type_def" ],
    [ "FMC_SDRAM_CommandTypeDef", "struct_f_m_c___s_d_r_a_m___command_type_def.html", "struct_f_m_c___s_d_r_a_m___command_type_def" ],
    [ "FMC_SDRAM_InitTypeDef", "struct_f_m_c___s_d_r_a_m___init_type_def.html", "struct_f_m_c___s_d_r_a_m___init_type_def" ],
    [ "FMC_SDRAM_TimingTypeDef", "struct_f_m_c___s_d_r_a_m___timing_type_def.html", "struct_f_m_c___s_d_r_a_m___timing_type_def" ],
    [ "GPIO_InitTypeDef", "struct_g_p_i_o___init_type_def.html", "struct_g_p_i_o___init_type_def" ],
    [ "GPIO_TypeDef", "struct_g_p_i_o___type_def.html", "struct_g_p_i_o___type_def" ],
    [ "HAL_MMC_CardCIDTypeDef", "struct_h_a_l___m_m_c___card_c_i_d_type_def.html", "struct_h_a_l___m_m_c___card_c_i_d_type_def" ],
    [ "HAL_MMC_CardCSDTypeDef", "struct_h_a_l___m_m_c___card_c_s_d_type_def.html", "struct_h_a_l___m_m_c___card_c_s_d_type_def" ],
    [ "HAL_MMC_CardInfoTypeDef", "struct_h_a_l___m_m_c___card_info_type_def.html", "struct_h_a_l___m_m_c___card_info_type_def" ],
    [ "HAL_SD_CardCIDTypeDef", "struct_h_a_l___s_d___card_c_i_d_type_def.html", "struct_h_a_l___s_d___card_c_i_d_type_def" ],
    [ "HAL_SD_CardCSDTypeDef", "struct_h_a_l___s_d___card_c_s_d_type_def.html", "struct_h_a_l___s_d___card_c_s_d_type_def" ],
    [ "HAL_SD_CardInfoTypeDef", "struct_h_a_l___s_d___card_info_type_def.html", "struct_h_a_l___s_d___card_info_type_def" ],
    [ "HAL_SD_CardStatusTypeDef", "struct_h_a_l___s_d___card_status_type_def.html", "struct_h_a_l___s_d___card_status_type_def" ],
    [ "HCD_HandleTypeDef", "struct_h_c_d___handle_type_def.html", "struct_h_c_d___handle_type_def" ],
    [ "HeapRegion", "struct_heap_region.html", "struct_heap_region" ],
    [ "I2C", "class_i2_c.html", "class_i2_c" ],
    [ "I2C_InitTypeDef", "struct_i2_c___init_type_def.html", "struct_i2_c___init_type_def" ],
    [ "I2C_TypeDef", "struct_i2_c___type_def.html", "struct_i2_c___type_def" ],
    [ "I2S_HandleTypeDef", "struct_i2_s___handle_type_def.html", "struct_i2_s___handle_type_def" ],
    [ "I2S_InitTypeDef", "struct_i2_s___init_type_def.html", "struct_i2_s___init_type_def" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "IRDA_HandleTypeDef", "struct_i_r_d_a___handle_type_def.html", "struct_i_r_d_a___handle_type_def" ],
    [ "IRDA_InitTypeDef", "struct_i_r_d_a___init_type_def.html", "struct_i_r_d_a___init_type_def" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "IWDG_HandleTypeDef", "struct_i_w_d_g___handle_type_def.html", "struct_i_w_d_g___handle_type_def" ],
    [ "IWDG_InitTypeDef", "struct_i_w_d_g___init_type_def.html", "struct_i_w_d_g___init_type_def" ],
    [ "IWDG_TypeDef", "struct_i_w_d_g___type_def.html", "struct_i_w_d_g___type_def" ],
    [ "JPEG_TypeDef", "struct_j_p_e_g___type_def.html", "struct_j_p_e_g___type_def" ],
    [ "LL_UTILS_ClkInitTypeDef", "struct_l_l___u_t_i_l_s___clk_init_type_def.html", "struct_l_l___u_t_i_l_s___clk_init_type_def" ],
    [ "LL_UTILS_PLLInitTypeDef", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def.html", "struct_l_l___u_t_i_l_s___p_l_l_init_type_def" ],
    [ "LPTIM_ClockConfigTypeDef", "struct_l_p_t_i_m___clock_config_type_def.html", "struct_l_p_t_i_m___clock_config_type_def" ],
    [ "LPTIM_HandleTypeDef", "struct_l_p_t_i_m___handle_type_def.html", "struct_l_p_t_i_m___handle_type_def" ],
    [ "LPTIM_InitTypeDef", "struct_l_p_t_i_m___init_type_def.html", "struct_l_p_t_i_m___init_type_def" ],
    [ "LPTIM_TriggerConfigTypeDef", "struct_l_p_t_i_m___trigger_config_type_def.html", "struct_l_p_t_i_m___trigger_config_type_def" ],
    [ "LPTIM_TypeDef", "struct_l_p_t_i_m___type_def.html", "struct_l_p_t_i_m___type_def" ],
    [ "LPTIM_ULPClockConfigTypeDef", "struct_l_p_t_i_m___u_l_p_clock_config_type_def.html", "struct_l_p_t_i_m___u_l_p_clock_config_type_def" ],
    [ "LTDC_Layer_TypeDef", "struct_l_t_d_c___layer___type_def.html", "struct_l_t_d_c___layer___type_def" ],
    [ "LTDC_TypeDef", "struct_l_t_d_c___type_def.html", "struct_l_t_d_c___type_def" ],
    [ "MDIOS_TypeDef", "struct_m_d_i_o_s___type_def.html", "struct_m_d_i_o_s___type_def" ],
    [ "MMC_HandleTypeDef", "struct_m_m_c___handle_type_def.html", "struct_m_m_c___handle_type_def" ],
    [ "MPU_REGION_REGISTERS", "struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html", "struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s" ],
    [ "MPU_SETTINGS", "struct_m_p_u___s_e_t_t_i_n_g_s.html", "struct_m_p_u___s_e_t_t_i_n_g_s" ],
    [ "NAND_AddressTypeDef", "struct_n_a_n_d___address_type_def.html", "struct_n_a_n_d___address_type_def" ],
    [ "NAND_DeviceConfigTypeDef", "struct_n_a_n_d___device_config_type_def.html", "struct_n_a_n_d___device_config_type_def" ],
    [ "NAND_HandleTypeDef", "struct_n_a_n_d___handle_type_def.html", "struct_n_a_n_d___handle_type_def" ],
    [ "NAND_IDTypeDef", "struct_n_a_n_d___i_d_type_def.html", "struct_n_a_n_d___i_d_type_def" ],
    [ "NOR_CFITypeDef", "struct_n_o_r___c_f_i_type_def.html", "struct_n_o_r___c_f_i_type_def" ],
    [ "NOR_HandleTypeDef", "struct_n_o_r___handle_type_def.html", "struct_n_o_r___handle_type_def" ],
    [ "NOR_IDTypeDef", "struct_n_o_r___i_d_type_def.html", "struct_n_o_r___i_d_type_def" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "os_mailQ_def", "structos__mail_q__def.html", "structos__mail_q__def" ],
    [ "os_messageQ_def", "structos__message_q__def.html", "structos__message_q__def" ],
    [ "os_mutex_def", "structos__mutex__def.html", "structos__mutex__def" ],
    [ "os_pool_def", "structos__pool__def.html", "structos__pool__def" ],
    [ "os_semaphore_def", "structos__semaphore__def.html", "structos__semaphore__def" ],
    [ "os_thread_def", "structos__thread__def.html", "structos__thread__def" ],
    [ "os_timer_def", "structos__timer__def.html", "structos__timer__def" ],
    [ "osEvent", "structos_event.html", "structos_event" ],
    [ "PCD_HandleTypeDef", "struct_p_c_d___handle_type_def.html", "struct_p_c_d___handle_type_def" ],
    [ "pin_name", "structpin__name.html", "structpin__name" ],
    [ "PinName", "struct_pin_name.html", "struct_pin_name" ],
    [ "PWR_PVDTypeDef", "struct_p_w_r___p_v_d_type_def.html", "struct_p_w_r___p_v_d_type_def" ],
    [ "PWR_TypeDef", "struct_p_w_r___type_def.html", "struct_p_w_r___type_def" ],
    [ "QSPI_AutoPollingTypeDef", "struct_q_s_p_i___auto_polling_type_def.html", "struct_q_s_p_i___auto_polling_type_def" ],
    [ "QSPI_CommandTypeDef", "struct_q_s_p_i___command_type_def.html", "struct_q_s_p_i___command_type_def" ],
    [ "QSPI_HandleTypeDef", "struct_q_s_p_i___handle_type_def.html", "struct_q_s_p_i___handle_type_def" ],
    [ "QSPI_InitTypeDef", "struct_q_s_p_i___init_type_def.html", "struct_q_s_p_i___init_type_def" ],
    [ "QSPI_MemoryMappedTypeDef", "struct_q_s_p_i___memory_mapped_type_def.html", "struct_q_s_p_i___memory_mapped_type_def" ],
    [ "QUADSPI_TypeDef", "struct_q_u_a_d_s_p_i___type_def.html", "struct_q_u_a_d_s_p_i___type_def" ],
    [ "RCC_ClkInitTypeDef", "struct_r_c_c___clk_init_type_def.html", "struct_r_c_c___clk_init_type_def" ],
    [ "RCC_OscInitTypeDef", "struct_r_c_c___osc_init_type_def.html", "struct_r_c_c___osc_init_type_def" ],
    [ "RCC_PeriphCLKInitTypeDef", "struct_r_c_c___periph_c_l_k_init_type_def.html", "struct_r_c_c___periph_c_l_k_init_type_def" ],
    [ "RCC_PLLI2SInitTypeDef", "struct_r_c_c___p_l_l_i2_s_init_type_def.html", "struct_r_c_c___p_l_l_i2_s_init_type_def" ],
    [ "RCC_PLLInitTypeDef", "struct_r_c_c___p_l_l_init_type_def.html", "struct_r_c_c___p_l_l_init_type_def" ],
    [ "RCC_PLLSAIInitTypeDef", "struct_r_c_c___p_l_l_s_a_i_init_type_def.html", "struct_r_c_c___p_l_l_s_a_i_init_type_def" ],
    [ "RCC_TypeDef", "struct_r_c_c___type_def.html", "struct_r_c_c___type_def" ],
    [ "RNG_HandleTypeDef", "struct_r_n_g___handle_type_def.html", "struct_r_n_g___handle_type_def" ],
    [ "RNG_TypeDef", "struct_r_n_g___type_def.html", "struct_r_n_g___type_def" ],
    [ "RTC_AlarmTypeDef", "struct_r_t_c___alarm_type_def.html", "struct_r_t_c___alarm_type_def" ],
    [ "RTC_DateTypeDef", "struct_r_t_c___date_type_def.html", "struct_r_t_c___date_type_def" ],
    [ "RTC_HandleTypeDef", "struct_r_t_c___handle_type_def.html", "struct_r_t_c___handle_type_def" ],
    [ "RTC_InitTypeDef", "struct_r_t_c___init_type_def.html", "struct_r_t_c___init_type_def" ],
    [ "RTC_TamperTypeDef", "struct_r_t_c___tamper_type_def.html", "struct_r_t_c___tamper_type_def" ],
    [ "RTC_TimeTypeDef", "struct_r_t_c___time_type_def.html", "struct_r_t_c___time_type_def" ],
    [ "RTC_TypeDef", "struct_r_t_c___type_def.html", "struct_r_t_c___type_def" ],
    [ "SAI_Block_TypeDef", "struct_s_a_i___block___type_def.html", "struct_s_a_i___block___type_def" ],
    [ "SAI_FrameInitTypeDef", "struct_s_a_i___frame_init_type_def.html", "struct_s_a_i___frame_init_type_def" ],
    [ "SAI_InitTypeDef", "struct_s_a_i___init_type_def.html", "struct_s_a_i___init_type_def" ],
    [ "SAI_SlotInitTypeDef", "struct_s_a_i___slot_init_type_def.html", "struct_s_a_i___slot_init_type_def" ],
    [ "SAI_TypeDef", "struct_s_a_i___type_def.html", "struct_s_a_i___type_def" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SD_HandleTypeDef", "struct_s_d___handle_type_def.html", "struct_s_d___handle_type_def" ],
    [ "SDMMC_CmdInitTypeDef", "struct_s_d_m_m_c___cmd_init_type_def.html", "struct_s_d_m_m_c___cmd_init_type_def" ],
    [ "SDMMC_DataInitTypeDef", "struct_s_d_m_m_c___data_init_type_def.html", "struct_s_d_m_m_c___data_init_type_def" ],
    [ "SDMMC_InitTypeDef", "struct_s_d_m_m_c___init_type_def.html", "struct_s_d_m_m_c___init_type_def" ],
    [ "SDMMC_TypeDef", "struct_s_d_m_m_c___type_def.html", "struct_s_d_m_m_c___type_def" ],
    [ "SDRAM_HandleTypeDef", "struct_s_d_r_a_m___handle_type_def.html", "struct_s_d_r_a_m___handle_type_def" ],
    [ "SMARTCARD_AdvFeatureInitTypeDef", "struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def.html", "struct_s_m_a_r_t_c_a_r_d___adv_feature_init_type_def" ],
    [ "SMARTCARD_HandleTypeDef", "struct_s_m_a_r_t_c_a_r_d___handle_type_def.html", "struct_s_m_a_r_t_c_a_r_d___handle_type_def" ],
    [ "SMARTCARD_InitTypeDef", "struct_s_m_a_r_t_c_a_r_d___init_type_def.html", "struct_s_m_a_r_t_c_a_r_d___init_type_def" ],
    [ "SMBUS_HandleTypeDef", "struct_s_m_b_u_s___handle_type_def.html", "struct_s_m_b_u_s___handle_type_def" ],
    [ "SMBUS_InitTypeDef", "struct_s_m_b_u_s___init_type_def.html", "struct_s_m_b_u_s___init_type_def" ],
    [ "SPDIFRX_TypeDef", "struct_s_p_d_i_f_r_x___type_def.html", "struct_s_p_d_i_f_r_x___type_def" ],
    [ "SPI", "class_s_p_i.html", "class_s_p_i" ],
    [ "SPI_InitTypeDef", "struct_s_p_i___init_type_def.html", "struct_s_p_i___init_type_def" ],
    [ "SPI_TypeDef", "struct_s_p_i___type_def.html", "struct_s_p_i___type_def" ],
    [ "SRAM_HandleTypeDef", "struct_s_r_a_m___handle_type_def.html", "struct_s_r_a_m___handle_type_def" ],
    [ "SYSCFG_TypeDef", "struct_s_y_s_c_f_g___type_def.html", "struct_s_y_s_c_f_g___type_def" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TIM_Base_InitTypeDef", "struct_t_i_m___base___init_type_def.html", "struct_t_i_m___base___init_type_def" ],
    [ "TIM_BreakDeadTimeConfigTypeDef", "struct_t_i_m___break_dead_time_config_type_def.html", "struct_t_i_m___break_dead_time_config_type_def" ],
    [ "TIM_ClearInputConfigTypeDef", "struct_t_i_m___clear_input_config_type_def.html", "struct_t_i_m___clear_input_config_type_def" ],
    [ "TIM_ClockConfigTypeDef", "struct_t_i_m___clock_config_type_def.html", "struct_t_i_m___clock_config_type_def" ],
    [ "TIM_Encoder_InitTypeDef", "struct_t_i_m___encoder___init_type_def.html", "struct_t_i_m___encoder___init_type_def" ],
    [ "TIM_HallSensor_InitTypeDef", "struct_t_i_m___hall_sensor___init_type_def.html", "struct_t_i_m___hall_sensor___init_type_def" ],
    [ "TIM_HandleTypeDef", "struct_t_i_m___handle_type_def.html", "struct_t_i_m___handle_type_def" ],
    [ "TIM_IC_InitTypeDef", "struct_t_i_m___i_c___init_type_def.html", "struct_t_i_m___i_c___init_type_def" ],
    [ "TIM_MasterConfigTypeDef", "struct_t_i_m___master_config_type_def.html", "struct_t_i_m___master_config_type_def" ],
    [ "TIM_OC_InitTypeDef", "struct_t_i_m___o_c___init_type_def.html", "struct_t_i_m___o_c___init_type_def" ],
    [ "TIM_OnePulse_InitTypeDef", "struct_t_i_m___one_pulse___init_type_def.html", "struct_t_i_m___one_pulse___init_type_def" ],
    [ "TIM_SlaveConfigTypeDef", "struct_t_i_m___slave_config_type_def.html", "struct_t_i_m___slave_config_type_def" ],
    [ "TIM_TypeDef", "struct_t_i_m___type_def.html", "struct_t_i_m___type_def" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "UART_AdvFeatureInitTypeDef", "struct_u_a_r_t___adv_feature_init_type_def.html", "struct_u_a_r_t___adv_feature_init_type_def" ],
    [ "UART_HandleTypeDef", "struct_u_a_r_t___handle_type_def.html", "struct_u_a_r_t___handle_type_def" ],
    [ "UART_InitTypeDef", "struct_u_a_r_t___init_type_def.html", "struct_u_a_r_t___init_type_def" ],
    [ "USART_HandleTypeDef", "struct_u_s_a_r_t___handle_type_def.html", "struct_u_s_a_r_t___handle_type_def" ],
    [ "USART_InitTypeDef", "struct_u_s_a_r_t___init_type_def.html", "struct_u_s_a_r_t___init_type_def" ],
    [ "USART_TypeDef", "struct_u_s_a_r_t___type_def.html", "struct_u_s_a_r_t___type_def" ],
    [ "USB_OTG_CfgTypeDef", "struct_u_s_b___o_t_g___cfg_type_def.html", "struct_u_s_b___o_t_g___cfg_type_def" ],
    [ "USB_OTG_DeviceTypeDef", "struct_u_s_b___o_t_g___device_type_def.html", "struct_u_s_b___o_t_g___device_type_def" ],
    [ "USB_OTG_EPTypeDef", "struct_u_s_b___o_t_g___e_p_type_def.html", "struct_u_s_b___o_t_g___e_p_type_def" ],
    [ "USB_OTG_GlobalTypeDef", "struct_u_s_b___o_t_g___global_type_def.html", "struct_u_s_b___o_t_g___global_type_def" ],
    [ "USB_OTG_HCTypeDef", "struct_u_s_b___o_t_g___h_c_type_def.html", "struct_u_s_b___o_t_g___h_c_type_def" ],
    [ "USB_OTG_HostChannelTypeDef", "struct_u_s_b___o_t_g___host_channel_type_def.html", "struct_u_s_b___o_t_g___host_channel_type_def" ],
    [ "USB_OTG_HostTypeDef", "struct_u_s_b___o_t_g___host_type_def.html", "struct_u_s_b___o_t_g___host_type_def" ],
    [ "USB_OTG_INEndpointTypeDef", "struct_u_s_b___o_t_g___i_n_endpoint_type_def.html", "struct_u_s_b___o_t_g___i_n_endpoint_type_def" ],
    [ "USB_OTG_OUTEndpointTypeDef", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def.html", "struct_u_s_b___o_t_g___o_u_t_endpoint_type_def" ],
    [ "usb_setup_req", "structusb__setup__req.html", "structusb__setup__req" ],
    [ "USBD_AUDIO_ControlTypeDef", "struct_u_s_b_d___a_u_d_i_o___control_type_def.html", "struct_u_s_b_d___a_u_d_i_o___control_type_def" ],
    [ "USBD_AUDIO_HandleTypeDef", "struct_u_s_b_d___a_u_d_i_o___handle_type_def.html", "struct_u_s_b_d___a_u_d_i_o___handle_type_def" ],
    [ "USBD_AUDIO_ItfTypeDef", "struct_u_s_b_d___a_u_d_i_o___itf_type_def.html", "struct_u_s_b_d___a_u_d_i_o___itf_type_def" ],
    [ "USBD_CDC_HandleTypeDef", "struct_u_s_b_d___c_d_c___handle_type_def.html", "struct_u_s_b_d___c_d_c___handle_type_def" ],
    [ "USBD_CDC_LineCodingTypeDef", "struct_u_s_b_d___c_d_c___line_coding_type_def.html", "struct_u_s_b_d___c_d_c___line_coding_type_def" ],
    [ "USBD_CUSTOM_HID_HandleTypeDef", "struct_u_s_b_d___c_u_s_t_o_m___h_i_d___handle_type_def.html", "struct_u_s_b_d___c_u_s_t_o_m___h_i_d___handle_type_def" ],
    [ "USBD_DescriptorsTypeDef", "struct_u_s_b_d___descriptors_type_def.html", "struct_u_s_b_d___descriptors_type_def" ],
    [ "USBD_DFU_HandleTypeDef", "struct_u_s_b_d___d_f_u___handle_type_def.html", "struct_u_s_b_d___d_f_u___handle_type_def" ],
    [ "USBD_DFU_MediaTypeDef", "struct_u_s_b_d___d_f_u___media_type_def.html", "struct_u_s_b_d___d_f_u___media_type_def" ],
    [ "USBD_EndpointTypeDef", "struct_u_s_b_d___endpoint_type_def.html", "struct_u_s_b_d___endpoint_type_def" ],
    [ "USBD_HID_HandleTypeDef", "struct_u_s_b_d___h_i_d___handle_type_def.html", "struct_u_s_b_d___h_i_d___handle_type_def" ],
    [ "USBD_MSC_BOT_CBWTypeDef", "struct_u_s_b_d___m_s_c___b_o_t___c_b_w_type_def.html", "struct_u_s_b_d___m_s_c___b_o_t___c_b_w_type_def" ],
    [ "USBD_MSC_BOT_CSWTypeDef", "struct_u_s_b_d___m_s_c___b_o_t___c_s_w_type_def.html", "struct_u_s_b_d___m_s_c___b_o_t___c_s_w_type_def" ],
    [ "USBD_MSC_BOT_HandleTypeDef", "struct_u_s_b_d___m_s_c___b_o_t___handle_type_def.html", "struct_u_s_b_d___m_s_c___b_o_t___handle_type_def" ],
    [ "WWDG_HandleTypeDef", "struct_w_w_d_g___handle_type_def.html", "struct_w_w_d_g___handle_type_def" ],
    [ "WWDG_InitTypeDef", "struct_w_w_d_g___init_type_def.html", "struct_w_w_d_g___init_type_def" ],
    [ "WWDG_TypeDef", "struct_w_w_d_g___type_def.html", "struct_w_w_d_g___type_def" ],
    [ "xLIST", "structx_l_i_s_t.html", "structx_l_i_s_t" ],
    [ "xLIST_ITEM", "structx_l_i_s_t___i_t_e_m.html", "structx_l_i_s_t___i_t_e_m" ],
    [ "xMEMORY_REGION", "structx_m_e_m_o_r_y___r_e_g_i_o_n.html", "structx_m_e_m_o_r_y___r_e_g_i_o_n" ],
    [ "xMINI_LIST_ITEM", "structx_m_i_n_i___l_i_s_t___i_t_e_m.html", "structx_m_i_n_i___l_i_s_t___i_t_e_m" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ],
    [ "xSTATIC_EVENT_GROUP", "structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p.html", "structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p" ],
    [ "xSTATIC_LIST", "structx_s_t_a_t_i_c___l_i_s_t.html", "structx_s_t_a_t_i_c___l_i_s_t" ],
    [ "xSTATIC_LIST_ITEM", "structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m.html", "structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m" ],
    [ "xSTATIC_MINI_LIST_ITEM", "structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m.html", "structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m" ],
    [ "xSTATIC_QUEUE", "structx_s_t_a_t_i_c___q_u_e_u_e.html", "structx_s_t_a_t_i_c___q_u_e_u_e" ],
    [ "xSTATIC_TCB", "structx_s_t_a_t_i_c___t_c_b.html", "structx_s_t_a_t_i_c___t_c_b" ],
    [ "xSTATIC_TIMER", "structx_s_t_a_t_i_c___t_i_m_e_r.html", "structx_s_t_a_t_i_c___t_i_m_e_r" ],
    [ "xTASK_PARAMETERS", "structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s.html", "structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s" ],
    [ "xTASK_STATUS", "structx_t_a_s_k___s_t_a_t_u_s.html", "structx_t_a_s_k___s_t_a_t_u_s" ],
    [ "xTIME_OUT", "structx_t_i_m_e___o_u_t.html", "structx_t_i_m_e___o_u_t" ]
];