Info: Starting: Create simulation model
Info: ip-generate --project-directory=E:/altera/Projet/ --output-directory=E:/altera/Projet/UART_embedded_system/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:E:/altera/Projet/UART_embedded_system.sopcinfo --report-file=html:E:/altera/Projet/UART_embedded_system.html --report-file=sip:E:/altera/Projet/UART_embedded_system/simulation/UART_embedded_system.sip --report-file=csv:E:/altera/Projet/UART_embedded_system.csv --report-file=spd:E:/altera/Projet/UART_embedded_system.spd --report-file=cmp:E:/altera/Projet/UART_embedded_system.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/altera/Projet/UART_embedded_system.qsys
Progress: Loading Projet/UART_embedded_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding UART_0 [UART 1.0]
Progress: Parameterizing module UART_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_embedded_system: Generating UART_embedded_system "UART_embedded_system" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 45 connections
Info: merlin_domain_transform: After transform: 26 modules, 122 connections
Info: merlin_router_transform: After transform: 33 modules, 147 connections
Info: reset_adaptation_transform: After transform: 35 modules, 132 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 160 connections
Info: merlin_mm_transform: After transform: 48 modules, 160 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 163 connections
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'UART_embedded_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=UART_embedded_system_nios2_qsys_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0001_nios2_qsys_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --vhdl --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0001_nios2_qsys_0_gen//UART_embedded_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0001_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Couldn't query license setup in Quartus directory E:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.01.11 18:52:37 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.01.11 18:52:39 (*)   Creating 'C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0001_nios2_qsys_0_gen//UART_embedded_system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2020.01.11 18:52:39 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.01.11 18:52:39 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.01.11 18:52:43 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'UART_embedded_system_nios2_qsys_0'
Info: nios2_qsys_0: "UART_embedded_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'UART_embedded_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=UART_embedded_system_onchip_memory2_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0002_onchip_memory2_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --vhdl --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0002_onchip_memory2_0_gen//UART_embedded_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'UART_embedded_system_onchip_memory2_0'
Info: onchip_memory2_0: "UART_embedded_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg32_avalon_interface_0: "UART_embedded_system" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: jtag_uart_0: Starting RTL generation for module 'UART_embedded_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=UART_embedded_system_jtag_uart_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0004_jtag_uart_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --vhdl --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0004_jtag_uart_0_gen//UART_embedded_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0004_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'UART_embedded_system_jtag_uart_0'
Info: jtag_uart_0: "UART_embedded_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error: UART_0: UART does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 48 or more modules remaining
Info: UART_embedded_system: Done UART_embedded_system" with 23 modules, 31 files, 916753 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 24 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=E:/altera/Projet/UART_embedded_system.spd --output-directory=E:/altera/Projet/UART_embedded_system/simulation/
Info: Doing: ip-make-simscript --spd=E:/altera/Projet/UART_embedded_system.spd --output-directory=E:/altera/Projet/UART_embedded_system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in E:/altera/Projet/UART_embedded_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in E:/altera/Projet/UART_embedded_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in E:/altera/Projet/UART_embedded_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	4 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in E:/altera/Projet/UART_embedded_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/altera/Projet/ --output-directory=E:/altera/Projet/UART_embedded_system/ --report-file=bsf:E:/altera/Projet/UART_embedded_system.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/altera/Projet/UART_embedded_system.qsys
Progress: Loading Projet/UART_embedded_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding UART_0 [UART 1.0]
Progress: Parameterizing module UART_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/altera/Projet/ --output-directory=E:/altera/Projet/UART_embedded_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:E:/altera/Projet/UART_embedded_system.sopcinfo --report-file=html:E:/altera/Projet/UART_embedded_system.html --report-file=qip:E:/altera/Projet/UART_embedded_system/synthesis/UART_embedded_system.qip --report-file=cmp:E:/altera/Projet/UART_embedded_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/altera/Projet/UART_embedded_system.qsys --language=VHDL
Progress: Loading Projet/UART_embedded_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding UART_0 [UART 1.0]
Progress: Parameterizing module UART_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: UART_embedded_system: Generating UART_embedded_system "UART_embedded_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 20 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 45 connections
Info: merlin_domain_transform: After transform: 26 modules, 122 connections
Info: merlin_router_transform: After transform: 33 modules, 147 connections
Info: reset_adaptation_transform: After transform: 35 modules, 132 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 160 connections
Info: merlin_mm_transform: After transform: 48 modules, 160 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 163 connections
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: UART_embedded_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_0: Starting RTL generation for module 'UART_embedded_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=UART_embedded_system_nios2_qsys_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0006_nios2_qsys_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0006_nios2_qsys_0_gen//UART_embedded_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2020.01.11 18:52:49 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.01.11 18:52:49 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   Couldn't query license setup in Quartus directory E:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.01.11 18:52:50 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.01.11 18:52:51 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.01.11 18:52:51 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2020.01.11 18:52:54 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'UART_embedded_system_nios2_qsys_0'
Info: nios2_qsys_0: "UART_embedded_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'UART_embedded_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=UART_embedded_system_onchip_memory2_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0007_onchip_memory2_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0007_onchip_memory2_0_gen//UART_embedded_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'UART_embedded_system_onchip_memory2_0'
Info: onchip_memory2_0: "UART_embedded_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: reg32_avalon_interface_0: "UART_embedded_system" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: jtag_uart_0: Starting RTL generation for module 'UART_embedded_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.0sp1/quartus/sopc_builder/bin -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=UART_embedded_system_jtag_uart_0 --dir=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0009_jtag_uart_0_gen/ --quartus_dir=E:/altera/13.0sp1/quartus --verilog --config=C:/Users/omara/AppData/Local/Temp/alt8272_7344205848506905312.dir/0009_jtag_uart_0_gen//UART_embedded_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'UART_embedded_system_jtag_uart_0'
Info: jtag_uart_0: "UART_embedded_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0_instruction_master_translator: "UART_embedded_system" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "UART_embedded_system" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "UART_embedded_system" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "UART_embedded_system" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "UART_embedded_system" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "UART_embedded_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "UART_embedded_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "UART_embedded_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "UART_embedded_system" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "UART_embedded_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "UART_embedded_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "UART_embedded_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "UART_embedded_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "UART_embedded_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "UART_embedded_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "UART_embedded_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/altera/Projet/UART_embedded_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "UART_embedded_system" instantiated altera_irq_mapper "irq_mapper"
Info: UART_embedded_system: Done UART_embedded_system" with 22 modules, 89 files, 1578784 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
