#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12ff0c720 .scope module, "apb_regs_tb" "apb_regs_tb" 2 4;
 .timescale -9 -12;
P_0x12ff207e0 .param/l "AW" 0 2 7, +C4<00000000000000000000000000000101>;
P_0x12ff20820 .param/l "DW" 0 2 6, +C4<00000000000000000000000000100000>;
v0x12ff329a0_0 .var "paddr", 4 0;
v0x12ff32a30_0 .var "pclk", 0 0;
v0x12ff32ac0_0 .var "penable", 0 0;
v0x12ff32b50_0 .net "prdata", 31 0, v0x12ff320b0_0;  1 drivers
v0x12ff32be0_0 .net "pready", 0 0, L_0x12ff33580;  1 drivers
v0x12ff32cb0_0 .var "presetn", 0 0;
v0x12ff32d60_0 .var "psel", 0 0;
L_0x1200780a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ff32e10_0 .net "pslverr", 0 0, L_0x1200780a0;  1 drivers
v0x12ff32ec0_0 .var "pwdata", 31 0;
v0x12ff32ff0_0 .var "pwrite", 0 0;
v0x12ff33080_0 .var "rdata", 31 0;
S_0x12ff0c890 .scope task, "apb_read" "apb_read" 2 62, 2 62 0, S_0x12ff0c720;
 .timescale -9 -12;
v0x12ff1b3d0_0 .var "addr", 4 0;
E_0x12ff0dac0 .event posedge, v0x12ff31f10_0;
E_0x12ff0d790 .event anyedge, v0x12ff32160_0;
TD_apb_regs_tb.apb_read ;
    %wait E_0x12ff0dac0;
    %load/vec4 v0x12ff1b3d0_0;
    %store/vec4 v0x12ff329a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %wait E_0x12ff0dac0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %wait E_0x12ff0dac0;
T_0.0 ;
    %load/vec4 v0x12ff32be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x12ff0d790;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x12ff0dac0;
    %load/vec4 v0x12ff32b50_0;
    %store/vec4 v0x12ff33080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %end;
S_0x12ff31120 .scope task, "apb_write" "apb_write" 2 40, 2 40 0, S_0x12ff0c720;
 .timescale -9 -12;
v0x12ff312f0_0 .var "addr", 4 0;
v0x12ff31380_0 .var "data", 31 0;
TD_apb_regs_tb.apb_write ;
    %wait E_0x12ff0dac0;
    %load/vec4 v0x12ff312f0_0;
    %store/vec4 v0x12ff329a0_0, 0, 5;
    %load/vec4 v0x12ff31380_0;
    %store/vec4 v0x12ff32ec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %wait E_0x12ff0dac0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %wait E_0x12ff0dac0;
T_1.2 ;
    %load/vec4 v0x12ff32be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_0x12ff0d790;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x12ff0dac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ff0_0, 0, 1;
    %end;
S_0x12ff31430 .scope module, "dut" "apb_regs" 2 20, 3 3 0, S_0x12ff0c720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 5 "paddr";
    .port_info 3 /INPUT 1 "psel";
    .port_info 4 /INPUT 1 "penable";
    .port_info 5 /INPUT 1 "pwrite";
    .port_info 6 /OUTPUT 1 "pready";
    .port_info 7 /INPUT 32 "pwdata";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pslverr";
P_0x12ff31610 .param/l "AW" 0 3 5, +C4<00000000000000000000000000000101>;
P_0x12ff31650 .param/l "DW" 0 3 4, +C4<00000000000000000000000000100000>;
L_0x12ff33110 .functor AND 1, v0x12ff32d60_0, v0x12ff32ac0_0, C4<1>, C4<1>;
L_0x12ff33220 .functor AND 1, L_0x12ff33110, v0x12ff32ff0_0, C4<1>, C4<1>;
L_0x12ff33310 .functor NOT 1, v0x12ff32ff0_0, C4<0>, C4<0>, C4<0>;
L_0x12ff33380 .functor AND 1, v0x12ff32d60_0, L_0x12ff33310, C4<1>, C4<1>;
L_0x12ff33470 .functor AND 1, v0x12ff32d60_0, v0x12ff32ac0_0, C4<1>, C4<1>;
v0x12ff319e0_0 .net *"_ivl_0", 0 0, L_0x12ff33110;  1 drivers
L_0x120078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12ff31aa0_0 .net/2u *"_ivl_10", 0 0, L_0x120078010;  1 drivers
L_0x120078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ff31b40_0 .net/2u *"_ivl_12", 0 0, L_0x120078058;  1 drivers
v0x12ff31bd0_0 .net *"_ivl_4", 0 0, L_0x12ff33310;  1 drivers
v0x12ff31c60_0 .net *"_ivl_9", 0 0, L_0x12ff33470;  1 drivers
v0x12ff31d30_0 .net "apb_read", 0 0, L_0x12ff33380;  1 drivers
v0x12ff31dc0_0 .net "apb_write", 0 0, L_0x12ff33220;  1 drivers
v0x12ff31e60_0 .net "paddr", 4 0, v0x12ff329a0_0;  1 drivers
v0x12ff31f10_0 .net "pclk", 0 0, v0x12ff32a30_0;  1 drivers
v0x12ff32020_0 .net "penable", 0 0, v0x12ff32ac0_0;  1 drivers
v0x12ff320b0_0 .var "prdata", 31 0;
v0x12ff32160_0 .net "pready", 0 0, L_0x12ff33580;  alias, 1 drivers
v0x12ff32200_0 .net "presetn", 0 0, v0x12ff32cb0_0;  1 drivers
v0x12ff322a0_0 .net "psel", 0 0, v0x12ff32d60_0;  1 drivers
v0x12ff32340_0 .net "pslverr", 0 0, L_0x1200780a0;  alias, 1 drivers
v0x12ff323e0_0 .net "pwdata", 31 0, v0x12ff32ec0_0;  1 drivers
v0x12ff32490_0 .net "pwrite", 0 0, v0x12ff32ff0_0;  1 drivers
v0x12ff32620_0 .var "slv_reg0", 31 0;
v0x12ff326b0_0 .var "slv_reg1", 31 0;
v0x12ff32750_0 .var "slv_reg2", 31 0;
v0x12ff32800_0 .var "slv_reg3", 31 0;
E_0x12ff31910/0 .event anyedge, v0x12ff322a0_0, v0x12ff32490_0, v0x12ff31e60_0, v0x12ff32620_0;
E_0x12ff31910/1 .event anyedge, v0x12ff326b0_0, v0x12ff32750_0, v0x12ff32800_0;
E_0x12ff31910 .event/or E_0x12ff31910/0, E_0x12ff31910/1;
E_0x12ff31990/0 .event negedge, v0x12ff32200_0;
E_0x12ff31990/1 .event posedge, v0x12ff31f10_0;
E_0x12ff31990 .event/or E_0x12ff31990/0, E_0x12ff31990/1;
L_0x12ff33580 .functor MUXZ 1, L_0x120078058, L_0x120078010, L_0x12ff33470, C4<>;
    .scope S_0x12ff31430;
T_2 ;
    %wait E_0x12ff31990;
    %load/vec4 v0x12ff32200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff32620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff326b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff32750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ff32800_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12ff31dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12ff31e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %load/vec4 v0x12ff32620_0;
    %assign/vec4 v0x12ff32620_0, 0;
    %load/vec4 v0x12ff326b0_0;
    %assign/vec4 v0x12ff326b0_0, 0;
    %load/vec4 v0x12ff32750_0;
    %assign/vec4 v0x12ff32750_0, 0;
    %load/vec4 v0x12ff32800_0;
    %assign/vec4 v0x12ff32800_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x12ff323e0_0;
    %assign/vec4 v0x12ff32620_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x12ff323e0_0;
    %assign/vec4 v0x12ff326b0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x12ff323e0_0;
    %assign/vec4 v0x12ff32750_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x12ff323e0_0;
    %assign/vec4 v0x12ff32800_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ff31430;
T_3 ;
    %wait E_0x12ff31910;
    %load/vec4 v0x12ff322a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x12ff32490_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x12ff31e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff320b0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12ff32620_0;
    %store/vec4 v0x12ff320b0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12ff326b0_0;
    %store/vec4 v0x12ff320b0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12ff32750_0;
    %store/vec4 v0x12ff320b0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12ff32800_0;
    %store/vec4 v0x12ff320b0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12ff0c720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32a30_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x12ff0c720;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0x12ff32a30_0;
    %inv;
    %store/vec4 v0x12ff32a30_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12ff0c720;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12ff329a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32ff0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ff32ec0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ff32cb0_0, 0, 1;
    %vpi_call 2 92 "$dumpfile", "apb_regs_tb.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12ff0c720 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12ff0dac0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ff32cb0_0, 0, 1;
    %vpi_call 2 99 "$display", "==== APB \355\205\214\354\212\244\355\212\270 \354\213\234\354\236\221 ====" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12ff312f0_0, 0, 5;
    %pushi/vec4 2863272209, 0, 32;
    %store/vec4 v0x12ff31380_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x12ff31120;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x12ff312f0_0, 0, 5;
    %pushi/vec4 3149603362, 0, 32;
    %store/vec4 v0x12ff31380_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x12ff31120;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x12ff312f0_0, 0, 5;
    %pushi/vec4 3435934515, 0, 32;
    %store/vec4 v0x12ff31380_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x12ff31120;
    %join;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x12ff312f0_0, 0, 5;
    %pushi/vec4 3722265668, 0, 32;
    %store/vec4 v0x12ff31380_0, 0, 32;
    %fork TD_apb_regs_tb.apb_write, S_0x12ff31120;
    %join;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12ff1b3d0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x12ff0c890;
    %join;
    %vpi_call 2 110 "$display", "Read @0x00 = %h", v0x12ff33080_0 {0 0 0};
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x12ff1b3d0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x12ff0c890;
    %join;
    %vpi_call 2 111 "$display", "Read @0x04 = %h", v0x12ff33080_0 {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x12ff1b3d0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x12ff0c890;
    %join;
    %vpi_call 2 112 "$display", "Read @0x08 = %h", v0x12ff33080_0 {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x12ff1b3d0_0, 0, 5;
    %fork TD_apb_regs_tb.apb_read, S_0x12ff0c890;
    %join;
    %vpi_call 2 113 "$display", "Read @0x0C = %h", v0x12ff33080_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 116 "$display", "==== APB \355\205\214\354\212\244\355\212\270 \354\231\204\353\243\214 ====" {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_apb_reg.v";
    "./apb_reg.v";
