Dec 03 11:47:43.550 VM: renamed from 'R1' to 'V2'Dec 03 11:49:59.532 VTTY: Console port: waiting connection on tcp port 2007 for protocol IPv4 (FD 9)
Dec 03 11:49:59.753 C3600_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60637a34,JIT on)
Dec 03 11:49:59.753 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 03 11:49:59.933 ROM: Microcode has started.
Dec 03 11:49:59.938 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 03 11:50:00.050 CPU0: IO_FPGA: read from unknown addr 0x20018, pc=0x606c0b88 (size=1)
Dec 03 11:50:00.050 CPU0: IO_FPGA: write to unknown addr 0x20018, value=0x0, pc=0x606c0b98 (size=1)
Dec 03 11:50:00.050 ROM: unhandled syscall 0x00000047 at pc=0x606353bc (a1=0x1e830000,a2=0x1e820000,a3=0x00000000)
Dec 03 11:50:00.159 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 03 11:50:00.170 CPU0: PCI: read request for device 'gt64120' at pc=0x606ce1c0: bus=0,device=0,function=0,reg=0x08
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'gt64120' at pc=0x606ce40c: bus=0,device=0,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'gt64120' at pc=0x606ce410: bus=0,device=0,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'gt64120' at pc=0x606ce1c0: bus=0,device=0,function=0,reg=0x08
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x10
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x10
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x90
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x90
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x14
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x14
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x94
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x94
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0xa0
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0xa0
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x84
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x84
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'gt64120' at pc=0x606ce308: bus=0,device=0,function=0,reg=0x8c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'gt64120' at pc=0x606ce30c: bus=0,device=0,function=0,reg=0x8c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x10).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x10).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x90).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x90).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x14).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x14).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x94).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x94).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x1c).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x1c).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606ce308 (bus=0,device=0,function=1,reg=0x9c).
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606ce30c (bus=0,device=0,function=1,reg=0x9c).
Dec 03 11:50:00.171 CPU0: IO_FPGA: write to unknown addr 0x10002, value=0x808, pc=0x606cbe18 (size=2)
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00050200) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 02, sub: 05
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00050200) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 02, sub: 05
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02801f00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02801f00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014d01) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014d01) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=7,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=7,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00191600) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,7,0 -> pri: 00, sec: 22, sub: 25
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00191600) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,7,0 -> pri: 00, sec: 22, sub: 25
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02805f40) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02805f40) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4e704e00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4e704e00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014e01) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014e01) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=3,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=3,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=3,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=3,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x0c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00090600) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 06, sub: 09
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00090600) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x18
Dec 03 11:50:00.171 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 06, sub: 09
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02803f20) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x02803f20) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x1c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x20
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014d81) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00014d81) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x24
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x30
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x3c
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x64
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x68
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=3,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=3,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=6,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=6,function=0,reg=0x40
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.171 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00151200) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,6,0 -> pri: 00, sec: 18, sub: 21
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00151200) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,6,0 -> pri: 00, sec: 18, sub: 21
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x02807f60) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x02807f60) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4ef04e80) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4ef04e80) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014e81) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014e81) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=4,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=4,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=4,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=4,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x000d0a00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 13
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x000d0a00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 13
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x02809f80) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x02809f80) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4f704f00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4f704f00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014f01) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014f01) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=4,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=4,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=5,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=5,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=5,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=5,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x0c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00110e00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,5,0 -> pri: 00, sec: 14, sub: 17
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00110e00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x18
Dec 03 11:50:00.172 PCI: PCI bridge 0,5,0 -> pri: 00, sec: 14, sub: 17
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x1c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4ff04f80) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x4ff04f80) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x20
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014f81) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00014f81) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x24
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x30
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x3c
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x40
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x64
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x68
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=5,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=5,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'clpd6729' at pc=0x606ce40c: bus=0,device=20,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: read request for device 'clpd6729' at pc=0x606ce410: bus=0,device=20,function=0,reg=0x00
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6729' at pc=0x606ce2c8: bus=0,device=20,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6729' at pc=0x606ce2d4: bus=0,device=20,function=0,reg=0x04
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00004403) for device 'clpd6729' at pc=0x606ce2c8: bus=0,device=20,function=0,reg=0x10
Dec 03 11:50:00.172 CPU0: PCI: write request (data=0x00004403) for device 'clpd6729' at pc=0x606ce2d4: bus=0,device=20,function=0,reg=0x10
Dec 03 11:50:00.173 ROM: unhandled syscall 0x0000003e at pc=0x606353bc (a1=0x00002580,a2=0x00002580,a3=0x63e70000)
Dec 03 11:50:00.173 ROM: unhandled syscall 0x00000047 at pc=0x606353bc (a1=0x0000c100,a2=0x00000000,a3=0x63e70000)
Dec 03 11:50:00.468 ROM: trying to read bootvar 'BOOT'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'BOOTLDR'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'RSHELF'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'DSHELF'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'DSHELFINFO'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'CHRG_ID'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'SLOTCACHE'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'OVERTEMP'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'DIAG'
Dec 03 11:50:00.468 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 03 11:50:00.645 bootflash: flash_cmd(0): command 0xc3 not implemented
Dec 03 11:50:00.645 bootflash: flash_cmd(1): command 0xc3 not implemented
Dec 03 11:50:00.645 bootflash: flash_cmd(2): command 0xc3 not implemented
Dec 03 11:50:00.645 bootflash: flash_cmd(3): command 0xc3 not implemented
Dec 03 11:50:00.676 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606d4e90
Dec 03 11:50:00.676 CPU0: CLPD6729: ext reg index 0x06 at pc=0x606d4e90
Dec 03 11:50:00.676 CPU0: CLPD6729: ext reg index 0x07 at pc=0x606d4e90
Dec 03 11:50:00.677 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606d4e90
Dec 03 11:50:00.677 CPU0: CLPD6729: ext reg index 0x06 at pc=0x606d4e90
Dec 03 11:50:00.677 CPU0: CLPD6729: ext reg index 0x07 at pc=0x606d4e90
Dec 03 11:50:00.793 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: write request (data=0x00400000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: write request (data=0x00400000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.793 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.840 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x00
Dec 03 11:50:00.840 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x00
Dec 03 11:50:00.840 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce41c: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.840 CPU0: PCI: read request for device 'dec21152' at pc=0x606ce420: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.840 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.840 CPU0: PCI: write request (data=0xffff0000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.840 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x0c
Dec 03 11:50:00.840 CPU0: PCI: write request (data=0x0000f810) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x0c
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00050200) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x18
Dec 03 11:50:00.841 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 02, sub: 05
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00050200) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x18
Dec 03 11:50:00.841 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 02, sub: 05
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x02801f00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x1c
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x02801f00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x1c
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x20
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x20
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00014d01) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x24
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00014d01) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x24
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x30
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00200020) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x30
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x03000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x3c
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x40
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x64
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x64
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x68
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000000) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x68
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2e8: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.841 CPU0: PCI: write request (data=0x00000007) for device 'dec21152' at pc=0x606ce2f4: bus=0,device=2,function=0,reg=0x04
Dec 03 11:50:00.932 CPU0: IO_FPGA: write to unknown addr 0x20012, value=0x1f, pc=0x606d9be4 (size=1)
Dec 03 11:50:00.932 CPU0: IO_FPGA: write to unknown addr 0x20012, value=0x0, pc=0x606d9bf4 (size=1)
Dec 03 11:50:00.932 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.932 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.933 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.933 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x48000000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=6,function=0,reg=0x14
Dec 03 11:50:00.933 Leopard-2FE(0): registers are mapped at 0x48000000
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x48000000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=6,function=0,reg=0x14
Dec 03 11:50:00.933 Leopard-2FE(0): registers are mapped at 0x48000000
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00000006) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00000006) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=6,function=0,reg=0x04
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.933 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.933 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=6,function=0,reg=0x00
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.933 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=6,function=0,reg=0x0c
Dec 03 11:50:00.938 Leopard-2FE(0): fetching init block at address 0x0b8a5b60
Dec 03 11:50:00.938 Leopard-2FE(0): rx_ring = 0x0b8a5bc0 (64), tx_ring = 0x0b8a6000 (128)
Dec 03 11:50:00.938 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x48800000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=7,function=0,reg=0x14
Dec 03 11:50:00.939 Leopard-2FE(0): registers are mapped at 0x48800000
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x48800000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=7,function=0,reg=0x14
Dec 03 11:50:00.939 Leopard-2FE(0): registers are mapped at 0x48800000
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00000006) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00000006) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=7,function=0,reg=0x04
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce40c: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: read request for device 'Leopard-2FE(0)' at pc=0x606ce410: bus=0,device=7,function=0,reg=0x00
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2c8: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.939 CPU0: PCI: write request (data=0x00004000) for device 'Leopard-2FE(0)' at pc=0x606ce2d4: bus=0,device=7,function=0,reg=0x0c
Dec 03 11:50:00.941 Leopard-2FE(0): fetching init block at address 0x0b8f4880
Dec 03 11:50:00.941 Leopard-2FE(0): rx_ring = 0x0b8f48e0 (64), tx_ring = 0x0b8f4d20 (128)
Dec 03 11:50:00.941 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce41c: bus=2,device=0,function=0,reg=0x00
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce420: bus=2,device=0,function=0,reg=0x00
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce41c: bus=2,device=0,function=0,reg=0x00
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce420: bus=2,device=0,function=0,reg=0x00
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x606ce2e8: bus=2,device=0,function=0,reg=0x10
Dec 03 11:50:00.942 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x606ce2f4: bus=2,device=0,function=0,reg=0x10
Dec 03 11:50:00.942 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x606ce2e8: bus=2,device=0,function=0,reg=0x04
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x606ce2f4: bus=2,device=0,function=0,reg=0x04
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x606ce2e8: bus=2,device=0,function=0,reg=0x0c
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x606ce2f4: bus=2,device=0,function=0,reg=0x0c
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce41c: bus=2,device=0,function=0,reg=0x40
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce420: bus=2,device=0,function=0,reg=0x40
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x606ce2e8: bus=2,device=0,function=0,reg=0x40
Dec 03 11:50:00.942 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x606ce2f4: bus=2,device=0,function=0,reg=0x40
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce41c: bus=2,device=0,function=0,reg=0x08
Dec 03 11:50:00.942 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x606ce420: bus=2,device=0,function=0,reg=0x08
Dec 03 11:50:00.948 NM-16ESW(1): unknown opcode 0x00000016 (cmd=0x58614000)
Dec 03 11:50:01.016 CPU0: IO_FPGA: write to unknown addr 0x10002, value=0x0, pc=0x606c1a84 (size=2)
Dec 03 11:50:01.020 Leopard-2FE(0): fetching init block at address 0x0b8a5b60
Dec 03 11:50:01.020 Leopard-2FE(0): rx_ring = 0x0b8a5bc0 (64), tx_ring = 0x0b8a6000 (128)
Dec 03 11:50:01.020 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:01.021 Leopard-2FE(0): fetching init block at address 0x0b8f4880
Dec 03 11:50:01.021 Leopard-2FE(0): rx_ring = 0x0b8f48e0 (64), tx_ring = 0x0b8f4d20 (128)
Dec 03 11:50:01.021 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:01.054 CPU0: JIT: partial JIT flush (count=817)
Dec 03 11:50:01.865 VTTY: Console port is now connected (accept_fd=9,conn_fd=13)
Dec 03 11:50:02.121 Leopard-2FE(0): fetching init block at address 0x0b8a5b60
Dec 03 11:50:02.121 Leopard-2FE(0): rx_ring = 0x0b8a5bc0 (64), tx_ring = 0x0b8a6000 (128)
Dec 03 11:50:02.121 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:02.121 Leopard-2FE(0): fetching init block at address 0x0b8f4880
Dec 03 11:50:02.121 Leopard-2FE(0): rx_ring = 0x0b8f48e0 (64), tx_ring = 0x0b8f4d20 (128)
Dec 03 11:50:02.121 Leopard-2FE(0): CSR0 = 0x0101
Dec 03 11:50:02.272 CPU0: JIT: flushing data structures (compiled pages=9278)
Dec 03 11:50:02.645 CPU0: JIT: partial JIT flush (count=819)
Dec 03 11:50:02.782 ROM: trying to read bootvar 'PMDEBUG'
Dec 03 11:50:02.785 ROM: trying to read bootvar 'MONDEBUG'
Dec 03 11:50:02.878 ROM: unhandled syscall 0x0000001a at pc=0x606353bc (a1=0x64ca26c0,a2=0x64510000,a3=0x00d14910)
Dec 03 11:50:02.878 ROM: unhandled syscall 0x00000009 at pc=0x606353bc (a1=0x00000000,a2=0x64510000,a3=0x00d14910)
Dec 03 11:50:02.902 CPU0: JIT: flushing data structures (compiled pages=9281)
Dec 03 11:50:03.091 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 03 11:50:03.279 CPU0: JIT: partial JIT flush (count=820)
Dec 03 11:50:03.282 ROM: trying to set bootvar 'BSI=0'
Dec 03 11:50:03.282 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 03 11:50:03.282 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 03 11:50:03.380 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 03 11:50:34.115 ROM: trying to set bootvar 'RANDOM_NUM=1896260837'
Dec 03 11:52:45.951 CPU0: JIT: flushing data structures (compiled pages=9659)
Dec 03 12:04:16.590 VTTY: Console port is now connected (accept_fd=9,conn_fd=16)
