{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768259783334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259783335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:16:23 2026 " "Processing started: Mon Jan 12 16:16:23 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259783335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259783335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259783335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768259783627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768259783627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "verilog/seven_seg_decoder.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768259789508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768259789516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768259789525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768259789610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "verilog/lab1.v" "Alu" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768259789625 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(173) " "Verilog HDL warning at ALU.v(173): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 173 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(185) " "Verilog HDL warning at ALU.v(185): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 185 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(197) " "Verilog HDL warning at ALU.v(197): converting signed shift amount to unsigned" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 197 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(55) " "Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"zFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"cFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"fFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"lFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"nFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789630 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negRsrc ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"negRsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(55) " "Inferred latch for \"Flags\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(55) " "Inferred latch for \"Flags\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[2\] ALU.v(55) " "Inferred latch for \"Flags\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] ALU.v(55) " "Inferred latch for \"Flags\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[4\] ALU.v(55) " "Inferred latch for \"Flags\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nFlag ALU.v(55) " "Inferred latch for \"nFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lFlag ALU.v(55) " "Inferred latch for \"lFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fFlag ALU.v(55) " "Inferred latch for \"fFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cFlag ALU.v(55) " "Inferred latch for \"cFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zFlag ALU.v(55) " "Inferred latch for \"zFlag\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(55) " "Inferred latch for \"Result\[0\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(55) " "Inferred latch for \"Result\[1\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(55) " "Inferred latch for \"Result\[2\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(55) " "Inferred latch for \"Result\[3\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(55) " "Inferred latch for \"Result\[4\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789631 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(55) " "Inferred latch for \"Result\[5\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(55) " "Inferred latch for \"Result\[6\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(55) " "Inferred latch for \"Result\[7\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(55) " "Inferred latch for \"Result\[8\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(55) " "Inferred latch for \"Result\[9\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(55) " "Inferred latch for \"Result\[10\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(55) " "Inferred latch for \"Result\[11\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(55) " "Inferred latch for \"Result\[12\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(55) " "Inferred latch for \"Result\[13\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(55) " "Inferred latch for \"Result\[14\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(55) " "Inferred latch for \"Result\[15\]\" at ALU.v(55)" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259789632 "|lab1|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:u0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:u0\"" {  } { { "verilog/lab1.v" "u0" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768259789634 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768259790204 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[7\] alu:Alu\|Result\[1\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[7\]\" merged with LATCH primitive \"alu:Alu\|Result\[1\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[4\] alu:Alu\|Result\[1\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[4\]\" merged with LATCH primitive \"alu:Alu\|Result\[1\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[10\] alu:Alu\|Result\[5\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[10\]\" merged with LATCH primitive \"alu:Alu\|Result\[5\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[9\] alu:Alu\|Result\[5\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[9\]\" merged with LATCH primitive \"alu:Alu\|Result\[5\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[8\] alu:Alu\|Result\[5\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[8\]\" merged with LATCH primitive \"alu:Alu\|Result\[5\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[6\] alu:Alu\|Result\[5\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[6\]\" merged with LATCH primitive \"alu:Alu\|Result\[5\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[15\] alu:Alu\|Result\[11\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[15\]\" merged with LATCH primitive \"alu:Alu\|Result\[11\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[14\] alu:Alu\|Result\[11\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[14\]\" merged with LATCH primitive \"alu:Alu\|Result\[11\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[13\] alu:Alu\|Result\[11\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[13\]\" merged with LATCH primitive \"alu:Alu\|Result\[11\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "alu:Alu\|Result\[12\] alu:Alu\|Result\[11\] " "Duplicate LATCH primitive \"alu:Alu\|Result\[12\]\" merged with LATCH primitive \"alu:Alu\|Result\[11\]\"" {  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1768259790213 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1768259790213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[0\] " "Latch alu:Alu\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[1\] " "Latch alu:Alu\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[2\] " "Latch alu:Alu\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[3\] " "Latch alu:Alu\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[5\] " "Latch alu:Alu\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Result\[11\] " "Latch alu:Alu\|Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Flags\[1\] " "Latch alu:Alu\|Flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|Flags\[4\] " "Latch alu:Alu\|Flags\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|cFlag " "Latch alu:Alu\|cFlag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:Alu\|zFlag " "Latch alu:Alu\|zFlag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1768259790214 ""}  } { { "verilog/ALU.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1768259790214 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[0\] VCC " "Pin \"flags\[0\]\" is stuck at VCC" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[2\] GND " "Pin \"flags\[2\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|flags[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flags\[3\] GND " "Pin \"flags\[3\]\" is stuck at GND" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768259790237 "|lab1|flags[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768259790237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1768259790318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768259790715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768259790715 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768259790787 "|lab1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "verilog/lab1.v" "" { Text "/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1768259790787 "|lab1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1768259790787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768259790787 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768259790787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768259790787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768259790787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259790817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:16:30 2026 " "Processing ended: Mon Jan 12 16:16:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259790817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259790817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259790817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768259790817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1768259792180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259792181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:16:31 2026 " "Processing started: Mon Jan 12 16:16:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259792181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768259792181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768259792181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768259792212 ""}
{ "Info" "0" "" "Project  = lab1" {  } {  } 0 0 "Project  = lab1" 0 0 "Fitter" 0 0 1768259792213 ""}
{ "Info" "0" "" "Revision = lab1" {  } {  } 0 0 "Revision = lab1" 0 0 "Fitter" 0 0 1768259792213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1768259792369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768259792371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768259792377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768259792425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768259792425 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768259792797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768259792815 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768259792869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 47 " "No exact pin location assignment(s) for 4 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1768259793102 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1768259802976 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259803044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768259803046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768259803046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768259803046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768259803047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768259803047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768259803047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768259803047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1768259803047 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768259803047 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259803078 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1768259808703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1768259808703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1768259808703 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1768259808705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1768259808705 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1768259808705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768259808708 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1768259808801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259809511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768259810046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768259810809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259810809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768259811367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/u1462567/Desktop/3710/ece3710/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768259815851 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768259815851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1768259817164 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768259817164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259817167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768259818448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768259818482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768259818829 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768259818829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768259819182 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768259822594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1755 " "Peak virtual memory: 1755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259823474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:17:03 2026 " "Processing ended: Mon Jan 12 16:17:03 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259823474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259823474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259823474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768259823474 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768259824795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259824797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:17:04 2026 " "Processing started: Mon Jan 12 16:17:04 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259824797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768259824797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768259824797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1768259825357 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768259829699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259830002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:17:09 2026 " "Processing ended: Mon Jan 12 16:17:09 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259830002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259830002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259830002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768259830002 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768259830804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768259831361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259831363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:17:11 2026 " "Processing started: Mon Jan 12 16:17:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259831363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1768259831363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1 -c lab1 " "Command: quartus_sta lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1768259831363 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1768259831397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1768259831818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1768259831818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259831872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259831872 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1768259832378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab1.sdc " "Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1768259832427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259832428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1768259832430 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768259832430 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1768259832434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768259832434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1768259832437 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1768259832474 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1768259832497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768259832497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.273 " "Worst-case setup slack is -4.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.273             -37.056 SW\[0\]  " "   -4.273             -37.056 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259832502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.071 " "Worst-case hold slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 SW\[0\]  " "    1.071               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259832511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259832519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259832524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.103 " "Worst-case minimum pulse width slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 SW\[0\]  " "    0.103               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259832528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259832528 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768259832559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768259832590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768259833204 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768259833258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1768259833272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768259833272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.204 " "Worst-case setup slack is -4.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.204             -36.424 SW\[0\]  " "   -4.204             -36.424 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259833282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.972 " "Worst-case hold slack is 0.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 SW\[0\]  " "    0.972               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259833290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259833296 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259833304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.106 " "Worst-case minimum pulse width slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 SW\[0\]  " "    0.106               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259833308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259833308 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1768259833333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1768259833516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1768259833998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768259834061 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1768259834063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768259834063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.710 " "Worst-case setup slack is -2.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.710             -24.398 SW\[0\]  " "   -2.710             -24.398 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.493 " "Worst-case hold slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 SW\[0\]  " "    0.493               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259834084 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259834089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.054 " "Worst-case minimum pulse width slack is -0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.277 SW\[0\]  " "   -0.054              -0.277 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834095 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1768259834128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1768259834278 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1768259834279 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1768259834279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.474 " "Worst-case setup slack is -2.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474             -22.203 SW\[0\]  " "   -2.474             -22.203 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 SW\[0\]  " "    0.448               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259834294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1768259834299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.044 " "Worst-case minimum pulse width slack is -0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.253 SW\[0\]  " "   -0.044              -0.253 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1768259834303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1768259834303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768259835778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1768259835779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259835847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:17:15 2026 " "Processing ended: Mon Jan 12 16:17:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259835847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259835847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259835847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1768259835847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1768259837244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259837246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:17:17 2026 " "Processing started: Mon Jan 12 16:17:17 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259837246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1768259837246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1768259837246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1768259837844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab1.vo /home/u1462567/Desktop/3710/ece3710/simulation/questa/ simulation " "Generated file lab1.vo in folder \"/home/u1462567/Desktop/3710/ece3710/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1768259837897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259837976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:17:17 2026 " "Processing ended: Mon Jan 12 16:17:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259837976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259837976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259837976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1768259837976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1768259839080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768259839080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 16:17:18 2026 " "Processing started: Mon Jan 12 16:17:18 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768259839080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1768259839080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /usr/local/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab1 lab1 " "Command: quartus_sh -t /usr/local/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab1 lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1768259839081 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui lab1 lab1 " "Quartus(args): --block_on_gui lab1 lab1" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1768259839081 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1768259839113 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1768259839195 ""}
{ "Warning" "0" "" "Warning: File lab1_run_msim_gate_verilog.do already exists - backing up current file as lab1_run_msim_gate_verilog.do.bak9" {  } {  } 0 0 "Warning: File lab1_run_msim_gate_verilog.do already exists - backing up current file as lab1_run_msim_gate_verilog.do.bak9" 0 0 "Shell" 0 0 1768259839264 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/u1462567/Desktop/3710/ece3710/simulation/questa/lab1_run_msim_gate_verilog.do" {  } { { "/home/u1462567/Desktop/3710/ece3710/simulation/questa/lab1_run_msim_gate_verilog.do" "0" { Text "/home/u1462567/Desktop/3710/ece3710/simulation/questa/lab1_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/u1462567/Desktop/3710/ece3710/simulation/questa/lab1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1768259839269 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2023.3 linux_x86_64 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2023.3 linux_x86_64 Jul 17 2023" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Copyright 1991-2023 Mentor Graphics Corporation" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Copyright 1991-2023 Mentor Graphics Corporation" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  All Rights Reserved." {  } {  } 0 0 "Questa Intel FPGA Info: # //  All Rights Reserved." 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" {  } {  } 0 0 "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" {  } {  } 0 0 "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" 0 0 "Shell" 0 0 1768259847950 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," {  } {  } 0 0 "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" {  } {  } 0 0 "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." {  } {  } 0 0 "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do lab1_run_msim_gate_verilog.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do lab1_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying /usr/local/quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying /usr/local/quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{lab1.vo\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{lab1.vo\}" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lab1.vo " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lab1.vo " 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module lab1" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module lab1" 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847951 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     lab1" {  } {  } 0 0 "Questa Intel FPGA Info: #     lab1" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/lab1.v\}" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/lab1.v " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/lab1.v " 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module lab1" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module lab1" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     lab1" {  } {  } 0 0 "Questa Intel FPGA Info: #     lab1" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/ALU.v\}" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 16:17:22 on Jan 12,2026" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/ALU.v " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/ALU.v " 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module alu" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module alu" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1768259847952 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     alu" {  } {  } 0 0 "Questa Intel FPGA Info: #     alu" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 16:17:22 on Jan 12,2026, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/u1462567/Desktop/3710/ece3710/verilog \{/home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v\}" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 16:17:23 on Jan 12,2026" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 16:17:23 on Jan 12,2026" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/u1462567/Desktop/3710/ece3710/verilog\" /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v " 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module tb_alu" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module tb_alu" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     tb_alu" {  } {  } 0 0 "Questa Intel FPGA Info: #     tb_alu" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 16:17:23 on Jan 12,2026, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 16:17:23 on Jan 12,2026, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  tb_alu" {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  tb_alu" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_alu " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_alu " 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 16:17:23 on Jan 12,2026" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 16:17:23 on Jan 12,2026" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." 0 0 "Shell" 0 0 1768259847953 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility." 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1." 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.tb_alu(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.tb_alu(fast)" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.alu(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.alu(fast)" 0 0 "Shell" 0 0 1768259847953 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave *" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave *" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view structure" {  } {  } 0 0 "Questa Intel FPGA Info: # view structure" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view signals" {  } {  } 0 0 "Questa Intel FPGA Info: # view signals" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run -all" {  } {  } 0 0 "Questa Intel FPGA Info: # run -all" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Starting ALU testbench..." {  } {  } 0 0 "Questa Intel FPGA Info: # Starting ALU testbench..." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Passed middle range tests, begining edge case testing." {  } {  } 0 0 "Questa Intel FPGA Info: # Passed middle range tests, begining edge case testing." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Testing ADD edge cases." {  } {  } 0 0 "Questa Intel FPGA Info: # Testing ADD edge cases." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Add edge cases successfull." {  } {  } 0 0 "Questa Intel FPGA Info: # Add edge cases successfull." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Testing ADDU edge cases." {  } {  } 0 0 "Questa Intel FPGA Info: # Testing ADDU edge cases." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Add edge cases successfull." {  } {  } 0 0 "Questa Intel FPGA Info: # Add edge cases successfull." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ALU testbench completed." {  } {  } 0 0 "Questa Intel FPGA Info: # ALU testbench completed." 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: \$finish    : /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v(277)" {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: \$finish    : /home/u1462567/Desktop/3710/ece3710/verilog/tb_ALU.v(277)" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 5094 ns  Iteration: 0  Instance: /tb_alu" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 5094 ns  Iteration: 0  Instance: /tb_alu" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 16:17:27 on Jan 12,2026, Elapsed time: 0:00:04" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 16:17:27 on Jan 12,2026, Elapsed time: 0:00:04" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1768259847954 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1768259848055 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/u1462567/Desktop/3710/ece3710/lab1_nativelink_simulation.rpt" {  } { { "/home/u1462567/Desktop/3710/ece3710/lab1_nativelink_simulation.rpt" "0" { Text "/home/u1462567/Desktop/3710/ece3710/lab1_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/u1462567/Desktop/3710/ece3710/lab1_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1768259848055 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/usr/local/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /usr/local/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1768259848055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768259848056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 16:17:28 2026 " "Processing ended: Mon Jan 12 16:17:28 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768259848056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768259848056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768259848056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1768259848056 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1768259848616 ""}
