

================================================================
== Vitis HLS Report for 'insertion_sort_parallel'
================================================================
* Date:           Wed Mar 16 18:00:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ins_sort_paralle
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  49.153 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  1.770 us|  1.770 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_insertion_sort_parallel_Pipeline_L1_fu_271  |insertion_sort_parallel_Pipeline_L1  |       19|       19|  0.934 us|  0.934 us|   19|   19|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     575|   2528|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    351|    -|
|Register         |        -|    -|     531|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1106|   2879|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_insertion_sort_parallel_Pipeline_L1_fu_271  |insertion_sort_parallel_Pipeline_L1  |        0|   0|  575|  2528|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                           |                                     |        0|   0|  575|  2528|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |B_address0  |  81|         17|    4|         68|
    |B_address1  |  81|         17|    4|         68|
    |B_d0        |  48|          9|   32|        288|
    |B_d1        |  48|          9|   32|        288|
    |ap_NS_fsm   |  93|         19|    1|         19|
    +------------+----+-----------+-----+-----------+
    |Total       | 351|         71|   73|        731|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |B_load_10_reg_581                                            |  32|   0|   32|          0|
    |B_load_11_reg_586                                            |  32|   0|   32|          0|
    |B_load_12_reg_601                                            |  32|   0|   32|          0|
    |B_load_13_reg_606                                            |  32|   0|   32|          0|
    |B_load_14_reg_621                                            |  32|   0|   32|          0|
    |B_load_15_reg_626                                            |  32|   0|   32|          0|
    |B_load_1_reg_486                                             |  32|   0|   32|          0|
    |B_load_2_reg_501                                             |  32|   0|   32|          0|
    |B_load_3_reg_506                                             |  32|   0|   32|          0|
    |B_load_4_reg_521                                             |  32|   0|   32|          0|
    |B_load_5_reg_526                                             |  32|   0|   32|          0|
    |B_load_6_reg_541                                             |  32|   0|   32|          0|
    |B_load_7_reg_546                                             |  32|   0|   32|          0|
    |B_load_8_reg_561                                             |  32|   0|   32|          0|
    |B_load_9_reg_566                                             |  32|   0|   32|          0|
    |B_load_reg_481                                               |  32|   0|   32|          0|
    |ap_CS_fsm                                                    |  18|   0|   18|          0|
    |grp_insertion_sort_parallel_Pipeline_L1_fu_271_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 531|   0|  531|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  insertion_sort_parallel|  return value|
|A_address0         |  out|    4|   ap_memory|                        A|         array|
|A_ce0              |  out|    1|   ap_memory|                        A|         array|
|A_q0               |   in|   32|   ap_memory|                        A|         array|
|B_address0         |  out|    4|   ap_memory|                        B|         array|
|B_ce0              |  out|    1|   ap_memory|                        B|         array|
|B_we0              |  out|    1|   ap_memory|                        B|         array|
|B_d0               |  out|   32|   ap_memory|                        B|         array|
|B_q0               |   in|   32|   ap_memory|                        B|         array|
|B_address1         |  out|    4|   ap_memory|                        B|         array|
|B_ce1              |  out|    1|   ap_memory|                        B|         array|
|B_we1              |  out|    1|   ap_memory|                        B|         array|
|B_d1               |  out|   32|   ap_memory|                        B|         array|
|B_q1               |   in|   32|   ap_memory|                        B|         array|
+-------------------+-----+-----+------------+-------------------------+--------------+

