

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config14_s'
================================================================
* Date:           Thu Aug 17 12:48:53 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.243 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      217|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       60|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       60|      253|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |p_Val2_459_fu_96_p2             |         +|   0|  0|  16|           9|           9|
    |p_Val2_461_fu_188_p2            |         +|   0|  0|  16|           9|           9|
    |p_Val2_463_fu_280_p2            |         +|   0|  0|  16|           9|           9|
    |Range1_all_ones_229_fu_204_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_230_fu_296_p2   |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_ones_fu_112_p2       |      icmp|   0|  0|  10|           6|           2|
    |Range1_all_zeros_229_fu_210_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_230_fu_302_p2  |      icmp|   0|  0|  10|           6|           1|
    |Range1_all_zeros_fu_118_p2      |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln1649_229_fu_156_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_230_fu_248_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1649_fu_64_p2            |      icmp|   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |deleted_zeros_229_fu_232_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_230_fu_324_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_fu_140_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln1649_229_fu_346_p3     |    select|   0|  0|   9|           1|           9|
    |select_ln1649_230_fu_352_p3     |    select|   0|  0|   9|           1|           9|
    |select_ln1649_fu_340_p3         |    select|   0|  0|   9|           1|           9|
    |select_ln302_229_fu_240_p3      |    select|   0|  0|   9|           1|           9|
    |select_ln302_230_fu_332_p3      |    select|   0|  0|   9|           1|           9|
    |select_ln302_fu_148_p3          |    select|   0|  0|   9|           1|           9|
    |select_ln888_229_fu_224_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_230_fu_316_p3      |    select|   0|  0|   2|           1|           1|
    |select_ln888_fu_132_p3          |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 217|         125|         102|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|    9|         18|
    |ap_return_1  |   9|          2|    9|         18|
    |ap_return_2  |   9|          2|    9|         18|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   28|         56|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_return_0_preg          |  9|   0|    9|          0|
    |ap_return_1_preg          |  9|   0|    9|          0|
    |ap_return_2_preg          |  9|   0|    9|          0|
    |icmp_ln1649_229_reg_386   |  1|   0|    1|          0|
    |icmp_ln1649_230_reg_396   |  1|   0|    1|          0|
    |icmp_ln1649_reg_376       |  1|   0|    1|          0|
    |select_ln302_229_reg_391  |  9|   0|    9|          0|
    |select_ln302_230_reg_401  |  9|   0|    9|          0|
    |select_ln302_reg_381      |  9|   0|    9|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 60|   0|   60|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_return_0  |  out|    9|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_return_1  |  out|    9|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|ap_return_2  |  out|    9|  ap_ctrl_hs|  relu<ap_fixed<16, 6, 0, 0, 0>, ap_ufixed<9, 0, 0, 0, 0>, relu_config14>|  return value|
|p_read       |   in|   16|     ap_none|                                                                   p_read|        scalar|
|p_read1      |   in|   16|     ap_none|                                                                  p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                  p_read2|        scalar|
+-------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

