

================================================================
== Vivado HLS Report for 'Fullc1_Cal'
================================================================
* Date:           Wed Aug 19 09:56:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Lenet_HLS_Final
* Solution:       conv_optimization
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   168841|   212185| 1.688 ms | 2.122 ms |  168841|  212185|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_my_tanh_fu_165  |my_tanh  |        5|      521| 50.000 ns | 5.210 us |    5|  521|   none  |
        +--------------------+---------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |               |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- FULL1_LEN2   |   168840|   212184| 2010 ~ 2526 |          -|          -|    84|    no    |
        | + FULL1_LEN1  |     2000|     2000|            5|          -|          -|   400|    no    |
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    212|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      0|     543|   1495|    -|
|Memory           |       24|      -|       3|      4|    -|
|Multiplexer      |        -|      -|       -|    110|    -|
|Register         |        -|      -|     157|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       26|      1|     703|   1821|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        9|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------+---------+---------+-------+-----+------+-----+
    |grp_my_tanh_fu_165  |my_tanh  |        2|      0|  543|  1495|    0|
    +--------------------+---------+---------+-------+-----+------+-----+
    |Total               |         |        2|      0|  543|  1495|    0|
    +--------------------+---------+---------+-------+-----+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |Lenet_HLS_mul_mulibs_U23  |Lenet_HLS_mul_mulibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |bias1_V_U    |Fullc1_Cal_bias1_V    |        0|  3|   4|    0|     84|    3|     1|          252|
    |weight1_V_U  |Fullc1_Cal_weighthbi  |       24|  0|   0|    0|  33600|    6|     1|       201600|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                      |       24|  3|   4|    0|  33684|    9|     2|       201852|
    +-------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_fu_230_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln1192_2_fu_270_p2  |     +    |      0|  0|  25|          18|          18|
    |add_ln177_fu_180_p2     |     +    |      0|  0|  23|          16|           9|
    |i_fu_192_p2             |     +    |      0|  0|  15|           7|           1|
    |j_fu_215_p2             |     +    |      0|  0|  15|           9|           1|
    |p_Val2_14_fu_329_p2     |     +    |      0|  0|  12|          12|          12|
    |ret_V_fu_265_p2         |     +    |      0|  0|  26|          19|          19|
    |and_ln415_fu_319_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_410_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_440_p2     |    and   |      0|  0|   2|           1|           1|
    |carry_2_fu_350_p2       |    and   |      0|  0|   2|           1|           1|
    |deleted_ones_fu_404_p2  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_434_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_458_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln177_fu_186_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln180_fu_209_p2    |   icmp   |      0|  0|  13|           9|           8|
    |r_1_fu_293_p2           |   icmp   |      0|  0|  11|           5|           1|
    |or_ln340_fu_464_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln416_2_fu_392_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln416_fu_398_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_422_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_446_p2      |    or    |      0|  0|   2|           1|           1|
    |r_fu_306_p2             |    or    |      0|  0|   2|           1|           1|
    |xor_ln416_3_fu_344_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_4_fu_386_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_380_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_2_fu_428_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_416_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln786_fu_452_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 212|         137|         116|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  50|         11|    1|         11|
    |flatten2_V_d0    |  33|          6|   12|         72|
    |i_0_reg_131      |   9|          2|    7|         14|
    |j_0_reg_154      |   9|          2|    9|         18|
    |phi_mul_reg_142  |   9|          2|   16|         32|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 110|         23|   45|        147|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln177_reg_483                |  16|   0|   16|          0|
    |ap_CS_fsm                        |  10|   0|   10|          0|
    |flatten1_V_load_reg_529          |  12|   0|   12|          0|
    |flatten2_V_addr_reg_501          |   7|   0|    7|          0|
    |grp_my_tanh_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_131                      |   7|   0|    7|          0|
    |i_reg_491                        |   7|   0|    7|          0|
    |j_0_reg_154                      |   9|   0|    9|          0|
    |j_reg_509                        |   9|   0|    9|          0|
    |or_ln340_reg_558                 |   1|   0|    1|          0|
    |overflow_reg_550                 |   1|   0|    1|          0|
    |phi_mul_reg_142                  |  16|   0|   16|          0|
    |r_V_reg_534                      |  19|   0|   19|          0|
    |reg_175                          |  12|   0|   12|          0|
    |trunc_ln1192_reg_540             |  18|   0|   18|          0|
    |trunc_ln718_reg_545              |   5|   0|    5|          0|
    |underflow_reg_554                |   1|   0|    1|          0|
    |weight1_V_load_reg_524           |   6|   0|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 157|   0|  157|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Fullc1_Cal  | return value |
|flatten2_V_address0  | out |    7|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_ce0       | out |    1|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_we0       | out |    1|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_d0        | out |   12|  ap_memory |  flatten2_V  |     array    |
|flatten2_V_q0        |  in |   12|  ap_memory |  flatten2_V  |     array    |
|flatten1_V_address0  | out |    9|  ap_memory |  flatten1_V  |     array    |
|flatten1_V_ce0       | out |    1|  ap_memory |  flatten1_V  |     array    |
|flatten1_V_q0        |  in |   12|  ap_memory |  flatten1_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

