// Seed: 1913956443
`define pp_2 0
`include ""
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = (1);
endmodule
