module top_module (
    input in,
    output out);
wire s;
    assign s=in;
    assign out=s;
endmodule
