{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 13:50:26 2017 " "Info: Processing started: Mon Oct 09 13:50:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count1 -c count1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count1 -c count1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 264 128 296 280 "CLK" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst1 " "Info: Detected ripple clock \"inst1\" as buffer" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 608 672 312 "inst1" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 424 488 312 "inst" "" } } } } { "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst2 inst2 275.03 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 275.03 MHz between source register \"inst2\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.839 ns + Longest register register " "Info: + Longest register to register delay is 0.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst2 1 REG LC_X1_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.309 ns) 0.839 ns inst2 2 REG LC_X1_Y1_N3 3 " "Info: 2: + IC(0.530 ns) + CELL(0.309 ns) = 0.839 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst2 inst2 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.83 % ) " "Info: Total cell delay = 0.309 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.530 ns ( 63.17 % ) " "Info: Total interconnect delay = 0.530 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst2 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.839 ns" { inst2 {} inst2 {} } { 0.000ns 0.530ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 8.280 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 264 128 296 280 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.935 ns) 4.064 ns inst 2 REG LC_X4_Y9_N5 3 " "Info: 2: + IC(1.660 ns) + CELL(0.935 ns) = 4.064 ns; Loc. = LC_X4_Y9_N5; Fanout = 3; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK inst } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 424 488 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.935 ns) 5.575 ns inst1 3 REG LC_X4_Y9_N0 3 " "Info: 3: + IC(0.576 ns) + CELL(0.935 ns) = 5.575 ns; Loc. = LC_X4_Y9_N0; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst inst1 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 608 672 312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.711 ns) 8.280 ns inst2 4 REG LC_X1_Y1_N3 3 " "Info: 4: + IC(1.994 ns) + CELL(0.711 ns) = 8.280 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { inst1 inst2 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 48.91 % ) " "Info: Total cell delay = 4.050 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.230 ns ( 51.09 % ) " "Info: Total interconnect delay = 4.230 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.280 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 264 128 296 280 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.935 ns) 4.064 ns inst 2 REG LC_X4_Y9_N5 3 " "Info: 2: + IC(1.660 ns) + CELL(0.935 ns) = 4.064 ns; Loc. = LC_X4_Y9_N5; Fanout = 3; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK inst } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 424 488 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.935 ns) 5.575 ns inst1 3 REG LC_X4_Y9_N0 3 " "Info: 3: + IC(0.576 ns) + CELL(0.935 ns) = 5.575 ns; Loc. = LC_X4_Y9_N0; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst inst1 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 608 672 312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.711 ns) 8.280 ns inst2 4 REG LC_X1_Y1_N3 3 " "Info: 4: + IC(1.994 ns) + CELL(0.711 ns) = 8.280 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { inst1 inst2 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 48.91 % ) " "Info: Total cell delay = 4.050 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.230 ns ( 51.09 % ) " "Info: Total interconnect delay = 4.230 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { inst2 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "0.839 ns" { inst2 {} inst2 {} } { 0.000ns 0.530ns } { 0.000ns 0.309ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { CLK inst inst1 inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q3 inst3 13.282 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q3\" through register \"inst3\" is 13.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.789 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 264 128 296 280 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.935 ns) 4.064 ns inst 2 REG LC_X4_Y9_N5 3 " "Info: 2: + IC(1.660 ns) + CELL(0.935 ns) = 4.064 ns; Loc. = LC_X4_Y9_N5; Fanout = 3; REG Node = 'inst'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { CLK inst } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 424 488 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.935 ns) 5.575 ns inst1 3 REG LC_X4_Y9_N0 3 " "Info: 3: + IC(0.576 ns) + CELL(0.935 ns) = 5.575 ns; Loc. = LC_X4_Y9_N0; Fanout = 3; REG Node = 'inst1'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { inst inst1 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 608 672 312 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.935 ns) 8.504 ns inst2 4 REG LC_X1_Y1_N3 3 " "Info: 4: + IC(1.994 ns) + CELL(0.935 ns) = 8.504 ns; Loc. = LC_X1_Y1_N3; Fanout = 3; REG Node = 'inst2'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { inst1 inst2 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 832 896 312 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.711 ns) 9.789 ns inst3 5 REG LC_X1_Y1_N5 2 " "Info: 5: + IC(0.574 ns) + CELL(0.711 ns) = 9.789 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { inst2 inst3 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 1040 1104 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.985 ns ( 50.92 % ) " "Info: Total cell delay = 4.985 ns ( 50.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 49.08 % ) " "Info: Total interconnect delay = 4.804 ns ( 49.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { CLK inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns 0.574ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 1040 1104 312 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.269 ns + Longest register pin " "Info: + Longest register to pin delay is 3.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LC_X1_Y1_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y1_N5; Fanout = 2; REG Node = 'inst3'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 232 1040 1104 312 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(2.124 ns) 3.269 ns Q3 2 PIN PIN_25 0 " "Info: 2: + IC(1.145 ns) + CELL(2.124 ns) = 3.269 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { inst3 Q3 } "NODE_NAME" } } { "count1.bdf" "" { Schematic "H:/Students/Digital/Qua/Seq/Count1/count1.bdf" { { 112 1104 1280 128 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 64.97 % ) " "Info: Total cell delay = 2.124 ns ( 64.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 35.03 % ) " "Info: Total interconnect delay = 1.145 ns ( 35.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { inst3 Q3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { inst3 {} Q3 {} } { 0.000ns 1.145ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "9.789 ns" { CLK inst inst1 inst2 inst3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "9.789 ns" { CLK {} CLK~out0 {} inst {} inst1 {} inst2 {} inst3 {} } { 0.000ns 0.000ns 1.660ns 0.576ns 1.994ns 0.574ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.935ns 0.711ns } "" } } { "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { inst3 Q3 } "NODE_NAME" } } { "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { inst3 {} Q3 {} } { 0.000ns 1.145ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 13:50:26 2017 " "Info: Processing ended: Mon Oct 09 13:50:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
