
---------- Begin Simulation Statistics ----------
final_tick                                84676392000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665572                       # Number of bytes of host memory used
host_op_rate                                   160758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   623.28                       # Real time elapsed on the host
host_tick_rate                              135857154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084676                       # Number of seconds simulated
sim_ticks                                 84676392000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693528                       # CPI: cycles per instruction
system.cpu.discardedOps                        189430                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36589378                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590483                       # IPC: instructions per cycle
system.cpu.numCycles                        169352784                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132763406                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        413539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        24772                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24779                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485797                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735488                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101808                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904792                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51331876                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51331876                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51332386                       # number of overall hits
system.cpu.dcache.overall_hits::total        51332386                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       736315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         736315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744224                       # number of overall misses
system.cpu.dcache.overall_misses::total        744224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26262341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26262341500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26262341500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26262341500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068191                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068191                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35667.264011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35667.264011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35288.221691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35288.221691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       195945                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3232                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.626547                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       605648                       # number of writebacks
system.cpu.dcache.writebacks::total            605648                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        61440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        61440                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        61440                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        61440                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24019924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24019924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24623646499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24623646499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012961                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013111                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35591.663641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35591.663641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36063.807521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36063.807521                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681756                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40730984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40730984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388125                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9903123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9903123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25515.294042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25515.294042                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9514172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9514172000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24514.175142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24514.175142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10600892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10600892                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       348190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       348190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16359218000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16359218000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031801                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46983.595164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46983.595164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61424                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14505752000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14505752000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50583.932544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50583.932544                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    603722499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    603722499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76372.232638                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76372.232638                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.042190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015242                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.181555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.042190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104836152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104836152                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475002                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024882                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277947                       # number of overall hits
system.cpu.icache.overall_hits::total        10277947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     56070500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56070500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     56070500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56070500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278720                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278720                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278720                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278720                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72536.222510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72536.222510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72536.222510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72536.222510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55297500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55297500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71536.222510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71536.222510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71536.222510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71536.222510                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     56070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278720                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72536.222510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72536.222510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55297500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55297500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71536.222510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71536.222510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.006198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278720                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.179819                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.006198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558213                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84676392000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460082                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              460082                       # number of overall hits
system.l2.overall_hits::total                  460183                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             222698                       # number of demand (read+write) misses
system.l2.demand_misses::total                 223370                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            222698                       # number of overall misses
system.l2.overall_misses::total                223370                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53058000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18764012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18817070000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53058000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18764012000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18817070000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.326164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326778                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.326164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326778                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78955.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84257.658353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84241.706585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78955.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84257.658353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84241.706585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              131637                       # number of writebacks
system.l2.writebacks::total                    131637                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        222693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            223365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       222693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           223365                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16536750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16583088500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16536750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16583088500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.326156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.326156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68955.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74258.061547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74242.108209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68955.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74258.061547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74242.108209                       # average overall mshr miss latency
system.l2.replacements                         206960                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605648                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605648                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7993                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12588963000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12588963000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86600.052281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86600.052281                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11135273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11135273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506926                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76600.052281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76600.052281                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53058000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53058000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78955.357143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78955.357143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68955.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68955.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        318685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            318685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        77329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           77329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6175049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6175049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.195268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.195268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79854.246143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79854.246143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        77324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        77324                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5401477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5401477500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.195256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.195256                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69855.122601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69855.122601                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31763.808220                       # Cycle average of tags in use
system.l2.tags.total_refs                     1357569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    239728                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.662956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3656.038189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.714705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28021.055325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.111573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.855135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969354                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1605295                       # Number of tag accesses
system.l2.tags.data_accesses                  1605295                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    131592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    221775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.042844758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7725                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7725                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              588543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             124026                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      223365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     131637                       # Number of write requests accepted
system.mem_ctrls.readBursts                    223365                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   131637                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    918                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                223365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               131637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.795728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.274198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.721459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7635     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           87      1.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7725                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.032621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.998739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3916     50.69%     50.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               72      0.93%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3329     43.09%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              387      5.01%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.26%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7725                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14295360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8424768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    168.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84668534000                       # Total gap between requests
system.mem_ctrls.avgGap                     238501.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14193600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8420928                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 507910.162256322859                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 167621690.824994057417                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 99448356.278571709991                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       222693                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       131637                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18788500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7362904500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1930196407750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27959.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33063.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14663023.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14252352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14295360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8424768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8424768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       222693                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         223365                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       131637                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        131637                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       507910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    168315532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        168823443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       507910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       507910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     99493705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        99493705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     99493705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       507910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    168315532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       268317148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               222447                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              131577                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7627                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8746                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8376                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3210811750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1112235000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7381693000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14434.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33184.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140180                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73599                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       140245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.556818                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.409449                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.767083                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        99634     71.04%     71.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19321     13.78%     84.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2749      1.96%     86.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1498      1.07%     87.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9601      6.85%     94.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          690      0.49%     95.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          382      0.27%     95.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          324      0.23%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6046      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       140245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14236608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8420928                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              168.129601                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               99.448356                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       494766300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262974525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      789548340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     341111340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6684210000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22601559060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13482842880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44657012445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   527.384450                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34814518500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2827500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47034373500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       506583000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       269255250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      798723240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     345720600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6684210000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22265345700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13765969920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44635807710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.134029                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35553270250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2827500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46295621750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       131637                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145369                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77996                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       636904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 636904                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     22720128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                22720128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            223365                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  223365    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              223365                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           984135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1207006000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396787                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       737285                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151431                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286766                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047316                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049195                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82459392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82530176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          206960                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8424768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           890513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027920                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164791                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 865657     97.21%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  24849      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             890513                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84676392000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1288802000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024172495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
