INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol A, assumed default net type wire [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:11]
INFO: [VRFC 10-2458] undeclared symbol outA, assumed default net type wire [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:11]
INFO: [VRFC 10-2458] undeclared symbol B, assumed default net type wire [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:12]
INFO: [VRFC 10-2458] undeclared symbol outB, assumed default net type wire [C:/Xilinix projects/ram_buissnes/ram_buissnes.srcs/sources_1/new/main.v:12]
INFO: [VRFC 10-311] analyzing module registerA
INFO: [VRFC 10-311] analyzing module registerB
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinix projects/ram_buissnes/ram_buissnes.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
