Command: /work/stu/ytdeng/Lab1/verilog/rtl/lab_1/src/./simv -l sim.log
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2_Full64; Runtime version Q-2020.03-SP2_Full64;  Oct 24 22:39 2022
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.650 seconds;       Data structure size:   0.1Mb
Mon Oct 24 22:40:01 2022
