
Cadence Tempus(TM) Timing Signoff Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.20-p001_1, built Wed Dec 2 16:07:28 PST 2020
Options:	
Date:		Wed Apr  9 09:54:02 2025
Host:		APL2.kletech.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		tpsxl	Tempus Timing Signoff Solution XL	20.2	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_15355_36TWJM'.
<CMD> read_lib ../lib/slow.lib
<CMD> read_verilog ../netlist/vorca1.v
invalid command name "read_lef"
<CMD> read_lib -lef ../lef/NangateOpenCellLibrary.lef
<CMD> set_top_module
#% Begin Load MMMC data ... (date=04/09 09:58:36, mem=765.6M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=04/09 09:58:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.0M, current mem=766.0M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner

Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Apr  9 09:58:36 2025
viaInitial ends at Wed Apr  9 09:58:36 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from .ssv_emulate_view_definition_15355.tcl
Reading default_emulate_libset_max timing library '/home/01fe21bec241/DFT/Vorca_explore_tempus/lib/slow.lib' ...
Read 479 cells in library 'slow' 
*** End library_loading (cpu=0.00min, real=0.00min, mem=28.0M, fe_cpu=0.40min, fe_real=4.57min, fe_mem=841.9M) ***
#% Begin Load netlist data ... (date=04/09 09:58:36, mem=817.8M)
*** Begin netlist parsing (mem=841.9M) ***
Reading verilog netlist '../netlist/vorca1.v'

*** Memory Usage v#1 (Current mem = 967.973M, initial mem = 299.711M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=968.0M) ***
#% End Load netlist data ... (date=04/09 09:58:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=899.7M, current mem=891.8M)
Top level cell is vorca.
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell vorca ...
*** Netlist is unique.
** info: there are 615 modules.
** info: there are 1038 stdCell insts.

*** Memory Usage v#1 (Current mem = 1199.004M, initial mem = 299.711M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal9 is different from 1.6 defined in technology file in unpreferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in unpreferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.28 in metal7 is different from 0.8 defined in technology file in unpreferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.14 in metal4 is different from 0.28 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
/dev/null
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:24.2, real=0:04:35, peak res=1273.7M, current mem=1273.7M)
Total number of combinational cells: 0
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers:
Total number of usable buffers: 0
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters:
Total number of usable inverters: 0
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
**WARN: (IMPOPT-3001):	Inverter footprint is not defined or is an invalid inverter footprint.
default_emulate_constraint_mode
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
default_emulate_libset_max default_emulate_libset_min
Loading  (vorca)
Traverse HInst (vorca)
f_state_reg_0_ f_state_reg_1_ f_state_reg_2_ f_ack_reg n_write_reg o_reg_addr_reg_7_ o_reg_addr_reg_6_ o_reg_addr_reg_5_ o_reg_addr_reg_4_ o_reg_addr_reg_3_ o_reg_addr_reg_2_ o_reg_addr_reg_1_ o_reg_addr_reg_0_ f_err_ack_reg f32_mux_1_data_reg_0_ f32_mux_1_data_reg_1_ f32_mux_1_data_reg_2_ f32_mux_1_data_reg_3_ f32_mux_1_data_reg_4_ f32_mux_1_data_reg_5_ f32_mux_1_data_reg_6_ f32_mux_1_data_reg_7_ f32_mux_1_data_reg_8_ f32_mux_1_data_reg_9_ f32_mux_1_data_reg_10_ f32_mux_1_data_reg_11_ f32_mux_1_data_reg_12_ f32_mux_1_data_reg_13_ f32_mux_1_data_reg_14_ f32_mux_1_data_reg_15_ f32_mux_1_data_reg_16_ f32_mux_1_data_reg_17_ f32_mux_1_data_reg_18_ f32_mux_1_data_reg_19_ f32_mux_1_data_reg_20_ f32_mux_1_data_reg_21_ f32_mux_1_data_reg_22_ f32_mux_1_data_reg_23_ f32_mux_1_data_reg_24_ f32_mux_1_data_reg_25_ f32_mux_1_data_reg_26_ f32_mux_1_data_reg_27_ f32_mux_1_data_reg_28_ f32_mux_1_data_reg_29_ f32_mux_1_data_reg_30_ f32_mux_1_data_reg_31_ o_reg_read_reg f32_mux_0_data_reg_31_ f32_mux_0_data_reg_30_ f32_mux_0_data_reg_29_ f32_mux_0_data_reg_28_ f32_mux_0_data_reg_27_ f32_mux_0_data_reg_26_ f32_mux_0_data_reg_25_ f32_mux_0_data_reg_24_ f32_mux_0_data_reg_23_ f32_mux_0_data_reg_22_ f32_mux_0_data_reg_21_ f32_mux_0_data_reg_20_ f32_mux_0_data_reg_19_ f32_mux_0_data_reg_18_ f32_mux_0_data_reg_17_ f32_mux_0_data_reg_16_ f32_mux_0_data_reg_0_ f32_mux_0_data_reg_1_ f32_mux_0_data_reg_2_ f32_mux_0_data_reg_3_ f32_mux_0_data_reg_4_ f32_mux_0_data_reg_5_ f32_mux_0_data_reg_6_ f32_mux_0_data_reg_7_ f32_mux_0_data_reg_8_ f32_mux_0_data_reg_9_ f32_mux_0_data_reg_10_ f32_mux_0_data_reg_11_ f32_mux_0_data_reg_12_ f32_mux_0_data_reg_13_ f32_mux_0_data_reg_14_ f32_mux_0_data_reg_15_ f32_data_reg_31_ f32_data_reg_30_ f32_data_reg_29_ f32_data_reg_28_ f32_data_reg_27_ f32_data_reg_26_ f32_data_reg_25_ f32_data_reg_24_ f32_data_reg_23_ f32_data_reg_22_ f32_data_reg_21_ f32_data_reg_20_ f32_data_reg_19_ f32_data_reg_18_ f32_data_reg_17_ f32_data_reg_16_ f32_data_reg_15_ f32_data_reg_14_ f32_data_reg_13_ f32_data_reg_12_ f32_data_reg_11_ ...
<CMD> read_sdc ../sdc/vorc_sdc.sdc
Current (total cpu=0:00:36.1, real=0:07:45, peak res=1303.4M, current mem=1267.8M)
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match ' ' (File ../sdc/vorc_sdc.sdc, Line 2).


Usage: set_input_delay [-help] <delay_value> <port_or_pin_list> [-add_delay] [-clock <clock_name>] [-clock_fall] [-fall]
                       [-level_sensitive] [-max] [-min] [-network_latency_included] [-reference_pin <pin_name>] [-rise]
                       [-source_latency_included]

**ERROR: (IMPTCM-46):	Argument "<port_or_pin_list>" is required for command "set_input_delay", either this option is not specified or an option prior to it is not specified correctly.
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match ' ' (File ../sdc/vorc_sdc.sdc, Line 3).


Usage: set_output_delay [-help] <delay_value> <port_or_pin_list> [-add_delay] [-clock <clock_name>] [-clock_fall] [-fall]
                        [-group_path <group_name>] [-level_sensitive] [-max] [-min] [-network_latency_included] [-reference_pin <pin_name>]
                        [-rise] [-source_latency_included]

**ERROR: (IMPTCM-46):	Argument "<port_or_pin_list>" is required for command "set_output_delay", either this option is not specified or an option prior to it is not specified correctly.
INFO (CTE): Reading of timing constraints file ../sdc/vorc_sdc.sdc completed, with 0 Warnings and 4 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1277.5M, current mem=1277.5M)
Current (total cpu=0:00:36.2, real=0:07:45, peak res=1303.4M, current mem=1277.5M)
<CMD> report_clocks
      ------------------------------------------------------------------  
                                    Clock Descriptions                                 
      ------------------------------------------------------------------  
                                                       Attributes          
      ------------------------------------------------------------------  
       Clock   Source   Period    Lead   Trail   Generated   Propagated   
        Name                                                              
      ------------------------------------------------------------------  
        sclk    clk      1.000   0.000   0.500       n           n        
      ------------------------------------------------------------------  
f_state_reg_0_/CK f_state_reg_1_/CK f_state_reg_2_/CK f_ack_reg/CK n_write_reg/CK f_err_ack_reg/CK o_reg_read_reg/CK u_survik/o_dbg_config_reg_0_/CK u_survik/clk_gate_spare_config/CK u_survik/o_spare_config_reg_31_/CK u_survik/o_spare_config_reg_30_/CK u_survik/o_spare_config_reg_29_/CK u_survik/o_spare_config_reg_28_/CK u_survik/o_spare_config_reg_27_/CK u_survik/o_spare_config_reg_26_/CK u_survik/o_spare_config_reg_25_/CK u_survik/o_spare_config_reg_24_/CK u_survik/o_spare_config_reg_23_/CK u_survik/o_spare_config_reg_22_/CK u_survik/o_spare_config_reg_21_/CK u_survik/o_spare_config_reg_20_/CK u_survik/o_spare_config_reg_19_/CK u_survik/o_spare_config_reg_18_/CK u_survik/o_spare_config_reg_17_/CK u_survik/o_spare_config_reg_16_/CK u_survik/o_spare_config_reg_15_/CK u_survik/o_spare_config_reg_14_/CK u_survik/o_spare_config_reg_13_/CK u_survik/o_spare_config_reg_12_/CK u_survik/o_spare_config_reg_11_/CK u_survik/o_spare_config_reg_10_/CK u_survik/o_spare_config_reg_9_/CK u_survik/o_spare_config_reg_8_/CK u_survik/o_spare_config_reg_7_/CK u_survik/o_spare_config_reg_6_/CK u_survik/o_spare_config_reg_5_/CK u_survik/o_spare_config_reg_4_/CK u_survik/o_spare_config_reg_3_/CK u_survik/o_spare_config_reg_2_/CK u_survik/o_spare_config_reg_1_/CK u_survik/o_spare_config_reg_0_/CK u_survik/clk_gate_config/CK u_survik/o_adj_config_reg_15_/CK u_survik/o_adj_config_reg_14_/CK u_survik/o_adj_config_reg_13_/CK u_survik/o_adj_config_reg_12_/CK u_survik/o_adj_config_reg_11_/CK u_survik/o_adj_config_reg_10_/CK u_survik/o_adj_config_reg_9_/CK u_survik/o_adj_config_reg_8_/CK u_survik/o_adj_config_reg_7_/CK u_survik/o_adj_config_reg_6_/CK u_survik/o_adj_config_reg_5_/CK u_survik/o_adj_config_reg_4_/CK u_survik/o_adj_config_reg_3_/CK u_survik/o_adj_config_reg_2_/CK u_survik/o_adj_config_reg_1_/CK u_survik/o_adj_config_reg_0_/CK clk_gate_mux/CK f32_mux_1_data_reg_0_/CK f32_mux_1_data_reg_1_/CK f32_mux_1_data_reg_2_/CK f32_mux_1_data_reg_3_/CK f32_mux_1_data_reg_4_/CK f32_mux_1_data_reg_5_/CK f32_mux_1_data_reg_6_/CK f32_mux_1_data_reg_7_/CK f32_mux_1_data_reg_8_/CK f32_mux_1_data_reg_9_/CK f32_mux_1_data_reg_10_/CK f32_mux_1_data_reg_11_/CK f32_mux_1_data_reg_12_/CK f32_mux_1_data_reg_13_/CK f32_mux_1_data_reg_14_/CK f32_mux_1_data_reg_15_/CK f32_mux_1_data_reg_16_/CK f32_mux_1_data_reg_17_/CK f32_mux_1_data_reg_18_/CK f32_mux_1_data_reg_19_/CK f32_mux_1_data_reg_20_/CK f32_mux_1_data_reg_21_/CK f32_mux_1_data_reg_22_/CK f32_mux_1_data_reg_23_/CK f32_mux_1_data_reg_24_/CK f32_mux_1_data_reg_25_/CK f32_mux_1_data_reg_26_/CK f32_mux_1_data_reg_27_/CK f32_mux_1_data_reg_28_/CK f32_mux_1_data_reg_29_/CK f32_mux_1_data_reg_30_/CK f32_mux_1_data_reg_31_/CK f32_mux_0_data_reg_31_/CK f32_mux_0_data_reg_30_/CK f32_mux_0_data_reg_29_/CK f32_mux_0_data_reg_28_/CK f32_mux_0_data_reg_27_/CK f32_mux_0_data_reg_26_/CK f32_mux_0_data_reg_25_/CK f32_mux_0_data_reg_24_/CK f32_mux_0_data_reg_23_/CK ...
clk f_state_reg_0_/CK f_state_reg_1_/CK f_state_reg_2_/CK f_ack_reg/CK n_write_reg/CK f_err_ack_reg/CK o_reg_read_reg/CK u_survik/o_dbg_config_reg_0_/CK u_survik/clk_gate_spare_config/CK u_survik/clk_gate_spare_config/ECK u_survik/o_spare_config_reg_31_/CK u_survik/o_spare_config_reg_30_/CK u_survik/o_spare_config_reg_29_/CK u_survik/o_spare_config_reg_28_/CK u_survik/o_spare_config_reg_27_/CK u_survik/o_spare_config_reg_26_/CK u_survik/o_spare_config_reg_25_/CK u_survik/o_spare_config_reg_24_/CK u_survik/o_spare_config_reg_23_/CK u_survik/o_spare_config_reg_22_/CK u_survik/o_spare_config_reg_21_/CK u_survik/o_spare_config_reg_20_/CK u_survik/o_spare_config_reg_19_/CK u_survik/o_spare_config_reg_18_/CK u_survik/o_spare_config_reg_17_/CK u_survik/o_spare_config_reg_16_/CK u_survik/o_spare_config_reg_15_/CK u_survik/o_spare_config_reg_14_/CK u_survik/o_spare_config_reg_13_/CK u_survik/o_spare_config_reg_12_/CK u_survik/o_spare_config_reg_11_/CK u_survik/o_spare_config_reg_10_/CK u_survik/o_spare_config_reg_9_/CK u_survik/o_spare_config_reg_8_/CK u_survik/o_spare_config_reg_7_/CK u_survik/o_spare_config_reg_6_/CK u_survik/o_spare_config_reg_5_/CK u_survik/o_spare_config_reg_4_/CK u_survik/o_spare_config_reg_3_/CK u_survik/o_spare_config_reg_2_/CK u_survik/o_spare_config_reg_1_/CK u_survik/o_spare_config_reg_0_/CK u_survik/clk_gate_config/CK u_survik/clk_gate_config/ECK u_survik/o_adj_config_reg_15_/CK u_survik/o_adj_config_reg_14_/CK u_survik/o_adj_config_reg_13_/CK u_survik/o_adj_config_reg_12_/CK u_survik/o_adj_config_reg_11_/CK u_survik/o_adj_config_reg_10_/CK u_survik/o_adj_config_reg_9_/CK u_survik/o_adj_config_reg_8_/CK u_survik/o_adj_config_reg_7_/CK u_survik/o_adj_config_reg_6_/CK u_survik/o_adj_config_reg_5_/CK u_survik/o_adj_config_reg_4_/CK u_survik/o_adj_config_reg_3_/CK u_survik/o_adj_config_reg_2_/CK u_survik/o_adj_config_reg_1_/CK u_survik/o_adj_config_reg_0_/CK clk_gate_mux/CK clk_gate_mux/ECK f32_mux_1_data_reg_0_/CK f32_mux_1_data_reg_1_/CK f32_mux_1_data_reg_2_/CK f32_mux_1_data_reg_3_/CK f32_mux_1_data_reg_4_/CK f32_mux_1_data_reg_5_/CK f32_mux_1_data_reg_6_/CK f32_mux_1_data_reg_7_/CK f32_mux_1_data_reg_8_/CK f32_mux_1_data_reg_9_/CK f32_mux_1_data_reg_10_/CK f32_mux_1_data_reg_11_/CK f32_mux_1_data_reg_12_/CK f32_mux_1_data_reg_13_/CK f32_mux_1_data_reg_14_/CK f32_mux_1_data_reg_15_/CK f32_mux_1_data_reg_16_/CK f32_mux_1_data_reg_17_/CK f32_mux_1_data_reg_18_/CK f32_mux_1_data_reg_19_/CK f32_mux_1_data_reg_20_/CK f32_mux_1_data_reg_21_/CK f32_mux_1_data_reg_22_/CK f32_mux_1_data_reg_23_/CK f32_mux_1_data_reg_24_/CK f32_mux_1_data_reg_25_/CK f32_mux_1_data_reg_26_/CK f32_mux_1_data_reg_27_/CK f32_mux_1_data_reg_28_/CK f32_mux_1_data_reg_29_/CK f32_mux_1_data_reg_30_/CK f32_mux_1_data_reg_31_/CK f32_mux_0_data_reg_31_/CK f32_mux_0_data_reg_30_/CK f32_mux_0_data_reg_29_/CK f32_mux_0_data_reg_28_/CK f32_mux_0_data_reg_27_/CK ...
u_survik/o_dbg_config_reg_0_/CK u_survik/o_dbg_config_reg_0_/D u_survik/o_dbg_config_reg_0_/Q u_survik/o_dbg_config_reg_0_/QN u_survik/o_dbg_config_reg_0_/RN u_survik/o_dbg_config_reg_0_/SE u_survik/o_dbg_config_reg_0_/SI u_survik/o_spare_config_reg_31_/CK u_survik/o_spare_config_reg_31_/D u_survik/o_spare_config_reg_31_/Q u_survik/o_spare_config_reg_31_/QN u_survik/o_spare_config_reg_31_/RN u_survik/o_spare_config_reg_31_/SE u_survik/o_spare_config_reg_31_/SI u_survik/o_spare_config_reg_30_/CK u_survik/o_spare_config_reg_30_/D u_survik/o_spare_config_reg_30_/Q u_survik/o_spare_config_reg_30_/QN u_survik/o_spare_config_reg_30_/RN u_survik/o_spare_config_reg_30_/SE u_survik/o_spare_config_reg_30_/SI u_survik/o_spare_config_reg_29_/CK u_survik/o_spare_config_reg_29_/D u_survik/o_spare_config_reg_29_/Q u_survik/o_spare_config_reg_29_/QN u_survik/o_spare_config_reg_29_/RN u_survik/o_spare_config_reg_29_/SE u_survik/o_spare_config_reg_29_/SI u_survik/o_spare_config_reg_28_/CK u_survik/o_spare_config_reg_28_/D u_survik/o_spare_config_reg_28_/Q u_survik/o_spare_config_reg_28_/QN u_survik/o_spare_config_reg_28_/RN u_survik/o_spare_config_reg_28_/SE u_survik/o_spare_config_reg_28_/SI u_survik/o_spare_config_reg_27_/CK u_survik/o_spare_config_reg_27_/D u_survik/o_spare_config_reg_27_/Q u_survik/o_spare_config_reg_27_/QN u_survik/o_spare_config_reg_27_/RN u_survik/o_spare_config_reg_27_/SE u_survik/o_spare_config_reg_27_/SI u_survik/o_spare_config_reg_26_/CK u_survik/o_spare_config_reg_26_/D u_survik/o_spare_config_reg_26_/Q u_survik/o_spare_config_reg_26_/QN u_survik/o_spare_config_reg_26_/RN u_survik/o_spare_config_reg_26_/SE u_survik/o_spare_config_reg_26_/SI u_survik/o_spare_config_reg_25_/CK u_survik/o_spare_config_reg_25_/D u_survik/o_spare_config_reg_25_/Q u_survik/o_spare_config_reg_25_/QN u_survik/o_spare_config_reg_25_/RN u_survik/o_spare_config_reg_25_/SE u_survik/o_spare_config_reg_25_/SI u_survik/o_spare_config_reg_24_/CK u_survik/o_spare_config_reg_24_/D u_survik/o_spare_config_reg_24_/Q u_survik/o_spare_config_reg_24_/QN u_survik/o_spare_config_reg_24_/RN u_survik/o_spare_config_reg_24_/SE u_survik/o_spare_config_reg_24_/SI u_survik/o_spare_config_reg_23_/CK u_survik/o_spare_config_reg_23_/D u_survik/o_spare_config_reg_23_/Q u_survik/o_spare_config_reg_23_/QN u_survik/o_spare_config_reg_23_/RN u_survik/o_spare_config_reg_23_/SE u_survik/o_spare_config_reg_23_/SI u_survik/o_spare_config_reg_22_/CK u_survik/o_spare_config_reg_22_/D u_survik/o_spare_config_reg_22_/Q u_survik/o_spare_config_reg_22_/QN u_survik/o_spare_config_reg_22_/RN u_survik/o_spare_config_reg_22_/SE u_survik/o_spare_config_reg_22_/SI u_survik/o_spare_config_reg_21_/CK u_survik/o_spare_config_reg_21_/D u_survik/o_spare_config_reg_21_/Q u_survik/o_spare_config_reg_21_/QN u_survik/o_spare_config_reg_21_/RN u_survik/o_spare_config_reg_21_/SE u_survik/o_spare_config_reg_21_/SI u_survik/o_spare_config_reg_20_/CK u_survik/o_spare_config_reg_20_/D u_survik/o_spare_config_reg_20_/Q u_survik/o_spare_config_reg_20_/QN u_survik/o_spare_config_reg_20_/RN u_survik/o_spare_config_reg_20_/SE u_survik/o_spare_config_reg_20_/SI u_survik/o_spare_config_reg_19_/CK u_survik/o_spare_config_reg_19_/D u_survik/o_spare_config_reg_19_/Q u_survik/o_spare_config_reg_19_/QN u_survik/o_spare_config_reg_19_/RN u_survik/o_spare_config_reg_19_/SE u_survik/o_spare_config_reg_19_/SI u_survik/o_spare_config_reg_18_/CK u_survik/o_spare_config_reg_18_/D ...
invalid command name "f32_mux_1_data_reg_5_/Q"
invalid command name "f32_mux_1_data_reg_5_/QN"

Usage: all_fanin [-help] [-hpin] [-only_cells] [-startpoints_only] -to {collection | object_list}
                 [-trace_through {case_disable|user_disable|all|clocks|loop_snipped}] [-view <view_name>] [-levels <value> | -pin_levels <value>] [ > | >> ]

**ERROR: (IMPTCM-46):	Argument "-to" is required for command "all_fanin", either this option is not specified or an option prior to it is not specified correctly.


Usage: all_fanin [-help] [-hpin] [-only_cells] [-startpoints_only] -to {collection | object_list}
                 [-trace_through {case_disable|user_disable|all|clocks|loop_snipped}] [-view <view_name>] [-levels <value> | -pin_levels <value>] [ > | >> ]

**ERROR: (IMPTCM-48):	"f32_mux_1_data_reg_5_/CK" is not a legal option for command "all_fanin". Either the current option or an option prior to it is not specified correctly.

can't read "clk_flops": no such variable
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'cells' that match '*'
<CMD> selectObject Module u_survik
Loading u_survik (survik)
Traverse HInst u_survik(survik)
<CMD> deselectObject Module u_survik
<CMD> selectObject Module u_survik
Loading u_survik (survik)
Loading u_survik (survik)
<CMD> deselectObject Module u_survik
<CMD> selectInst f32_mux_1_data_reg_0_
<CMD> ui::getColorByName red
<CMD> deselectInst f32_mux_1_data_reg_0_
<CMD> selectObject Net clk
<CMD> ui::getColorByName blue
<CMD> deselectObject Net clk
<CMD> selectObject Module u_survik
Loading u_survik (survik)
<CMD> deselectObject Module u_survik
<CMD> selectObject Module u_survik
Loading u_survik (survik)
<CMD> ui::getColorByName blue
<CMD> deselectObject Module u_survik
<CMD> selectObject Module u_survik
Loading u_survik (survik)
Loading u_survik (survik)

Usage: all_fanout [-help] [-endpoints_only] [-hpin] [-only_cells] [-trace_through {case_disable|user_disable|all|clocks|loop_snipped}]
                  [-view <view_name>] [-levels <value> | -pin_levels <value>] {-from {collection | object_list} } [ > | >> ]

**ERROR: (IMPTCM-6):	Missing string value for option "-view".  


Usage: all_fanout [-help] [-endpoints_only] [-hpin] [-only_cells] [-trace_through {case_disable|user_disable|all|clocks|loop_snipped}]
                  [-view <view_name>] [-levels <value> | -pin_levels <value>] {-from {collection | object_list} } [ > | >> ]

**ERROR: (IMPTCM-6):	Missing string value for option "-trace_through".  

**ERROR: (TCLCMD-1186):	Option '-trace_through' should have one of 'gen_clock_latency|user_disable|case_disable|all|clocks' values.

**ERROR: (TCLCMD-1186):	Option '-trace_through' should have one of 'gen_clock_latency|user_disable|case_disable|all|clocks' values.

<CMD> exit

*** Memory Usage v#1 (Current mem = 1386.699M, initial mem = 299.711M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3000          1  Buffer footprint is not defined or is an...
WARNING   IMPOPT-3001          1  Inverter footprint is not defined or is ...
ERROR     IMPTCM-6             2  Missing %s value for option "%s". %s     
ERROR     IMPTCM-46            3  Argument "%s" is required for command "%...
ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
WARNING   TCLCMD-513           1  The software could not find a matching o...
ERROR     TCLCMD-917           3  Cannot find '%s' that match '%s'         
ERROR     TCLCMD-1186          2  Option '%s' should have one of '%s' valu...
*** Message Summary: 3 warning(s), 11 error(s)

--- Ending "Tempus Timing Signoff Solution" (totcpu=0:06:51, real=1:50:53, mem=1386.7M) ---
