// Seed: 3978263136
module module_0 (
    output wire  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  tri1  id_6
);
  assign id_0 = 1;
  assign id_0 = 'b0 ? id_3 : (1) & 1;
  wire  id_8;
  event id_9;
  tri1 id_10, id_11, id_12, id_13, id_14;
  assign id_10 = id_5 * 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8
);
  wand id_10;
  assign id_5 = id_10;
  module_0(
      id_10, id_10, id_4, id_8, id_4, id_0, id_6
  );
endmodule
