; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S -VPlanDriver -vplan-force-vf=2 -vplan-print-after-create-masked-vplan -vplan-enable-masked-variant < %s -disable-output | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @main() {
; CHECK-LABEL:  VPlan after emitting masked variant:
; CHECK-NEXT:  VPlan IR for: main:header.cloned.masked
; CHECK-NEXT:    Cloned.[[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB1]]: # preds: Cloned.[[BB0]]
; CHECK-NEXT:     [DA: Div] i32 [[VP0:%.*]] = induction-init{add} i32 live-in0 i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP1:%.*]] = induction-init-step{add} i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP2:%.*]] = induction-init-step{add} i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP3:%.*]] = orig-trip-count for original loop header
; CHECK-NEXT:     [DA: Uni] i32 [[VP4:%.*]] = vector-trip-count i32 [[VP3]], UF = 1
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB2]]: # preds: Cloned.[[BB1]], new_latch
; CHECK-NEXT:     [DA: Uni] i32 [[VP5:%.*]] = phi  [ i32 0, Cloned.[[BB1]] ],  [ i32 [[VP6:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_IV:%.*]] = phi  [ i32 [[VP0]], Cloned.[[BB1]] ],  [ i32 [[VP_IV_NEXT:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Uni] i1 [[VP7:%.*]] = icmp uge i32 [[VP5]] i32 [[VP4]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP7]], [[BB3:BB[0-9]+]], new_latch
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB3]]: # preds: Cloned.[[BB2]]
; CHECK-NEXT:       [DA: Div] i32 [[VP_IV_NEXT]] = add i32 [[VP_IV]] i32 [[VP1]]
; CHECK-NEXT:       [DA: Uni] br new_latch
; CHECK-EMPTY:
; CHECK-NEXT:    new_latch: # preds: [[BB3]], Cloned.[[BB2]]
; CHECK-NEXT:     [DA: Div] i32 [[VP8:%.*]] = phi  [ i32 [[VP_IV_NEXT]], Cloned.[[BB2]] ],  [ i32 [[VP_IV]], Cloned.[[BB2]] ]
; CHECK-NEXT:     [DA: Uni] i32 [[VP9:%.*]] = phi  [ i32 [[VP6]], Cloned.[[BB2]] ],  [ i32 [[VP5]], Cloned.[[BB2]] ]
; CHECK-NEXT:     [DA: Uni] i32 [[VP6]] = add i32 [[VP5]] i32 [[VP2]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP10:%.*]] = icmp uge i32 [[VP6]] i32 [[VP4]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP10]], Cloned.[[BB4:BB[0-9]+]], Cloned.[[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB4]]: # preds: new_latch
; CHECK-NEXT:     [DA: Uni] i32 [[VP11:%.*]] = induction-final{add} i32 live-in0 i32 1
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB5:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB5]]: # preds: Cloned.[[BB4]]
; CHECK-NEXT:     [DA: Uni] br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0     [[LCSSA_PHI0:%.*]] = phi i32 [ [[IV_NEXT0:%.*]], [[HEADER0:%.*]] ] i32 [[VP11]] -> i32 [[IV_NEXT0]]
;
entry:
  br label %preheader

preheader:
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %header
; +--->header
; |      |
; |      v
; |    latch
; |      |
; +------+
;        v
;     loopexit
;        |
;        v
;      exit
header:
  %iv = phi i32 [ 0, %preheader ], [ %iv.next, %header ]
  %iv.next = add nsw i32 %iv, 1
  %bottom_test = icmp eq i32 %iv.next, 128
  br i1 %bottom_test, label %loopexit, label %header

loopexit:
  %lcssa.phi = phi i32 [ %iv.next, %header ]
  %add.final = add nsw i32 %lcssa.phi, 1
  br label %bb

bb:
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %exit

exit:
  ret void
}

declare token @llvm.directive.region.entry() nounwind
declare void @llvm.directive.region.exit(token) nounwind
