$date
	Sat Oct 22 19:33:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#225161
b11001 !
1"
#225162
b11001 &
b11001 %
1$
#225163
0"
#225166
b1001100 &
b1001100 %
#225170
b100110 &
b100110 %
#225174
b10011 &
b10011 %
#225178
b111010 &
b111010 %
#225182
b11101 &
b11101 %
#225186
b1011000 &
b1011000 %
#225190
b101100 &
b101100 %
#225194
b10110 &
b10110 %
#225198
b1011 &
b1011 %
#225202
b100010 &
b100010 %
#225206
b10001 &
b10001 %
#225210
b110100 &
b110100 %
#225214
b11010 &
b11010 %
#225218
b1101 &
b1101 %
#225222
b101000 &
b101000 %
#225226
b10100 &
b10100 %
#225230
b1010 &
b1010 %
#225234
b101 &
b101 %
#225238
b10000 &
b10000 %
#225242
b1000 &
b1000 %
#225246
b100 &
b100 %
#225250
b10 &
b10 %
#225254
b1 &
1#
b1 %
#225258
b0 &
b0 %
0#
0$
#1187098
b10000 &
b10000 %
1$
b10000 !
1"
#1187099
0"
#1187102
b1000 &
b1000 %
#1187106
b100 &
b100 %
#1187110
b10 &
b10 %
#1187114
b1 &
b1 %
1#
#1187118
b0 &
0#
b0 %
0$
#2209323
b110 !
1"
#2209326
b110 &
b110 %
1$
#2209327
0"
#2209330
b11 &
b11 %
#2209334
b1010 &
b1010 %
#2209338
b101 &
b101 %
#2209342
b10000 &
b10000 %
#2209346
b1000 &
b1000 %
#2209350
b100 &
b100 %
#2209354
b10 &
b10 %
#2209358
b1 &
1#
b1 %
#2209362
b0 &
b0 %
0#
0$
#4500012
