{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700005594562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700005594562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 17:46:34 2023 " "Processing started: Tue Nov 14 17:46:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700005594562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005594562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myfirst_niosii -c myfirst_niosii " "Command: quartus_map --read_settings_files=on --write_settings_files=off myfirst_niosii -c myfirst_niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005594563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700005594935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700005594935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/de0_nano_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/de0_nano_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC " "Found entity 1: DE0_NANO_SOPC" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005600871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005600871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfirst_niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file myfirst_niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfirst_niosii " "Found entity 1: myfirst_niosii" {  } { { "myfirst_niosii.v" "" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/myfirst_niosii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700005600872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005600872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "myfirst_niosii " "Elaborating entity \"myfirst_niosii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700005600906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC DE0_NANO_SOPC:DE0_NANO_SOPC_inst " "Elaborating entity \"DE0_NANO_SOPC\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\"" {  } { { "myfirst_niosii.v" "DE0_NANO_SOPC_inst" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/myfirst_niosii.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700005600927 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "cpu DE0_NANO_SOPC_cpu " "Node instance \"cpu\" instantiates undefined entity \"DE0_NANO_SOPC_cpu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "cpu" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 87 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600984 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "jtag_uart DE0_NANO_SOPC_jtag_uart " "Node instance \"jtag_uart\" instantiates undefined entity \"DE0_NANO_SOPC_jtag_uart\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "jtag_uart" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 100 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600984 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "onchip_memory2 DE0_NANO_SOPC_onchip_memory2 " "Node instance \"onchip_memory2\" instantiates undefined entity \"DE0_NANO_SOPC_onchip_memory2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "onchip_memory2" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 114 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600984 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pio_led DE0_NANO_SOPC_pio_led " "Node instance \"pio_led\" instantiates undefined entity \"DE0_NANO_SOPC_pio_led\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "pio_led" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 125 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600985 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mm_interconnect_0 DE0_NANO_SOPC_mm_interconnect_0 " "Node instance \"mm_interconnect_0\" instantiates undefined entity \"DE0_NANO_SOPC_mm_interconnect_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "mm_interconnect_0" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 171 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600985 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "irq_mapper DE0_NANO_SOPC_irq_mapper " "Node instance \"irq_mapper\" instantiates undefined entity \"DE0_NANO_SOPC_irq_mapper\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "irq_mapper" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600985 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "rst_controller" { Text "C:/Users/andre/Documents/GitHub/Sistemas-en-Chip/myfirst_niosii/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 241 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700005600985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700005601048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 14 17:46:41 2023 " "Processing ended: Tue Nov 14 17:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700005601048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700005601048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700005601048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700005601048 ""}
