#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 13:50:02 2023
# Process ID: 1543680
# Current directory: /home/ryxiao/FPGA-3D
# Command line: vivado -mode batch -source xsim_run.tcl
# Log file: /home/ryxiao/FPGA-3D/vivado.log
# Journal file: /home/ryxiao/FPGA-3D/vivado.jou
# Running On: eecs-digital-33, OS: Linux, CPU Frequency: 2677.198 MHz, CPU Physical cores: 16, Host memory: 33318 MB
#-----------------------------------------------------------
source xsim_run.tcl
# create_project -force -part xc7s50csga324-1 transform_tb transform_tb
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog [ glob ./hdl/*.v ]
# read_verilog -sv [ glob ./sim/*.sv ]
# read_ip ./ip/adder/adder.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/ryxiao/FPGA-3D/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ryxiao/FPGA-3D/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/multiplier/multiplier.xci
WARNING: [Vivado 12-13650] The IP file '/home/ryxiao/FPGA-3D/ip/multiplier/multiplier.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ryxiao/FPGA-3D/ip/multiplier/ip/multiplier'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/reciprocal/reciprocal.xci
WARNING: [Vivado 12-13650] The IP file '/home/ryxiao/FPGA-3D/ip/reciprocal/reciprocal.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/ryxiao/FPGA-3D/ip/reciprocal/ip/reciprocal'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ryxiao/FPGA-3D/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ryxiao/FPGA-3D/ip/multiplier/multiplier.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/ryxiao/FPGA-3D/ip/reciprocal/reciprocal.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# set_property top transformation_tb [get_fileset sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'transformation_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'transformation_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj transformation_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryxiao/FPGA-3D/sim/transformation_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transformation_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot transformation_tb_behav xil_defaultlib.transformation_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot transformation_tb_behav xil_defaultlib.transformation_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'x' might have multiple concurrent drivers [/home/ryxiao/FPGA-3D/sim/transformation_tb.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.transformation_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot transformation_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryxiao/FPGA-3D/transform_tb/transform_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "transformation_tb_behav -key {Behavioral:sim_1:Functional:transformation_tb} -tclbatch {transformation_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source transformation_tb.tcl
## current_wave_config
Starting Sim
INFO: [USF-XSim-96] XSim completed. Design snapshot 'transformation_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
# restart
INFO: [Wavedata 42-604] Simulation restarted
# open_vcd
# log_vcd *
INFO: HDL object /transformation_tb/pos is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
INFO: HDL object /transformation_tb/new_pos is an unpacked array. VCD does not support unpacked array type according to IEEE LRM 1800-2009, section21.7.5.
# run all
ERROR: Could not open vcd file transformation_tb.sv. A VCD file by name dump.vcd has already been opened. Only one VCD file is allowed to be open.
Starting Sim
Finishing Sim
$finish called at time : 1030 ns : File "/home/ryxiao/FPGA-3D/sim/transformation_tb.sv" Line 49
# flush_vcd
# close_vcd
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 13:50:10 2023...
