// Seed: 1607491665
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    output wand id_4,
    output supply0 id_5,
    input uwire id_6,
    output uwire id_7
);
  timeunit 1ps;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output supply0 id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    inout wor id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri id_13,
    input wand id_14,
    output tri id_15,
    input tri0 id_16,
    input wor id_17,
    input supply0 id_18,
    output supply0 id_19,
    input supply1 id_20,
    output supply1 id_21,
    input wire id_22,
    output tri0 id_23
);
  module_0 modCall_1 (
      id_7,
      id_18,
      id_17,
      id_13,
      id_12,
      id_23,
      id_18,
      id_23
  );
  assign modCall_1.type_4 = 0;
  assign id_10 = id_0 == id_18 ? ~id_20 : 1;
  assign id_15 = id_1;
  wire id_25;
endmodule
