# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 14:50:42  October 01, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ProblemaLCD_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23C7
set_global_assignment -name TOP_LEVEL_ENTITY problemaLCD
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:50:42  OCTOBER 01, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_Y17 -to botaosubir_external_connection_export
set_location_assignment PIN_W19 -to botaodescer_external_connection_export
set_location_assignment PIN_U21 -to botaoentrar_external_connection_export
set_location_assignment PIN_U22 -to botaovoltar_external_connection_export
set_location_assignment PIN_D6 -to ledvermelho_external_connection_export
set_location_assignment PIN_D7 -to ledverde_external_connection_export
set_location_assignment PIN_E7 -to ledazul_external_connection_export
set_location_assignment PIN_T1 -to clk_clk
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_test_bench.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_tck.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0.v
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_LedVermelho.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_LedAzul.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_irq_mapper.sv
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_BotaoSubir.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/problemaLCD_BotaoDescer.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/ConexaoLCD.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/altera_customins_master_translator.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE problemaLCD/synthesis/problemaLCD.v
set_global_assignment -name VERILOG_FILE ConexaoLCD.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_V9 -to conexaolcd_0_enableconduit_1_writeresponsevalid_n
set_location_assignment PIN_U9 -to conexaolcd_0_rsconduit_writeresponsevalid_n
set_location_assignment PIN_U8 -to conexaolcd_0_rwconduit_writeresponsevalid_n
set_location_assignment PIN_V8 -to conexaolcd_0_palavraconduit_readdata[0]
set_location_assignment PIN_V7 -to conexaolcd_0_palavraconduit_readdata[1]
set_location_assignment PIN_V6 -to conexaolcd_0_palavraconduit_readdata[2]
set_location_assignment PIN_V5 -to conexaolcd_0_palavraconduit_readdata[3]
set_location_assignment PIN_V4 -to conexaolcd_0_palavraconduit_readdata[4]
set_location_assignment PIN_Y4 -to conexaolcd_0_palavraconduit_readdata[5]
set_location_assignment PIN_V3 -to conexaolcd_0_palavraconduit_readdata[6]
set_location_assignment PIN_Y3 -to conexaolcd_0_palavraconduit_readdata[7]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top