project:
  title: "Moore Machine (SSM)"
  author: "ay5876"
  discord: ""
  description: "Moore state machine lab (SSM) implemented for Tiny Tapeout tt10."
  language: "Verilog"
  clock_hz: 10000000        # 10MHz is safer for Gate Level timing
  tiles: "1x1"
  top_module: "tt_um_ay5876_moore_machine"
  source_files:
    - "tt_um_ay5876_moore_machine.v"

pinout:
  ui[0]: "x1"
  ui[1]: "unused"
  ui[2]: "unused"
  ui[3]: "unused"
  ui[4]: "unused"
  ui[5]: "unused"
  ui[6]: "unused"
  ui[7]: "unused"

  uo[0]: "y1"
  uo[1]: "y2"
  uo[2]: "y3"
  uo[3]: "z1"
  uo[4]: "zero"
  uo[5]: "zero"
  uo[6]: "zero"
  uo[7]: "zero"

  uio[0]: "unused"
  uio[1]: "unused"
  uio[2]: "unused"
  uio[3]: "unused"
  uio[4]: "unused"
  uio[5]: "unused"
  uio[6]: "unused"
  uio[7]: "unused"

yaml_version: 6
