# 👋 Hey there! I'm Khaled Ali  

<img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=22&duration=4000&pause=1000&color=F70000&center=true&vCenter=true&width=500&lines=💡+Digital+IC+Design+Engineer;🚀+Electronics+%26+Communications+Engineer" alt="Typing SVG" />

---

## 👨‍🎓 About Me
- 🎓 Electronics & Communications student at **Helwan University, Faculty of Engineering**  
- 🏅 Ranked among the **top students** in my class (Current GPA: **B+**)  
- 💡 Passionate about **Digital IC Design, FPGA, RTL Verification**  
- 🔧 Skilled in **Verilog HDL, VHDL, Vivado, QuestaSim, MATLAB, Linux**  
- 📚 Projects: **DSP48A1 Slice**, **SPI Slave with RAM**, **UART TX/RX**  

---

## 🛠️ Languages and Tools  
<p align="left">  
  <img src="https://img.shields.io/badge/HDL-Verilog-blue?style=for-the-badge"/>  
  <img src="https://img.shields.io/badge/HDL-VHDL-purple?style=for-the-badge"/>  
  <img src="https://img.shields.io/badge/Tool-Vivado-orange?style=for-the-badge"/>  
  <img src="https://img.shields.io/badge/Simulator-QuestaSim-green?style=for-the-badge"/>  
  <img src="https://img.shields.io/badge/Tool-MATLAB-yellow?style=for-the-badge"/>  
  <img src="https://img.shields.io/badge/OS-Linux-black?style=for-the-badge"/>  
</p>  

---

## 📊 GitHub Stats
<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Khaled15102002&show_icons=true&theme=radical" height="160"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Khaled15102002&layout=compact&theme=radical" height="160"/>
</p>  

---


## 📫 Connect with Me
- 💼 [LinkedIn](https://www.linkedin.com/in/khaled-ali-b63739360/)  
- 💻 [GitHub](https://github.com/Khaled15102002)  
