// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_logger_rx_ringbuffer_header (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_ps_AWVALID,
        m_axi_ps_AWREADY,
        m_axi_ps_AWADDR,
        m_axi_ps_AWID,
        m_axi_ps_AWLEN,
        m_axi_ps_AWSIZE,
        m_axi_ps_AWBURST,
        m_axi_ps_AWLOCK,
        m_axi_ps_AWCACHE,
        m_axi_ps_AWPROT,
        m_axi_ps_AWQOS,
        m_axi_ps_AWREGION,
        m_axi_ps_AWUSER,
        m_axi_ps_WVALID,
        m_axi_ps_WREADY,
        m_axi_ps_WDATA,
        m_axi_ps_WSTRB,
        m_axi_ps_WLAST,
        m_axi_ps_WID,
        m_axi_ps_WUSER,
        m_axi_ps_ARVALID,
        m_axi_ps_ARREADY,
        m_axi_ps_ARADDR,
        m_axi_ps_ARID,
        m_axi_ps_ARLEN,
        m_axi_ps_ARSIZE,
        m_axi_ps_ARBURST,
        m_axi_ps_ARLOCK,
        m_axi_ps_ARCACHE,
        m_axi_ps_ARPROT,
        m_axi_ps_ARQOS,
        m_axi_ps_ARREGION,
        m_axi_ps_ARUSER,
        m_axi_ps_RVALID,
        m_axi_ps_RREADY,
        m_axi_ps_RDATA,
        m_axi_ps_RLAST,
        m_axi_ps_RID,
        m_axi_ps_RFIFONUM,
        m_axi_ps_RUSER,
        m_axi_ps_RRESP,
        m_axi_ps_BVALID,
        m_axi_ps_BREADY,
        m_axi_ps_BRESP,
        m_axi_ps_BID,
        m_axi_ps_BUSER,
        log_ddr,
        tap_ddr,
        log_header_address0,
        log_header_ce0,
        log_header_we0,
        log_header_d0,
        tap_header_address0,
        tap_header_ce0,
        tap_header_we0,
        tap_header_d0,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_ps_AWVALID;
input   m_axi_ps_AWREADY;
output  [63:0] m_axi_ps_AWADDR;
output  [0:0] m_axi_ps_AWID;
output  [31:0] m_axi_ps_AWLEN;
output  [2:0] m_axi_ps_AWSIZE;
output  [1:0] m_axi_ps_AWBURST;
output  [1:0] m_axi_ps_AWLOCK;
output  [3:0] m_axi_ps_AWCACHE;
output  [2:0] m_axi_ps_AWPROT;
output  [3:0] m_axi_ps_AWQOS;
output  [3:0] m_axi_ps_AWREGION;
output  [0:0] m_axi_ps_AWUSER;
output   m_axi_ps_WVALID;
input   m_axi_ps_WREADY;
output  [63:0] m_axi_ps_WDATA;
output  [7:0] m_axi_ps_WSTRB;
output   m_axi_ps_WLAST;
output  [0:0] m_axi_ps_WID;
output  [0:0] m_axi_ps_WUSER;
output   m_axi_ps_ARVALID;
input   m_axi_ps_ARREADY;
output  [63:0] m_axi_ps_ARADDR;
output  [0:0] m_axi_ps_ARID;
output  [31:0] m_axi_ps_ARLEN;
output  [2:0] m_axi_ps_ARSIZE;
output  [1:0] m_axi_ps_ARBURST;
output  [1:0] m_axi_ps_ARLOCK;
output  [3:0] m_axi_ps_ARCACHE;
output  [2:0] m_axi_ps_ARPROT;
output  [3:0] m_axi_ps_ARQOS;
output  [3:0] m_axi_ps_ARREGION;
output  [0:0] m_axi_ps_ARUSER;
input   m_axi_ps_RVALID;
output   m_axi_ps_RREADY;
input  [63:0] m_axi_ps_RDATA;
input   m_axi_ps_RLAST;
input  [0:0] m_axi_ps_RID;
input  [8:0] m_axi_ps_RFIFONUM;
input  [0:0] m_axi_ps_RUSER;
input  [1:0] m_axi_ps_RRESP;
input   m_axi_ps_BVALID;
output   m_axi_ps_BREADY;
input  [1:0] m_axi_ps_BRESP;
input  [0:0] m_axi_ps_BID;
input  [0:0] m_axi_ps_BUSER;
input  [63:0] log_ddr;
input  [63:0] tap_ddr;
output  [1:0] log_header_address0;
output   log_header_ce0;
output   log_header_we0;
output  [63:0] log_header_d0;
output  [1:0] tap_header_address0;
output   tap_header_ce0;
output   tap_header_we0;
output  [63:0] tap_header_d0;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_ps_ARVALID;
reg[63:0] m_axi_ps_ARADDR;
reg[0:0] m_axi_ps_ARID;
reg[31:0] m_axi_ps_ARLEN;
reg[2:0] m_axi_ps_ARSIZE;
reg[1:0] m_axi_ps_ARBURST;
reg[1:0] m_axi_ps_ARLOCK;
reg[3:0] m_axi_ps_ARCACHE;
reg[2:0] m_axi_ps_ARPROT;
reg[3:0] m_axi_ps_ARQOS;
reg[3:0] m_axi_ps_ARREGION;
reg[0:0] m_axi_ps_ARUSER;
reg m_axi_ps_RREADY;
reg[63:0] ap_return_0;
reg[63:0] ap_return_1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ps_blk_n_AR;
wire    ap_CS_fsm_state10;
wire  signed [60:0] trunc_ln28_fu_92_p4;
reg   [60:0] trunc_ln28_reg_149;
wire  signed [60:0] trunc_ln32_fu_113_p4;
reg   [60:0] trunc_ln32_reg_164;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_done;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_idle;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_ready;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWADDR;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWID;
wire   [31:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWLEN;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWSIZE;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWBURST;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWLOCK;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWCACHE;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWPROT;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWQOS;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWREGION;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WDATA;
wire   [7:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WSTRB;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WLAST;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WID;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARADDR;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARID;
wire   [31:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLEN;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARSIZE;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARBURST;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLOCK;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARCACHE;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARPROT;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARQOS;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARREGION;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_RREADY;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_BREADY;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_address0;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_ce0;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_we0;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_d0;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_idle;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_ready;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWADDR;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWID;
wire   [31:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWLEN;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWSIZE;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWBURST;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWLOCK;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWCACHE;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWPROT;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWQOS;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWREGION;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WDATA;
wire   [7:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WSTRB;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WLAST;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WID;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARVALID;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARADDR;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARID;
wire   [31:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLEN;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARSIZE;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARBURST;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLOCK;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARCACHE;
wire   [2:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARPROT;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARQOS;
wire   [3:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARREGION;
wire   [0:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARUSER;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_RREADY;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_BREADY;
wire   [1:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_address0;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_ce0;
wire    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_we0;
wire   [63:0] grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_d0;
reg    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln28_fu_102_p1;
wire  signed [63:0] sext_ln32_fu_123_p1;
reg    ap_block_state1;
reg   [63:0] ap_return_0_preg;
reg   [63:0] ap_return_1_preg;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg = 1'b0;
#0 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 64'd0;
#0 ap_return_1_preg = 64'd0;
end

mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start),
    .ap_done(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_done),
    .ap_idle(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_idle),
    .ap_ready(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_ready),
    .m_axi_ps_AWVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWVALID),
    .m_axi_ps_AWREADY(1'b0),
    .m_axi_ps_AWADDR(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWADDR),
    .m_axi_ps_AWID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWID),
    .m_axi_ps_AWLEN(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWLEN),
    .m_axi_ps_AWSIZE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWSIZE),
    .m_axi_ps_AWBURST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWBURST),
    .m_axi_ps_AWLOCK(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWLOCK),
    .m_axi_ps_AWCACHE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWCACHE),
    .m_axi_ps_AWPROT(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWPROT),
    .m_axi_ps_AWQOS(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWQOS),
    .m_axi_ps_AWREGION(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWREGION),
    .m_axi_ps_AWUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_AWUSER),
    .m_axi_ps_WVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WVALID),
    .m_axi_ps_WREADY(1'b0),
    .m_axi_ps_WDATA(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WDATA),
    .m_axi_ps_WSTRB(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WSTRB),
    .m_axi_ps_WLAST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WLAST),
    .m_axi_ps_WID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WID),
    .m_axi_ps_WUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_WUSER),
    .m_axi_ps_ARVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARVALID),
    .m_axi_ps_ARREADY(m_axi_ps_ARREADY),
    .m_axi_ps_ARADDR(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARADDR),
    .m_axi_ps_ARID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARID),
    .m_axi_ps_ARLEN(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLEN),
    .m_axi_ps_ARSIZE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARSIZE),
    .m_axi_ps_ARBURST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARBURST),
    .m_axi_ps_ARLOCK(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLOCK),
    .m_axi_ps_ARCACHE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARCACHE),
    .m_axi_ps_ARPROT(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARPROT),
    .m_axi_ps_ARQOS(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARQOS),
    .m_axi_ps_ARREGION(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARREGION),
    .m_axi_ps_ARUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARUSER),
    .m_axi_ps_RVALID(m_axi_ps_RVALID),
    .m_axi_ps_RREADY(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_RREADY),
    .m_axi_ps_RDATA(m_axi_ps_RDATA),
    .m_axi_ps_RLAST(m_axi_ps_RLAST),
    .m_axi_ps_RID(m_axi_ps_RID),
    .m_axi_ps_RFIFONUM(m_axi_ps_RFIFONUM),
    .m_axi_ps_RUSER(m_axi_ps_RUSER),
    .m_axi_ps_RRESP(m_axi_ps_RRESP),
    .m_axi_ps_BVALID(1'b0),
    .m_axi_ps_BREADY(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_BREADY),
    .m_axi_ps_BRESP(2'd0),
    .m_axi_ps_BID(1'd0),
    .m_axi_ps_BUSER(1'd0),
    .sext_ln28(trunc_ln28_reg_149),
    .log_header_address0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_address0),
    .log_header_ce0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_ce0),
    .log_header_we0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_we0),
    .log_header_d0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_d0)
);

mac_logger_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2 grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start),
    .ap_done(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done),
    .ap_idle(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_idle),
    .ap_ready(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_ready),
    .m_axi_ps_AWVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWVALID),
    .m_axi_ps_AWREADY(1'b0),
    .m_axi_ps_AWADDR(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWADDR),
    .m_axi_ps_AWID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWID),
    .m_axi_ps_AWLEN(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWLEN),
    .m_axi_ps_AWSIZE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWSIZE),
    .m_axi_ps_AWBURST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWBURST),
    .m_axi_ps_AWLOCK(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWLOCK),
    .m_axi_ps_AWCACHE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWCACHE),
    .m_axi_ps_AWPROT(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWPROT),
    .m_axi_ps_AWQOS(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWQOS),
    .m_axi_ps_AWREGION(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWREGION),
    .m_axi_ps_AWUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_AWUSER),
    .m_axi_ps_WVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WVALID),
    .m_axi_ps_WREADY(1'b0),
    .m_axi_ps_WDATA(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WDATA),
    .m_axi_ps_WSTRB(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WSTRB),
    .m_axi_ps_WLAST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WLAST),
    .m_axi_ps_WID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WID),
    .m_axi_ps_WUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_WUSER),
    .m_axi_ps_ARVALID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARVALID),
    .m_axi_ps_ARREADY(m_axi_ps_ARREADY),
    .m_axi_ps_ARADDR(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARADDR),
    .m_axi_ps_ARID(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARID),
    .m_axi_ps_ARLEN(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLEN),
    .m_axi_ps_ARSIZE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARSIZE),
    .m_axi_ps_ARBURST(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARBURST),
    .m_axi_ps_ARLOCK(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLOCK),
    .m_axi_ps_ARCACHE(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARCACHE),
    .m_axi_ps_ARPROT(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARPROT),
    .m_axi_ps_ARQOS(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARQOS),
    .m_axi_ps_ARREGION(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARREGION),
    .m_axi_ps_ARUSER(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARUSER),
    .m_axi_ps_RVALID(m_axi_ps_RVALID),
    .m_axi_ps_RREADY(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_RREADY),
    .m_axi_ps_RDATA(m_axi_ps_RDATA),
    .m_axi_ps_RLAST(m_axi_ps_RLAST),
    .m_axi_ps_RID(m_axi_ps_RID),
    .m_axi_ps_RFIFONUM(m_axi_ps_RFIFONUM),
    .m_axi_ps_RUSER(m_axi_ps_RUSER),
    .m_axi_ps_RRESP(m_axi_ps_RRESP),
    .m_axi_ps_BVALID(1'b0),
    .m_axi_ps_BREADY(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_BREADY),
    .m_axi_ps_BRESP(2'd0),
    .m_axi_ps_BID(1'd0),
    .m_axi_ps_BUSER(1'd0),
    .sext_ln32(trunc_ln32_reg_164),
    .tap_header_address0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_address0),
    .tap_header_ce0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_ce0),
    .tap_header_we0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_we0),
    .tap_header_d0(grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 64'd0;
    end else begin
        if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_return_0_preg <= log_ddr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 64'd0;
    end else begin
        if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_return_1_preg <= tap_ddr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_ready == 1'b1)) begin
            grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg <= 1'b1;
        end else if ((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_ready == 1'b1)) begin
            grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln28_reg_149 <= {{log_ddr[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln32_reg_164 <= {{tap_ddr[63:3]}};
    end
end

always @ (*) begin
    if ((m_axi_ps_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_ps_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_return_0 = log_ddr;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_return_1 = tap_ddr;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((m_axi_ps_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_ps_ARADDR = sext_ln32_fu_123_p1;
    end else if ((~((m_axi_ps_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_ps_ARADDR = sext_ln28_fu_102_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARADDR = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARADDR = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARADDR;
    end else begin
        m_axi_ps_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARBURST = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARBURST = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARBURST;
    end else begin
        m_axi_ps_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARCACHE = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARCACHE = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARCACHE;
    end else begin
        m_axi_ps_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARID = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARID = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARID;
    end else begin
        m_axi_ps_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_ps_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | (~((m_axi_ps_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m_axi_ps_ARLEN = 32'd4;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARLEN = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARLEN = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLEN;
    end else begin
        m_axi_ps_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARLOCK = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARLOCK = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARLOCK;
    end else begin
        m_axi_ps_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARPROT = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARPROT = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARPROT;
    end else begin
        m_axi_ps_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARQOS = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARQOS = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARQOS;
    end else begin
        m_axi_ps_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARREGION = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARREGION = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARREGION;
    end else begin
        m_axi_ps_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARSIZE = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARSIZE = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARSIZE;
    end else begin
        m_axi_ps_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARUSER = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARUSER = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARUSER;
    end else begin
        m_axi_ps_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((((m_axi_ps_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | (~((m_axi_ps_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m_axi_ps_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_ARVALID = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_ARVALID = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_ARVALID;
    end else begin
        m_axi_ps_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_ps_RREADY = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_m_axi_ps_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_ps_RREADY = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_m_axi_ps_RREADY;
    end else begin
        m_axi_ps_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ps_blk_n_AR = m_axi_ps_ARREADY;
    end else begin
        ps_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_ps_ARREADY == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((m_axi_ps_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_ap_start_reg;

assign grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_ap_start_reg;

assign log_header_address0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_address0;

assign log_header_ce0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_ce0;

assign log_header_d0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_d0;

assign log_header_we0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1_fu_74_log_header_we0;

assign m_axi_ps_AWADDR = 64'd0;

assign m_axi_ps_AWBURST = 2'd0;

assign m_axi_ps_AWCACHE = 4'd0;

assign m_axi_ps_AWID = 1'd0;

assign m_axi_ps_AWLEN = 32'd0;

assign m_axi_ps_AWLOCK = 2'd0;

assign m_axi_ps_AWPROT = 3'd0;

assign m_axi_ps_AWQOS = 4'd0;

assign m_axi_ps_AWREGION = 4'd0;

assign m_axi_ps_AWSIZE = 3'd0;

assign m_axi_ps_AWUSER = 1'd0;

assign m_axi_ps_AWVALID = 1'b0;

assign m_axi_ps_BREADY = 1'b0;

assign m_axi_ps_WDATA = 64'd0;

assign m_axi_ps_WID = 1'd0;

assign m_axi_ps_WLAST = 1'b0;

assign m_axi_ps_WSTRB = 8'd0;

assign m_axi_ps_WUSER = 1'd0;

assign m_axi_ps_WVALID = 1'b0;

assign sext_ln28_fu_102_p1 = trunc_ln28_fu_92_p4;

assign sext_ln32_fu_123_p1 = trunc_ln32_fu_113_p4;

assign tap_header_address0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_address0;

assign tap_header_ce0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_ce0;

assign tap_header_d0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_d0;

assign tap_header_we0 = grp_rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2_fu_83_tap_header_we0;

assign trunc_ln28_fu_92_p4 = {{log_ddr[63:3]}};

assign trunc_ln32_fu_113_p4 = {{tap_ddr[63:3]}};

endmodule //mac_logger_rx_ringbuffer_header
