# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do laboratorio_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/2. TYDD 2/D_FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity D_FF
# -- Compiling architecture behavioral of D_FF
# 
# vcom -93 -work work {D:/2. TYDD 2/tb_D_FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_D_FF
# -- Compiling architecture comportamiento of tb_D_FF
# ** Warning: [4] D:/2. TYDD 2/tb_D_FF.vhd(20): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Error: D:/2. TYDD 2/tb_D_FF.vhd(24): (vcom-1436) Actual expression (infix expression) of formal "D" is not globally static.
# 
# ** Error: D:/2. TYDD 2/tb_D_FF.vhd(25): (vcom-1436) Actual expression (infix expression) of formal "CLOCK" is not globally static.
# 
# ** Error: D:/2. TYDD 2/tb_D_FF.vhd(26): (vcom-1454) Formal "Q" of mode OUT cannot be associated with an expression.
# 
# ** Error: D:/2. TYDD 2/tb_D_FF.vhd(45): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./laboratorio_run_msim_rtl_vhdl.do line 10
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/2. TYDD 2/tb_D_FF.vhd}"
