ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f37x_tim.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.TI1_Config,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	TI1_Config:
  27              	.LFB198:
  28              		.file 1 "../stdperiph/source/stm32f37x_tim.c"
   1:../stdperiph/source/stm32f37x_tim.c **** /**
   2:../stdperiph/source/stm32f37x_tim.c ****   ******************************************************************************
   3:../stdperiph/source/stm32f37x_tim.c ****   * @file    stm32f37x_tim.c
   4:../stdperiph/source/stm32f37x_tim.c ****   * @author  MCD Application Team
   5:../stdperiph/source/stm32f37x_tim.c ****   * @version V1.0.0
   6:../stdperiph/source/stm32f37x_tim.c ****   * @date    20-September-2012
   7:../stdperiph/source/stm32f37x_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../stdperiph/source/stm32f37x_tim.c ****   *          functionalities of the TIM peripheral:
   9:../stdperiph/source/stm32f37x_tim.c ****   *            + TimeBase management
  10:../stdperiph/source/stm32f37x_tim.c ****   *            + Output Compare management
  11:../stdperiph/source/stm32f37x_tim.c ****   *            + Input Capture management
  12:../stdperiph/source/stm32f37x_tim.c ****   *            + Interrupts, DMA and flags management
  13:../stdperiph/source/stm32f37x_tim.c ****   *            + Clocks management
  14:../stdperiph/source/stm32f37x_tim.c ****   *            + Synchronization management
  15:../stdperiph/source/stm32f37x_tim.c ****   *            + Specific interface management
  16:../stdperiph/source/stm32f37x_tim.c ****   *            + Specific remapping management      
  17:../stdperiph/source/stm32f37x_tim.c ****   *              
  18:../stdperiph/source/stm32f37x_tim.c ****   *  @verbatim
  19:../stdperiph/source/stm32f37x_tim.c ****   
  20:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
  21:../stdperiph/source/stm32f37x_tim.c ****                     ##### How to use this driver #####
  22:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
  23:../stdperiph/source/stm32f37x_tim.c ****     [..] This driver provides functions to configure and program the TIM 
  24:../stdperiph/source/stm32f37x_tim.c ****          of all STM32F37x devices These functions are split in 8 groups: 
  25:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM TimeBase management: this group includes all needed functions 
  26:../stdperiph/source/stm32f37x_tim.c ****              to configure the TM Timebase unit:
  27:../stdperiph/source/stm32f37x_tim.c ****              (++) Set/Get Prescaler.
  28:../stdperiph/source/stm32f37x_tim.c ****              (++) Set/Get Autoreload.
  29:../stdperiph/source/stm32f37x_tim.c ****              (++) Counter modes configuration.
  30:../stdperiph/source/stm32f37x_tim.c ****              (++) Set Clock division.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 2


  31:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the One Pulse mode.
  32:../stdperiph/source/stm32f37x_tim.c ****              (++) Update Request Configuration.
  33:../stdperiph/source/stm32f37x_tim.c ****              (++) Update Disable Configuration.
  34:../stdperiph/source/stm32f37x_tim.c ****              (++) Auto-Preload Configuration.
  35:../stdperiph/source/stm32f37x_tim.c ****              (++) Enable/Disable the counter.
  36:../stdperiph/source/stm32f37x_tim.c ****   
  37:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM Output Compare management: this group includes all needed 
  38:../stdperiph/source/stm32f37x_tim.c ****              functions to configure the Capture/Compare unit used in Output 
  39:../stdperiph/source/stm32f37x_tim.c ****              compare mode: 
  40:../stdperiph/source/stm32f37x_tim.c ****              (++) Configure each channel, independently, in Output Compare mode.
  41:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the output compare modes.
  42:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the Polarities of each channel.
  43:../stdperiph/source/stm32f37x_tim.c ****              (++) Set/Get the Capture/Compare register values.
  44:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the Output Compare Fast mode. 
  45:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the Output Compare Forced mode.  
  46:../stdperiph/source/stm32f37x_tim.c ****              (++) Output Compare-Preload Configuration. 
  47:../stdperiph/source/stm32f37x_tim.c ****              (++) Clear Output Compare Reference.
  48:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the OCREF Clear signal.
  49:../stdperiph/source/stm32f37x_tim.c ****              (++) Enable/Disable the Capture/Compare Channels.    
  50:../stdperiph/source/stm32f37x_tim.c ****   
  51:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM Input Capture management: this group includes all needed 
  52:../stdperiph/source/stm32f37x_tim.c ****              functions to configure the Capture/Compare unit used in 
  53:../stdperiph/source/stm32f37x_tim.c ****              Input Capture mode:
  54:../stdperiph/source/stm32f37x_tim.c ****              (++) Configure each channel in input capture mode.
  55:../stdperiph/source/stm32f37x_tim.c ****              (++) Configure Channel1/2 in PWM Input mode.
  56:../stdperiph/source/stm32f37x_tim.c ****              (++) Set the Input Capture Prescaler.
  57:../stdperiph/source/stm32f37x_tim.c ****              (++) Get the Capture/Compare values.  
  58:../stdperiph/source/stm32f37x_tim.c ****              
  59:../stdperiph/source/stm32f37x_tim.c ****         (#) Advanced-control timers (TIM15, TIM16 and TIM17) specific features
  60:../stdperiph/source/stm32f37x_tim.c ****            (++) Configures the Break input, dead time, Lock level, the OSSI,
  61:../stdperiph/source/stm32f37x_tim.c ****                  the OSSR State and the AOE(automatic output enable)
  62:../stdperiph/source/stm32f37x_tim.c ****            (++) Enable/Disable the TIM peripheral Main Outputs
  63:../stdperiph/source/stm32f37x_tim.c ****            (++) Select the Commutation event
  64:../stdperiph/source/stm32f37x_tim.c ****            (++) Set/Reset the Capture Compare Preload Control bit     
  65:../stdperiph/source/stm32f37x_tim.c ****   
  66:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM interrupts, DMA and flags management.
  67:../stdperiph/source/stm32f37x_tim.c ****              (++) Enable/Disable interrupt sources.
  68:../stdperiph/source/stm32f37x_tim.c ****              (++) Get flags status.
  69:../stdperiph/source/stm32f37x_tim.c ****              (++) Clear flags/ Pending bits.
  70:../stdperiph/source/stm32f37x_tim.c ****              (++) Enable/Disable DMA requests. 
  71:../stdperiph/source/stm32f37x_tim.c ****              (++) Configure DMA burst mode.
  72:../stdperiph/source/stm32f37x_tim.c ****              (++) Select CaptureCompare DMA request.  
  73:../stdperiph/source/stm32f37x_tim.c ****   
  74:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM clocks management: this group includes all needed functions 
  75:../stdperiph/source/stm32f37x_tim.c ****              to configure the clock controller unit:
  76:../stdperiph/source/stm32f37x_tim.c ****              (++) Select internal/External clock.
  77:../stdperiph/source/stm32f37x_tim.c ****              (++) Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx.
  78:../stdperiph/source/stm32f37x_tim.c ****   
  79:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM synchronization management: this group includes all needed. 
  80:../stdperiph/source/stm32f37x_tim.c ****              functions to configure the Synchronization unit:
  81:../stdperiph/source/stm32f37x_tim.c ****              (++) Select Input Trigger.  
  82:../stdperiph/source/stm32f37x_tim.c ****              (++) Select Output Trigger.  
  83:../stdperiph/source/stm32f37x_tim.c ****              (++) Select Master Slave Mode. 
  84:../stdperiph/source/stm32f37x_tim.c ****              (++) ETR Configuration when used as external trigger.   
  85:../stdperiph/source/stm32f37x_tim.c ****   
  86:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM specific interface management, this group includes all 
  87:../stdperiph/source/stm32f37x_tim.c ****              needed functions to use the specific TIM interface:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 3


  88:../stdperiph/source/stm32f37x_tim.c ****              (++) Encoder Interface Configuration.
  89:../stdperiph/source/stm32f37x_tim.c ****              (++) Select Hall Sensor.   
  90:../stdperiph/source/stm32f37x_tim.c ****   
  91:../stdperiph/source/stm32f37x_tim.c ****          (#) TIM specific remapping management includes the Remapping 
  92:../stdperiph/source/stm32f37x_tim.c ****              configuration of specific timers
  93:../stdperiph/source/stm32f37x_tim.c ****   
  94:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
  95:../stdperiph/source/stm32f37x_tim.c ****   *    
  96:../stdperiph/source/stm32f37x_tim.c ****   ******************************************************************************
  97:../stdperiph/source/stm32f37x_tim.c ****   * @attention
  98:../stdperiph/source/stm32f37x_tim.c ****   *
  99:../stdperiph/source/stm32f37x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
 100:../stdperiph/source/stm32f37x_tim.c ****   *
 101:../stdperiph/source/stm32f37x_tim.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 102:../stdperiph/source/stm32f37x_tim.c ****   * You may not use this file except in compliance with the License.
 103:../stdperiph/source/stm32f37x_tim.c ****   * You may obtain a copy of the License at:
 104:../stdperiph/source/stm32f37x_tim.c ****   *
 105:../stdperiph/source/stm32f37x_tim.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 106:../stdperiph/source/stm32f37x_tim.c ****   *
 107:../stdperiph/source/stm32f37x_tim.c ****   * Unless required by applicable law or agreed to in writing, software 
 108:../stdperiph/source/stm32f37x_tim.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 109:../stdperiph/source/stm32f37x_tim.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 110:../stdperiph/source/stm32f37x_tim.c ****   * See the License for the specific language governing permissions and
 111:../stdperiph/source/stm32f37x_tim.c ****   * limitations under the License.
 112:../stdperiph/source/stm32f37x_tim.c ****   *
 113:../stdperiph/source/stm32f37x_tim.c ****   ******************************************************************************
 114:../stdperiph/source/stm32f37x_tim.c ****   */
 115:../stdperiph/source/stm32f37x_tim.c **** 
 116:../stdperiph/source/stm32f37x_tim.c **** /* Includes ------------------------------------------------------------------*/
 117:../stdperiph/source/stm32f37x_tim.c **** #include "stm32f37x_tim.h"
 118:../stdperiph/source/stm32f37x_tim.c **** #include "stm32f37x_rcc.h"
 119:../stdperiph/source/stm32f37x_tim.c **** 
 120:../stdperiph/source/stm32f37x_tim.c **** /** @addtogroup STM32F37x_StdPeriph_Driver
 121:../stdperiph/source/stm32f37x_tim.c ****   * @{
 122:../stdperiph/source/stm32f37x_tim.c ****   */
 123:../stdperiph/source/stm32f37x_tim.c **** 
 124:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM 
 125:../stdperiph/source/stm32f37x_tim.c ****   * @brief TIM driver modules
 126:../stdperiph/source/stm32f37x_tim.c ****   * @{
 127:../stdperiph/source/stm32f37x_tim.c ****   */
 128:../stdperiph/source/stm32f37x_tim.c **** 
 129:../stdperiph/source/stm32f37x_tim.c **** /* Private typedef -----------------------------------------------------------*/
 130:../stdperiph/source/stm32f37x_tim.c **** /* Private define ------------------------------------------------------------*/
 131:../stdperiph/source/stm32f37x_tim.c **** 
 132:../stdperiph/source/stm32f37x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 133:../stdperiph/source/stm32f37x_tim.c **** #define SMCR_ETR_MASK               ((uint16_t)0x00FF) 
 134:../stdperiph/source/stm32f37x_tim.c **** #define CCMR_OFFSET                 ((uint16_t)0x0018)
 135:../stdperiph/source/stm32f37x_tim.c **** #define CCER_CCE_SET                ((uint16_t)0x0001)
 136:../stdperiph/source/stm32f37x_tim.c **** #define CCER_CCNE_SET               ((uint16_t)0x0004) 
 137:../stdperiph/source/stm32f37x_tim.c ****   
 138:../stdperiph/source/stm32f37x_tim.c **** /* Private macro -------------------------------------------------------------*/
 139:../stdperiph/source/stm32f37x_tim.c **** /* Private variables ---------------------------------------------------------*/
 140:../stdperiph/source/stm32f37x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 141:../stdperiph/source/stm32f37x_tim.c **** 
 142:../stdperiph/source/stm32f37x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 143:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter);
 144:../stdperiph/source/stm32f37x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 4


 145:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter);
 146:../stdperiph/source/stm32f37x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 147:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter);
 148:../stdperiph/source/stm32f37x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 149:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter);
 150:../stdperiph/source/stm32f37x_tim.c **** /* Private functions ---------------------------------------------------------*/
 151:../stdperiph/source/stm32f37x_tim.c **** 
 152:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Private_Functions
 153:../stdperiph/source/stm32f37x_tim.c ****   * @{
 154:../stdperiph/source/stm32f37x_tim.c ****   */
 155:../stdperiph/source/stm32f37x_tim.c **** 
 156:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 157:../stdperiph/source/stm32f37x_tim.c ****  *  @brief   TimeBase management functions 
 158:../stdperiph/source/stm32f37x_tim.c ****  *
 159:../stdperiph/source/stm32f37x_tim.c **** @verbatim
 160:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 161:../stdperiph/source/stm32f37x_tim.c ****                  ##### TimeBase management functions #####
 162:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 163:../stdperiph/source/stm32f37x_tim.c ****   
 164:../stdperiph/source/stm32f37x_tim.c ****         *** TIM Driver: how to use it in Timing(Time base) Mode ***
 165:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 166:../stdperiph/source/stm32f37x_tim.c ****     [..] To use the Timer in Timing(Time base) mode, the following steps are 
 167:../stdperiph/source/stm32f37x_tim.c ****          mandatory:
 168:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable TIM clock using 
 169:../stdperiph/source/stm32f37x_tim.c ****              RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function.
 170:../stdperiph/source/stm32f37x_tim.c ****          (#) Fill the TIM_TimeBaseInitStruct with the desired parameters.
 171:../stdperiph/source/stm32f37x_tim.c ****          (#) Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure 
 172:../stdperiph/source/stm32f37x_tim.c ****              the Time Base unit with the corresponding configuration.
 173:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable the NVIC if you need to generate the update interrupt. 
 174:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable the corresponding interrupt using the function 
 175:../stdperiph/source/stm32f37x_tim.c ****              TIM_ITConfig(TIMx, TIM_IT_Update). 
 176:../stdperiph/source/stm32f37x_tim.c ****          (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 177:../stdperiph/source/stm32f37x_tim.c ****     [..]
 178:../stdperiph/source/stm32f37x_tim.c ****         (@) All other functions can be used seperatly to modify, if needed,
 179:../stdperiph/source/stm32f37x_tim.c ****             a specific feature of the Timer. 
 180:../stdperiph/source/stm32f37x_tim.c **** 
 181:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
 182:../stdperiph/source/stm32f37x_tim.c ****   * @{
 183:../stdperiph/source/stm32f37x_tim.c ****   */
 184:../stdperiph/source/stm32f37x_tim.c **** 
 185:../stdperiph/source/stm32f37x_tim.c **** /**
 186:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 187:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 and 19
 188:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
 189:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 190:../stdperiph/source/stm32f37x_tim.c ****   *   
 191:../stdperiph/source/stm32f37x_tim.c ****   */
 192:../stdperiph/source/stm32f37x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 193:../stdperiph/source/stm32f37x_tim.c **** {
 194:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 195:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 196:../stdperiph/source/stm32f37x_tim.c **** 
 197:../stdperiph/source/stm32f37x_tim.c ****   if (TIMx == TIM2)
 198:../stdperiph/source/stm32f37x_tim.c ****   {
 199:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 200:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 201:../stdperiph/source/stm32f37x_tim.c ****   }
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 5


 202:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM3)
 203:../stdperiph/source/stm32f37x_tim.c ****   {
 204:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 205:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 206:../stdperiph/source/stm32f37x_tim.c ****   }
 207:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM4)
 208:../stdperiph/source/stm32f37x_tim.c ****   {
 209:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 210:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 211:../stdperiph/source/stm32f37x_tim.c ****   }
 212:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM5)
 213:../stdperiph/source/stm32f37x_tim.c ****   {
 214:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 215:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 216:../stdperiph/source/stm32f37x_tim.c ****   }
 217:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM6)
 218:../stdperiph/source/stm32f37x_tim.c ****   {
 219:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 220:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 221:../stdperiph/source/stm32f37x_tim.c ****   }
 222:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM7)
 223:../stdperiph/source/stm32f37x_tim.c ****   {
 224:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 225:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 226:../stdperiph/source/stm32f37x_tim.c ****   } 
 227:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM12) 
 228:../stdperiph/source/stm32f37x_tim.c ****   {       
 229:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 230:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 231:../stdperiph/source/stm32f37x_tim.c ****   }
 232:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM13) 
 233:../stdperiph/source/stm32f37x_tim.c ****   {       
 234:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 235:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 236:../stdperiph/source/stm32f37x_tim.c ****   }   
 237:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM14) 
 238:../stdperiph/source/stm32f37x_tim.c ****   {       
 239:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 240:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 241:../stdperiph/source/stm32f37x_tim.c ****   }        
 242:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM15)
 243:../stdperiph/source/stm32f37x_tim.c ****   {
 244:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 245:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 246:../stdperiph/source/stm32f37x_tim.c ****   } 
 247:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM16)
 248:../stdperiph/source/stm32f37x_tim.c ****   {
 249:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 250:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 251:../stdperiph/source/stm32f37x_tim.c ****   }
 252:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM17)
 253:../stdperiph/source/stm32f37x_tim.c ****   {
 254:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 255:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 256:../stdperiph/source/stm32f37x_tim.c ****   } 
 257:../stdperiph/source/stm32f37x_tim.c ****   else if (TIMx == TIM18)
 258:../stdperiph/source/stm32f37x_tim.c ****   {
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 6


 259:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM18, ENABLE);
 260:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM18, DISABLE);
 261:../stdperiph/source/stm32f37x_tim.c ****   } 
 262:../stdperiph/source/stm32f37x_tim.c ****   else
 263:../stdperiph/source/stm32f37x_tim.c ****   {
 264:../stdperiph/source/stm32f37x_tim.c ****     if (TIMx == TIM19)
 265:../stdperiph/source/stm32f37x_tim.c ****     {
 266:../stdperiph/source/stm32f37x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM19, ENABLE);
 267:../stdperiph/source/stm32f37x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM19, DISABLE);
 268:../stdperiph/source/stm32f37x_tim.c ****     }  
 269:../stdperiph/source/stm32f37x_tim.c ****   }
 270:../stdperiph/source/stm32f37x_tim.c ****      
 271:../stdperiph/source/stm32f37x_tim.c **** }
 272:../stdperiph/source/stm32f37x_tim.c **** 
 273:../stdperiph/source/stm32f37x_tim.c **** /**
 274:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 275:../stdperiph/source/stm32f37x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 276:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 
 277:../stdperiph/source/stm32f37x_tim.c ****   *         18 and 19 to select the TIM peripheral.
 278:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 279:../stdperiph/source/stm32f37x_tim.c ****   *         structure that contains the configuration information for
 280:../stdperiph/source/stm32f37x_tim.c ****   *         the specified TIM peripheral.
 281:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 282:../stdperiph/source/stm32f37x_tim.c ****   */
 283:../stdperiph/source/stm32f37x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 284:../stdperiph/source/stm32f37x_tim.c **** {
 285:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpcr1 = 0;
 286:../stdperiph/source/stm32f37x_tim.c **** 
 287:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 288:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 289:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 290:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 291:../stdperiph/source/stm32f37x_tim.c **** 
 292:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 = TIMx->CR1;  
 293:../stdperiph/source/stm32f37x_tim.c **** 
 294:../stdperiph/source/stm32f37x_tim.c ****   if((TIMx == TIM2) || (TIMx == TIM3)|| (TIMx == TIM4) || (TIMx == TIM5) || (TIMx == TIM19)) 
 295:../stdperiph/source/stm32f37x_tim.c ****   {
 296:../stdperiph/source/stm32f37x_tim.c ****     /* Select the Counter Mode */
 297:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 298:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 299:../stdperiph/source/stm32f37x_tim.c ****   }
 300:../stdperiph/source/stm32f37x_tim.c ****  
 301:../stdperiph/source/stm32f37x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7) && (TIMx != TIM18))
 302:../stdperiph/source/stm32f37x_tim.c ****   {
 303:../stdperiph/source/stm32f37x_tim.c ****     /* Set the clock division */
 304:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 305:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 306:../stdperiph/source/stm32f37x_tim.c ****   }
 307:../stdperiph/source/stm32f37x_tim.c **** 
 308:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 = tmpcr1;
 309:../stdperiph/source/stm32f37x_tim.c **** 
 310:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Autoreload value */
 311:../stdperiph/source/stm32f37x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 312:../stdperiph/source/stm32f37x_tim.c ****  
 313:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Prescaler value */
 314:../stdperiph/source/stm32f37x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 315:../stdperiph/source/stm32f37x_tim.c ****     
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 7


 316:../stdperiph/source/stm32f37x_tim.c ****   if ((TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 317:../stdperiph/source/stm32f37x_tim.c ****   {
 318:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Repetition Counter value */
 319:../stdperiph/source/stm32f37x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 320:../stdperiph/source/stm32f37x_tim.c ****   }
 321:../stdperiph/source/stm32f37x_tim.c **** 
 322:../stdperiph/source/stm32f37x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 323:../stdperiph/source/stm32f37x_tim.c ****      values immediately */
 324:../stdperiph/source/stm32f37x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;
 325:../stdperiph/source/stm32f37x_tim.c **** }
 326:../stdperiph/source/stm32f37x_tim.c **** 
 327:../stdperiph/source/stm32f37x_tim.c **** /**
 328:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 329:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 330:../stdperiph/source/stm32f37x_tim.c ****   *         structure which will be initialized.
 331:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 332:../stdperiph/source/stm32f37x_tim.c ****   */
 333:../stdperiph/source/stm32f37x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 334:../stdperiph/source/stm32f37x_tim.c **** {
 335:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 336:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 337:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 338:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 339:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 340:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 341:../stdperiph/source/stm32f37x_tim.c **** }
 342:../stdperiph/source/stm32f37x_tim.c **** 
 343:../stdperiph/source/stm32f37x_tim.c **** /**
 344:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Prescaler.
 345:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 346:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 347:../stdperiph/source/stm32f37x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 348:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 349:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
 350:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 351:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
 352:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 353:../stdperiph/source/stm32f37x_tim.c ****   */
 354:../stdperiph/source/stm32f37x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 355:../stdperiph/source/stm32f37x_tim.c **** {
 356:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 357:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 358:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 359:../stdperiph/source/stm32f37x_tim.c ****   
 360:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Prescaler value */
 361:../stdperiph/source/stm32f37x_tim.c ****   TIMx->PSC = Prescaler;
 362:../stdperiph/source/stm32f37x_tim.c ****   /* Set or reset the UG Bit */
 363:../stdperiph/source/stm32f37x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 364:../stdperiph/source/stm32f37x_tim.c **** }
 365:../stdperiph/source/stm32f37x_tim.c **** 
 366:../stdperiph/source/stm32f37x_tim.c **** /**
 367:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 368:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, or 19 to select the TIM peripheral.
 369:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 370:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
 371:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 372:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 8


 373:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 374:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
 375:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 376:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 377:../stdperiph/source/stm32f37x_tim.c ****   */
 378:../stdperiph/source/stm32f37x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 379:../stdperiph/source/stm32f37x_tim.c **** {
 380:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpcr1 = 0;
 381:../stdperiph/source/stm32f37x_tim.c ****   
 382:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 383:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 384:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 385:../stdperiph/source/stm32f37x_tim.c ****   
 386:../stdperiph/source/stm32f37x_tim.c ****   tmpcr1 = TIMx->CR1;
 387:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the CMS and DIR Bits */
 388:../stdperiph/source/stm32f37x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 389:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Counter Mode */
 390:../stdperiph/source/stm32f37x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 391:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR1 register */
 392:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 = tmpcr1;
 393:../stdperiph/source/stm32f37x_tim.c **** }
 394:../stdperiph/source/stm32f37x_tim.c **** 
 395:../stdperiph/source/stm32f37x_tim.c **** /**
 396:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Counter Register value
 397:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 398:../stdperiph/source/stm32f37x_tim.c ****   *         and 19  to select the TIM peripheral.
 399:../stdperiph/source/stm32f37x_tim.c ****   * @param  Counter: specifies the Counter register new value.
 400:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 401:../stdperiph/source/stm32f37x_tim.c ****   */
 402:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 403:../stdperiph/source/stm32f37x_tim.c **** {
 404:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 405:../stdperiph/source/stm32f37x_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 406:../stdperiph/source/stm32f37x_tim.c ****    
 407:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Counter Register value */
 408:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CNT = Counter;
 409:../stdperiph/source/stm32f37x_tim.c **** }
 410:../stdperiph/source/stm32f37x_tim.c **** 
 411:../stdperiph/source/stm32f37x_tim.c **** /**
 412:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 413:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 414:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 415:../stdperiph/source/stm32f37x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 416:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 417:../stdperiph/source/stm32f37x_tim.c ****   */
 418:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 419:../stdperiph/source/stm32f37x_tim.c **** {
 420:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 421:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 422:../stdperiph/source/stm32f37x_tim.c ****   
 423:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Autoreload Register value */
 424:../stdperiph/source/stm32f37x_tim.c ****   TIMx->ARR = Autoreload;
 425:../stdperiph/source/stm32f37x_tim.c **** }
 426:../stdperiph/source/stm32f37x_tim.c **** 
 427:../stdperiph/source/stm32f37x_tim.c **** /**
 428:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Counter value.
 429:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 9


 430:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 431:../stdperiph/source/stm32f37x_tim.c ****   * @retval Counter Register value.
 432:../stdperiph/source/stm32f37x_tim.c ****   */
 433:../stdperiph/source/stm32f37x_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 434:../stdperiph/source/stm32f37x_tim.c **** {
 435:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 436:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 437:../stdperiph/source/stm32f37x_tim.c ****   
 438:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Counter Register value */
 439:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->CNT;
 440:../stdperiph/source/stm32f37x_tim.c **** }
 441:../stdperiph/source/stm32f37x_tim.c **** 
 442:../stdperiph/source/stm32f37x_tim.c **** /**
 443:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 444:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 445:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 446:../stdperiph/source/stm32f37x_tim.c ****   * @retval Prescaler Register value.
 447:../stdperiph/source/stm32f37x_tim.c ****   */
 448:../stdperiph/source/stm32f37x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 449:../stdperiph/source/stm32f37x_tim.c **** {
 450:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 451:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 452:../stdperiph/source/stm32f37x_tim.c ****   
 453:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Prescaler Register value */
 454:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->PSC;
 455:../stdperiph/source/stm32f37x_tim.c **** }
 456:../stdperiph/source/stm32f37x_tim.c **** 
 457:../stdperiph/source/stm32f37x_tim.c **** /**
 458:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 459:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 460:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 461:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 462:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 463:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 464:../stdperiph/source/stm32f37x_tim.c ****   */
 465:../stdperiph/source/stm32f37x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 466:../stdperiph/source/stm32f37x_tim.c **** {
 467:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 468:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 469:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 470:../stdperiph/source/stm32f37x_tim.c ****   
 471:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
 472:../stdperiph/source/stm32f37x_tim.c ****   {
 473:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Update Disable Bit */
 474:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 475:../stdperiph/source/stm32f37x_tim.c ****   }
 476:../stdperiph/source/stm32f37x_tim.c ****   else
 477:../stdperiph/source/stm32f37x_tim.c ****   {
 478:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the Update Disable Bit */
 479:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 480:../stdperiph/source/stm32f37x_tim.c ****   }
 481:../stdperiph/source/stm32f37x_tim.c **** }
 482:../stdperiph/source/stm32f37x_tim.c **** 
 483:../stdperiph/source/stm32f37x_tim.c **** /**
 484:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 485:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 486:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 10


 487:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 488:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
 489:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is the counter
 490:../stdperiph/source/stm32f37x_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 491:../stdperiph/source/stm32f37x_tim.c ****   *                 generation through the slave mode controller.
 492:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
 493:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 494:../stdperiph/source/stm32f37x_tim.c ****   */
 495:../stdperiph/source/stm32f37x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 496:../stdperiph/source/stm32f37x_tim.c **** {
 497:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 498:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 499:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 500:../stdperiph/source/stm32f37x_tim.c ****   
 501:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 502:../stdperiph/source/stm32f37x_tim.c ****   {
 503:../stdperiph/source/stm32f37x_tim.c ****     /* Set the URS Bit */
 504:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 505:../stdperiph/source/stm32f37x_tim.c ****   }
 506:../stdperiph/source/stm32f37x_tim.c ****   else
 507:../stdperiph/source/stm32f37x_tim.c ****   {
 508:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the URS Bit */
 509:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 510:../stdperiph/source/stm32f37x_tim.c ****   }
 511:../stdperiph/source/stm32f37x_tim.c **** }
 512:../stdperiph/source/stm32f37x_tim.c **** 
 513:../stdperiph/source/stm32f37x_tim.c **** /**
 514:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 515:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 516:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 517:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 518:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 519:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 520:../stdperiph/source/stm32f37x_tim.c ****   */
 521:../stdperiph/source/stm32f37x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 522:../stdperiph/source/stm32f37x_tim.c **** {
 523:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 524:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 525:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 526:../stdperiph/source/stm32f37x_tim.c ****   
 527:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
 528:../stdperiph/source/stm32f37x_tim.c ****   {
 529:../stdperiph/source/stm32f37x_tim.c ****     /* Set the ARR Preload Bit */
 530:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 531:../stdperiph/source/stm32f37x_tim.c ****   }
 532:../stdperiph/source/stm32f37x_tim.c ****   else
 533:../stdperiph/source/stm32f37x_tim.c ****   {
 534:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the ARR Preload Bit */
 535:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 536:../stdperiph/source/stm32f37x_tim.c ****   }
 537:../stdperiph/source/stm32f37x_tim.c **** }
 538:../stdperiph/source/stm32f37x_tim.c **** 
 539:../stdperiph/source/stm32f37x_tim.c **** /**
 540:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 541:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 542:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIM peripheral.
 543:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 11


 544:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
 545:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OPMode_Single
 546:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OPMode_Repetitive
 547:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 548:../stdperiph/source/stm32f37x_tim.c ****   */
 549:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 550:../stdperiph/source/stm32f37x_tim.c **** {
 551:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 552:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 553:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 554:../stdperiph/source/stm32f37x_tim.c ****   
 555:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OPM Bit */
 556:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 557:../stdperiph/source/stm32f37x_tim.c ****   /* Configure the OPM Mode */
 558:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 559:../stdperiph/source/stm32f37x_tim.c **** }
 560:../stdperiph/source/stm32f37x_tim.c **** 
 561:../stdperiph/source/stm32f37x_tim.c **** /**
 562:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 563:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be  2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 
 564:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
 565:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 566:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following value:
 567:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 568:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 569:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 570:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 571:../stdperiph/source/stm32f37x_tim.c ****   */
 572:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 573:../stdperiph/source/stm32f37x_tim.c **** {
 574:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 575:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 576:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 577:../stdperiph/source/stm32f37x_tim.c ****   
 578:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the CKD Bits */
 579:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 580:../stdperiph/source/stm32f37x_tim.c ****   /* Set the CKD value */
 581:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 582:../stdperiph/source/stm32f37x_tim.c **** }
 583:../stdperiph/source/stm32f37x_tim.c **** 
 584:../stdperiph/source/stm32f37x_tim.c **** /**
 585:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 586:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18 
 587:../stdperiph/source/stm32f37x_tim.c ****   *         and 19 to select the TIMx
 588:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
 589:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 590:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 591:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 592:../stdperiph/source/stm32f37x_tim.c ****   */
 593:../stdperiph/source/stm32f37x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 594:../stdperiph/source/stm32f37x_tim.c **** {
 595:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 596:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 597:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 598:../stdperiph/source/stm32f37x_tim.c ****   
 599:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
 600:../stdperiph/source/stm32f37x_tim.c ****   {
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 12


 601:../stdperiph/source/stm32f37x_tim.c ****     /* Enable the TIM Counter */
 602:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 603:../stdperiph/source/stm32f37x_tim.c ****   }
 604:../stdperiph/source/stm32f37x_tim.c ****   else
 605:../stdperiph/source/stm32f37x_tim.c ****   {
 606:../stdperiph/source/stm32f37x_tim.c ****     /* Disable the TIM Counter */
 607:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 608:../stdperiph/source/stm32f37x_tim.c ****   }
 609:../stdperiph/source/stm32f37x_tim.c **** }
 610:../stdperiph/source/stm32f37x_tim.c **** /**
 611:../stdperiph/source/stm32f37x_tim.c ****   * @}
 612:../stdperiph/source/stm32f37x_tim.c ****   */
 613:../stdperiph/source/stm32f37x_tim.c **** 
 614:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group2 Advanced-control timers (TIM15, TIM16 and TIM17) specific features
 615:../stdperiph/source/stm32f37x_tim.c ****  *  @brief   Advanced-control timers (TIM15, TIM16 and TIM17) specific features
 616:../stdperiph/source/stm32f37x_tim.c ****  *
 617:../stdperiph/source/stm32f37x_tim.c **** @verbatim   
 618:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 619:../stdperiph/source/stm32f37x_tim.c ****       ##### Advanced-control timers (TIM15, TIM16 and TIM17) specific features #####
 620:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================  
 621:../stdperiph/source/stm32f37x_tim.c ****   
 622:../stdperiph/source/stm32f37x_tim.c ****        ===================================================================      
 623:../stdperiph/source/stm32f37x_tim.c ****               *** TIM Driver: how to use the Break feature ***
 624:../stdperiph/source/stm32f37x_tim.c ****        =================================================================== 
 625:../stdperiph/source/stm32f37x_tim.c ****        [..] After configuring the Timer channel(s) in the appropriate Output Compare mode: 
 626:../stdperiph/source/stm32f37x_tim.c ****                          
 627:../stdperiph/source/stm32f37x_tim.c ****            (#) Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
 628:../stdperiph/source/stm32f37x_tim.c ****                Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
 629:../stdperiph/source/stm32f37x_tim.c ****                AOE(automatic output enable).
 630:../stdperiph/source/stm32f37x_tim.c ****                
 631:../stdperiph/source/stm32f37x_tim.c ****            (#) Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
 632:../stdperiph/source/stm32f37x_tim.c ****           
 633:../stdperiph/source/stm32f37x_tim.c ****            (#) Enable the Main Output using TIM_CtrlPWMOutputs(TIM16, ENABLE) 
 634:../stdperiph/source/stm32f37x_tim.c ****           
 635:../stdperiph/source/stm32f37x_tim.c ****            (#) Once the break even occurs, the Timer's output signals are put in reset
 636:../stdperiph/source/stm32f37x_tim.c ****                state or in a known state (according to the configuration made in
 637:../stdperiph/source/stm32f37x_tim.c ****                TIM_BDTRConfig() function).
 638:../stdperiph/source/stm32f37x_tim.c **** 
 639:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
 640:../stdperiph/source/stm32f37x_tim.c ****   * @{
 641:../stdperiph/source/stm32f37x_tim.c ****   */
 642:../stdperiph/source/stm32f37x_tim.c **** /**
 643:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 644:../stdperiph/source/stm32f37x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 645:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 15, 16 or 17 to select the TIM 
 646:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 647:../stdperiph/source/stm32f37x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 648:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 649:../stdperiph/source/stm32f37x_tim.c ****   */
 650:../stdperiph/source/stm32f37x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 651:../stdperiph/source/stm32f37x_tim.c **** {
 652:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 653:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 654:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 655:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 656:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 657:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 13


 658:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 659:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 660:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 661:../stdperiph/source/stm32f37x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 662:../stdperiph/source/stm32f37x_tim.c ****   TIMx->BDTR |= (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 663:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 664:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 665:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 666:../stdperiph/source/stm32f37x_tim.c **** }
 667:../stdperiph/source/stm32f37x_tim.c **** 
 668:../stdperiph/source/stm32f37x_tim.c **** /**
 669:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 670:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 671:../stdperiph/source/stm32f37x_tim.c ****   *         will be initialized.
 672:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 673:../stdperiph/source/stm32f37x_tim.c ****   */
 674:../stdperiph/source/stm32f37x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 675:../stdperiph/source/stm32f37x_tim.c **** {
 676:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 677:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 678:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 679:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 680:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 681:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 682:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 683:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 684:../stdperiph/source/stm32f37x_tim.c **** }
 685:../stdperiph/source/stm32f37x_tim.c **** 
 686:../stdperiph/source/stm32f37x_tim.c **** /**
 687:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 688:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 15, 16 or 17 to select the TIMx peripheral.
 689:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 690:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 691:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 692:../stdperiph/source/stm32f37x_tim.c ****   */
 693:../stdperiph/source/stm32f37x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 694:../stdperiph/source/stm32f37x_tim.c **** {
 695:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 696:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 697:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 698:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
 699:../stdperiph/source/stm32f37x_tim.c ****   {
 700:../stdperiph/source/stm32f37x_tim.c ****     /* Enable the TIM Main Output */
 701:../stdperiph/source/stm32f37x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 702:../stdperiph/source/stm32f37x_tim.c ****   }
 703:../stdperiph/source/stm32f37x_tim.c ****   else
 704:../stdperiph/source/stm32f37x_tim.c ****   {
 705:../stdperiph/source/stm32f37x_tim.c ****     /* Disable the TIM Main Output */
 706:../stdperiph/source/stm32f37x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 707:../stdperiph/source/stm32f37x_tim.c ****   }  
 708:../stdperiph/source/stm32f37x_tim.c **** }
 709:../stdperiph/source/stm32f37x_tim.c **** 
 710:../stdperiph/source/stm32f37x_tim.c **** /**
 711:../stdperiph/source/stm32f37x_tim.c ****   * @}
 712:../stdperiph/source/stm32f37x_tim.c ****   */
 713:../stdperiph/source/stm32f37x_tim.c **** 
 714:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group3 Output Compare management functions
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 14


 715:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Output Compare management functions 
 716:../stdperiph/source/stm32f37x_tim.c ****  *
 717:../stdperiph/source/stm32f37x_tim.c **** @verbatim
 718:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 719:../stdperiph/source/stm32f37x_tim.c ****                 ##### Output Compare management functions #####
 720:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 721:../stdperiph/source/stm32f37x_tim.c ****         *** TIM Driver: how to use it in Output Compare Mode ***
 722:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
 723:../stdperiph/source/stm32f37x_tim.c ****     [..] To use the Timer in Output Compare mode, the following steps are mandatory:
 724:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable TIM clock using 
 725:../stdperiph/source/stm32f37x_tim.c ****              RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function.
 726:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the TIM pins by configuring the corresponding GPIO pins
 727:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Time base unit as described in the first part of this 
 728:../stdperiph/source/stm32f37x_tim.c ****              driver, if needed, else the Timer will run with the default 
 729:../stdperiph/source/stm32f37x_tim.c ****              configuration:
 730:../stdperiph/source/stm32f37x_tim.c ****              (++) Autoreload value = 0xFFFF.
 731:../stdperiph/source/stm32f37x_tim.c ****              (++) Prescaler value = 0x0000.
 732:../stdperiph/source/stm32f37x_tim.c ****              (++) Counter mode = Up counting.
 733:../stdperiph/source/stm32f37x_tim.c ****              (++) Clock Division = TIM_CKD_DIV1.
 734:../stdperiph/source/stm32f37x_tim.c ****          (#) Fill the TIM_OCInitStruct with the desired parameters including:
 735:../stdperiph/source/stm32f37x_tim.c ****              (++) The TIM Output Compare mode: TIM_OCMode.
 736:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Output State: TIM_OutputState.
 737:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Pulse value: TIM_Pulse.
 738:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Output Compare Polarity : TIM_OCPolarity.
 739:../stdperiph/source/stm32f37x_tim.c ****          (#) Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired 
 740:../stdperiph/source/stm32f37x_tim.c ****              channel with the corresponding configuration.
 741:../stdperiph/source/stm32f37x_tim.c ****          (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 742:../stdperiph/source/stm32f37x_tim.c ****     [..]
 743:../stdperiph/source/stm32f37x_tim.c ****         (@) All other functions can be used separately to modify, if needed,
 744:../stdperiph/source/stm32f37x_tim.c ****           a specific feature of the Timer.
 745:../stdperiph/source/stm32f37x_tim.c ****         (@) In case of PWM mode, this function is mandatory:
 746:../stdperiph/source/stm32f37x_tim.c ****             TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE).
 747:../stdperiph/source/stm32f37x_tim.c ****         (@) If the corresponding interrupt or DMA request are needed, the user should:
 748:../stdperiph/source/stm32f37x_tim.c ****             (#@) Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests).
 749:../stdperiph/source/stm32f37x_tim.c ****             (#@) Enable the corresponding interrupt (or DMA request) using the function
 750:../stdperiph/source/stm32f37x_tim.c ****                  TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)).
 751:../stdperiph/source/stm32f37x_tim.c **** 
 752:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
 753:../stdperiph/source/stm32f37x_tim.c ****   * @{
 754:../stdperiph/source/stm32f37x_tim.c ****   */
 755:../stdperiph/source/stm32f37x_tim.c **** 
 756:../stdperiph/source/stm32f37x_tim.c **** /**
 757:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 758:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 759:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to select 
 760:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
 761:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 762:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
 763:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
 764:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 765:../stdperiph/source/stm32f37x_tim.c ****   */
 766:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 767:../stdperiph/source/stm32f37x_tim.c **** {
 768:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 769:../stdperiph/source/stm32f37x_tim.c ****    
 770:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 771:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 15


 772:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 773:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 774:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 775:../stdperiph/source/stm32f37x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 776:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 777:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
 778:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 779:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 780:../stdperiph/source/stm32f37x_tim.c ****   tmpcr2 =  TIMx->CR2;
 781:../stdperiph/source/stm32f37x_tim.c ****   
 782:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
 783:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 784:../stdperiph/source/stm32f37x_tim.c ****     
 785:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Compare Mode Bits */
 786:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 787:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 788:../stdperiph/source/stm32f37x_tim.c **** 
 789:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Output Compare Mode */
 790:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 791:../stdperiph/source/stm32f37x_tim.c ****   
 792:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Polarity level */
 793:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 794:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 795:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 796:../stdperiph/source/stm32f37x_tim.c ****   
 797:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output State */
 798:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 799:../stdperiph/source/stm32f37x_tim.c ****     
 800:../stdperiph/source/stm32f37x_tim.c ****   if((TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 801:../stdperiph/source/stm32f37x_tim.c ****   {
 802:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 803:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 804:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 805:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 806:../stdperiph/source/stm32f37x_tim.c ****     
 807:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the Output N Polarity level */
 808:../stdperiph/source/stm32f37x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 809:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N Polarity */
 810:../stdperiph/source/stm32f37x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 811:../stdperiph/source/stm32f37x_tim.c ****     
 812:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the Output N State */
 813:../stdperiph/source/stm32f37x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 814:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N State */
 815:../stdperiph/source/stm32f37x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 816:../stdperiph/source/stm32f37x_tim.c ****     
 817:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 818:../stdperiph/source/stm32f37x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 819:../stdperiph/source/stm32f37x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 820:../stdperiph/source/stm32f37x_tim.c ****     
 821:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output Idle state */
 822:../stdperiph/source/stm32f37x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 823:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N Idle state */
 824:../stdperiph/source/stm32f37x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 825:../stdperiph/source/stm32f37x_tim.c ****   }
 826:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR2 */
 827:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 = tmpcr2;
 828:../stdperiph/source/stm32f37x_tim.c ****   
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 16


 829:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
 830:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 831:../stdperiph/source/stm32f37x_tim.c **** 
 832:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare Register value */
 833:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 834:../stdperiph/source/stm32f37x_tim.c ****  
 835:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
 836:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 837:../stdperiph/source/stm32f37x_tim.c **** }
 838:../stdperiph/source/stm32f37x_tim.c **** 
 839:../stdperiph/source/stm32f37x_tim.c **** /**
 840:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 841:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 842:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 or 19 to select the TIM peripheral.
 843:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 844:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
 845:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
 846:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 847:../stdperiph/source/stm32f37x_tim.c ****   */
 848:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 849:../stdperiph/source/stm32f37x_tim.c **** {
 850:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 851:../stdperiph/source/stm32f37x_tim.c ****    
 852:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 853:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 854:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 855:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 856:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 857:../stdperiph/source/stm32f37x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 858:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 859:../stdperiph/source/stm32f37x_tim.c ****   
 860:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */  
 861:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 862:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 863:../stdperiph/source/stm32f37x_tim.c ****   tmpcr2 =  TIMx->CR2;
 864:../stdperiph/source/stm32f37x_tim.c ****   
 865:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
 866:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 867:../stdperiph/source/stm32f37x_tim.c ****     
 868:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 869:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 870:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 871:../stdperiph/source/stm32f37x_tim.c ****   
 872:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Output Compare Mode */
 873:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 874:../stdperiph/source/stm32f37x_tim.c ****   
 875:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Polarity level */
 876:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 877:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 878:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 879:../stdperiph/source/stm32f37x_tim.c ****   
 880:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output State */
 881:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 882:../stdperiph/source/stm32f37x_tim.c **** 
 883:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR2 */
 884:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 = tmpcr2;
 885:../stdperiph/source/stm32f37x_tim.c ****   
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 17


 886:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
 887:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 888:../stdperiph/source/stm32f37x_tim.c **** 
 889:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare Register value */
 890:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 891:../stdperiph/source/stm32f37x_tim.c ****   
 892:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
 893:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 894:../stdperiph/source/stm32f37x_tim.c **** }
 895:../stdperiph/source/stm32f37x_tim.c **** 
 896:../stdperiph/source/stm32f37x_tim.c **** /**
 897:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 898:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 899:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
 900:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 901:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
 902:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
 903:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 904:../stdperiph/source/stm32f37x_tim.c ****   */
 905:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 906:../stdperiph/source/stm32f37x_tim.c **** {
 907:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 908:../stdperiph/source/stm32f37x_tim.c ****    
 909:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 910:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 911:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 912:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 913:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 914:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 915:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 916:../stdperiph/source/stm32f37x_tim.c ****   
 917:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
 918:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 919:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 920:../stdperiph/source/stm32f37x_tim.c ****   tmpcr2 =  TIMx->CR2;
 921:../stdperiph/source/stm32f37x_tim.c ****   
 922:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR2 register value */
 923:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 924:../stdperiph/source/stm32f37x_tim.c ****     
 925:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 926:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 927:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 928:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Output Compare Mode */
 929:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 930:../stdperiph/source/stm32f37x_tim.c ****   
 931:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Polarity level */
 932:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 933:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 934:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 935:../stdperiph/source/stm32f37x_tim.c ****   
 936:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output State */
 937:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 938:../stdperiph/source/stm32f37x_tim.c ****     
 939:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR2 */
 940:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 = tmpcr2;
 941:../stdperiph/source/stm32f37x_tim.c ****   
 942:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 18


 943:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 944:../stdperiph/source/stm32f37x_tim.c **** 
 945:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare Register value */
 946:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 947:../stdperiph/source/stm32f37x_tim.c ****   
 948:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
 949:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 950:../stdperiph/source/stm32f37x_tim.c **** }
 951:../stdperiph/source/stm32f37x_tim.c **** 
 952:../stdperiph/source/stm32f37x_tim.c **** /**
 953:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 954:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 955:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
 956:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 957:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
 958:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
 959:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
 960:../stdperiph/source/stm32f37x_tim.c ****   */
 961:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 962:../stdperiph/source/stm32f37x_tim.c **** {
 963:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 964:../stdperiph/source/stm32f37x_tim.c ****    
 965:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 966:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 967:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 968:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 969:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 970:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 971:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 972:../stdperiph/source/stm32f37x_tim.c ****   
 973:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
 974:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 975:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 976:../stdperiph/source/stm32f37x_tim.c ****   tmpcr2 =  TIMx->CR2;
 977:../stdperiph/source/stm32f37x_tim.c ****   
 978:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR2 register value */
 979:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 980:../stdperiph/source/stm32f37x_tim.c ****     
 981:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 982:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 983:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 984:../stdperiph/source/stm32f37x_tim.c ****   
 985:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Output Compare Mode */
 986:../stdperiph/source/stm32f37x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 987:../stdperiph/source/stm32f37x_tim.c ****   
 988:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the Output Polarity level */
 989:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 990:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 991:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 992:../stdperiph/source/stm32f37x_tim.c ****   
 993:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output State */
 994:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 995:../stdperiph/source/stm32f37x_tim.c **** 
 996:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR2 */
 997:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 = tmpcr2;
 998:../stdperiph/source/stm32f37x_tim.c ****   
 999:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */  
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 19


1000:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
1001:../stdperiph/source/stm32f37x_tim.c **** 
1002:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare Register value */
1003:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
1004:../stdperiph/source/stm32f37x_tim.c ****   
1005:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
1006:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1007:../stdperiph/source/stm32f37x_tim.c **** }
1008:../stdperiph/source/stm32f37x_tim.c **** 
1009:../stdperiph/source/stm32f37x_tim.c **** /**
1010:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
1011:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
1012:../stdperiph/source/stm32f37x_tim.c ****   *         be initialized.
1013:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1014:../stdperiph/source/stm32f37x_tim.c ****   */
1015:../stdperiph/source/stm32f37x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
1016:../stdperiph/source/stm32f37x_tim.c **** {
1017:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
1018:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
1019:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
1020:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
1021:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000000;
1022:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
1023:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
1024:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
1025:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
1026:../stdperiph/source/stm32f37x_tim.c **** }
1027:../stdperiph/source/stm32f37x_tim.c **** 
1028:../stdperiph/source/stm32f37x_tim.c **** /**
1029:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
1030:../stdperiph/source/stm32f37x_tim.c ****   * @note   This function disables the selected channel before changing the Output
1031:../stdperiph/source/stm32f37x_tim.c ****   *         Compare Mode.
1032:../stdperiph/source/stm32f37x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
1033:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select 
1034:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1035:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1036:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1037:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1038:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1039:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1040:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1041:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
1042:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1043:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCMode_Timing
1044:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCMode_Active
1045:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCMode_Toggle
1046:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCMode_PWM1
1047:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCMode_PWM2
1048:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_Active
1049:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_InActive
1050:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1051:../stdperiph/source/stm32f37x_tim.c ****   */
1052:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1053:../stdperiph/source/stm32f37x_tim.c **** {
1054:../stdperiph/source/stm32f37x_tim.c ****   uint32_t tmp = 0;
1055:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmp1 = 0;
1056:../stdperiph/source/stm32f37x_tim.c **** 
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 20


1057:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1058:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));  
1059:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1060:../stdperiph/source/stm32f37x_tim.c ****   
1061:../stdperiph/source/stm32f37x_tim.c ****   tmp = (uint32_t) TIMx;
1062:../stdperiph/source/stm32f37x_tim.c ****   tmp += CCMR_OFFSET;
1063:../stdperiph/source/stm32f37x_tim.c **** 
1064:../stdperiph/source/stm32f37x_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
1065:../stdperiph/source/stm32f37x_tim.c **** 
1066:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1067:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
1068:../stdperiph/source/stm32f37x_tim.c **** 
1069:../stdperiph/source/stm32f37x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
1070:../stdperiph/source/stm32f37x_tim.c ****   {
1071:../stdperiph/source/stm32f37x_tim.c ****     tmp += (TIM_Channel>>1);
1072:../stdperiph/source/stm32f37x_tim.c **** 
1073:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1074:../stdperiph/source/stm32f37x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
1075:../stdperiph/source/stm32f37x_tim.c ****    
1076:../stdperiph/source/stm32f37x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1077:../stdperiph/source/stm32f37x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
1078:../stdperiph/source/stm32f37x_tim.c ****   }
1079:../stdperiph/source/stm32f37x_tim.c ****   else
1080:../stdperiph/source/stm32f37x_tim.c ****   {
1081:../stdperiph/source/stm32f37x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
1082:../stdperiph/source/stm32f37x_tim.c **** 
1083:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1084:../stdperiph/source/stm32f37x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
1085:../stdperiph/source/stm32f37x_tim.c ****     
1086:../stdperiph/source/stm32f37x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1087:../stdperiph/source/stm32f37x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
1088:../stdperiph/source/stm32f37x_tim.c ****   }
1089:../stdperiph/source/stm32f37x_tim.c **** }
1090:../stdperiph/source/stm32f37x_tim.c **** 
1091:../stdperiph/source/stm32f37x_tim.c **** /**
1092:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1093:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select
1094:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1095:../stdperiph/source/stm32f37x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1096:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1097:../stdperiph/source/stm32f37x_tim.c ****   */
1098:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1099:../stdperiph/source/stm32f37x_tim.c **** {
1100:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1101:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1102:../stdperiph/source/stm32f37x_tim.c ****   
1103:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare1 Register value */
1104:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR1 = Compare1;
1105:../stdperiph/source/stm32f37x_tim.c **** }
1106:../stdperiph/source/stm32f37x_tim.c **** 
1107:../stdperiph/source/stm32f37x_tim.c **** /**
1108:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1109:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 or 19 to select the TIM peripheral.
1110:../stdperiph/source/stm32f37x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1111:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1112:../stdperiph/source/stm32f37x_tim.c ****   */
1113:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 21


1114:../stdperiph/source/stm32f37x_tim.c **** {
1115:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1116:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1117:../stdperiph/source/stm32f37x_tim.c ****   
1118:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare2 Register value */
1119:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR2 = Compare2;
1120:../stdperiph/source/stm32f37x_tim.c **** }
1121:../stdperiph/source/stm32f37x_tim.c **** 
1122:../stdperiph/source/stm32f37x_tim.c **** /**
1123:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1124:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1125:../stdperiph/source/stm32f37x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1126:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1127:../stdperiph/source/stm32f37x_tim.c ****   */
1128:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1129:../stdperiph/source/stm32f37x_tim.c **** {
1130:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1131:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1132:../stdperiph/source/stm32f37x_tim.c ****   
1133:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare3 Register value */
1134:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR3 = Compare3;
1135:../stdperiph/source/stm32f37x_tim.c **** }
1136:../stdperiph/source/stm32f37x_tim.c **** 
1137:../stdperiph/source/stm32f37x_tim.c **** /**
1138:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1139:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1140:../stdperiph/source/stm32f37x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1141:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1142:../stdperiph/source/stm32f37x_tim.c ****   */
1143:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1144:../stdperiph/source/stm32f37x_tim.c **** {
1145:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1146:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1147:../stdperiph/source/stm32f37x_tim.c ****   
1148:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Capture Compare4 Register value */
1149:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCR4 = Compare4;
1150:../stdperiph/source/stm32f37x_tim.c **** }
1151:../stdperiph/source/stm32f37x_tim.c **** 
1152:../stdperiph/source/stm32f37x_tim.c **** /**
1153:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1154:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select 
1155:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1156:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1157:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1158:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
1159:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1160:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1161:../stdperiph/source/stm32f37x_tim.c ****   */
1162:../stdperiph/source/stm32f37x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1163:../stdperiph/source/stm32f37x_tim.c **** {
1164:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1165:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1166:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1167:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1168:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1169:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1M Bits */
1170:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 22


1171:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
1172:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1173:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1174:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1175:../stdperiph/source/stm32f37x_tim.c **** }
1176:../stdperiph/source/stm32f37x_tim.c ****  
1177:../stdperiph/source/stm32f37x_tim.c **** /**
1178:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1179:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be2, 3, 4, 5, 12, 15 or 19 to select the TIM 
1180:../stdperiph/source/stm32f37x_tim.c ****   *   peripheral.
1181:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1182:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1183:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1184:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1185:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1186:../stdperiph/source/stm32f37x_tim.c ****   */
1187:../stdperiph/source/stm32f37x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1188:../stdperiph/source/stm32f37x_tim.c **** {
1189:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1190:../stdperiph/source/stm32f37x_tim.c ****   
1191:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1192:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1193:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1194:../stdperiph/source/stm32f37x_tim.c ****   
1195:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1196:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2M Bits */
1197:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
1198:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
1199:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1200:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1201:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1202:../stdperiph/source/stm32f37x_tim.c **** }
1203:../stdperiph/source/stm32f37x_tim.c **** 
1204:../stdperiph/source/stm32f37x_tim.c **** /**
1205:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1206:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1207:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1208:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1209:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
1210:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1211:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1212:../stdperiph/source/stm32f37x_tim.c ****   */
1213:../stdperiph/source/stm32f37x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1214:../stdperiph/source/stm32f37x_tim.c **** {
1215:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1216:../stdperiph/source/stm32f37x_tim.c ****   
1217:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1218:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1219:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1220:../stdperiph/source/stm32f37x_tim.c ****   
1221:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1222:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1M Bits */
1223:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
1224:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
1225:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1226:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1227:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 23


1228:../stdperiph/source/stm32f37x_tim.c **** }
1229:../stdperiph/source/stm32f37x_tim.c **** 
1230:../stdperiph/source/stm32f37x_tim.c **** /**
1231:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1232:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1233:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1234:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1235:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1236:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1237:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1238:../stdperiph/source/stm32f37x_tim.c ****   */
1239:../stdperiph/source/stm32f37x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1240:../stdperiph/source/stm32f37x_tim.c **** {
1241:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1242:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1243:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1244:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1245:../stdperiph/source/stm32f37x_tim.c ****   
1246:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1247:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2M Bits */
1248:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
1249:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
1250:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1251:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1252:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1253:../stdperiph/source/stm32f37x_tim.c **** }
1254:../stdperiph/source/stm32f37x_tim.c **** 
1255:../stdperiph/source/stm32f37x_tim.c **** /**
1256:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1257:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3 or 15 to select the TIMx peripheral
1258:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1259:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
1260:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1261:../stdperiph/source/stm32f37x_tim.c ****   */
1262:../stdperiph/source/stm32f37x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1263:../stdperiph/source/stm32f37x_tim.c **** { 
1264:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1265:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1266:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1267:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
1268:../stdperiph/source/stm32f37x_tim.c ****   {
1269:../stdperiph/source/stm32f37x_tim.c ****     /* Set the CCPC Bit */
1270:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
1271:../stdperiph/source/stm32f37x_tim.c ****   }
1272:../stdperiph/source/stm32f37x_tim.c ****   else
1273:../stdperiph/source/stm32f37x_tim.c ****   {
1274:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the CCPC Bit */
1275:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
1276:../stdperiph/source/stm32f37x_tim.c ****   }
1277:../stdperiph/source/stm32f37x_tim.c **** }
1278:../stdperiph/source/stm32f37x_tim.c **** 
1279:../stdperiph/source/stm32f37x_tim.c **** 
1280:../stdperiph/source/stm32f37x_tim.c **** /**
1281:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1282:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 14, 15, 16 and 17 to select the TIM peripheral.
1283:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1284:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 24


1285:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Enable
1286:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Disable
1287:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1288:../stdperiph/source/stm32f37x_tim.c ****   */
1289:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1290:../stdperiph/source/stm32f37x_tim.c **** {
1291:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1292:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1293:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1294:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1295:../stdperiph/source/stm32f37x_tim.c ****   
1296:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1297:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1PE Bit */
1298:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
1299:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1300:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1301:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1302:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1303:../stdperiph/source/stm32f37x_tim.c **** }
1304:../stdperiph/source/stm32f37x_tim.c **** 
1305:../stdperiph/source/stm32f37x_tim.c **** /**
1306:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1307:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to 
1308:../stdperiph/source/stm32f37x_tim.c ****   *         select the TIM peripheral.
1309:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1310:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1311:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Enable
1312:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Disable
1313:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1314:../stdperiph/source/stm32f37x_tim.c ****   */
1315:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1316:../stdperiph/source/stm32f37x_tim.c **** {
1317:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1318:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1319:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1320:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1321:../stdperiph/source/stm32f37x_tim.c ****   
1322:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1323:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2PE Bit */
1324:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
1325:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1326:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1327:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1328:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1329:../stdperiph/source/stm32f37x_tim.c **** }
1330:../stdperiph/source/stm32f37x_tim.c **** 
1331:../stdperiph/source/stm32f37x_tim.c **** /**
1332:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1333:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1334:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1335:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1336:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Enable
1337:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Disable
1338:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1339:../stdperiph/source/stm32f37x_tim.c ****   */
1340:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1341:../stdperiph/source/stm32f37x_tim.c **** {
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 25


1342:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1343:../stdperiph/source/stm32f37x_tim.c ****   
1344:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1345:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1346:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1347:../stdperiph/source/stm32f37x_tim.c ****   
1348:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1349:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3PE Bit */
1350:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
1351:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1352:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1353:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1354:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1355:../stdperiph/source/stm32f37x_tim.c **** }
1356:../stdperiph/source/stm32f37x_tim.c **** 
1357:../stdperiph/source/stm32f37x_tim.c **** /**
1358:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1359:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1360:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1361:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1362:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Enable
1363:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPreload_Disable
1364:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1365:../stdperiph/source/stm32f37x_tim.c ****   */
1366:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1367:../stdperiph/source/stm32f37x_tim.c **** {
1368:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1369:../stdperiph/source/stm32f37x_tim.c ****   
1370:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1371:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1372:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1373:../stdperiph/source/stm32f37x_tim.c ****   
1374:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1375:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4PE Bit */
1376:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
1377:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1378:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1379:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1380:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1381:../stdperiph/source/stm32f37x_tim.c **** }
1382:../stdperiph/source/stm32f37x_tim.c **** 
1383:../stdperiph/source/stm32f37x_tim.c **** /**
1384:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1385:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select 
1386:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1387:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1388:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1389:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1390:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1391:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1392:../stdperiph/source/stm32f37x_tim.c ****   */
1393:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1394:../stdperiph/source/stm32f37x_tim.c **** {
1395:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1396:../stdperiph/source/stm32f37x_tim.c ****   
1397:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1398:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 26


1399:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1400:../stdperiph/source/stm32f37x_tim.c ****   
1401:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
1402:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1403:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1FE Bit */
1404:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
1405:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1406:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_OCFast;
1407:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
1408:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1409:../stdperiph/source/stm32f37x_tim.c **** }
1410:../stdperiph/source/stm32f37x_tim.c **** 
1411:../stdperiph/source/stm32f37x_tim.c **** /**
1412:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1413:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 or 19 to select the TIM peripheral.
1414:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1415:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1416:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1417:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1418:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1419:../stdperiph/source/stm32f37x_tim.c ****   */
1420:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1421:../stdperiph/source/stm32f37x_tim.c **** {
1422:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1423:../stdperiph/source/stm32f37x_tim.c ****   
1424:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1425:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1426:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1427:../stdperiph/source/stm32f37x_tim.c ****   
1428:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
1429:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1430:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2FE Bit */
1431:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
1432:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1433:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1434:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
1435:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1436:../stdperiph/source/stm32f37x_tim.c **** }
1437:../stdperiph/source/stm32f37x_tim.c **** 
1438:../stdperiph/source/stm32f37x_tim.c **** /**
1439:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1440:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1441:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1442:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1443:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1444:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1445:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1446:../stdperiph/source/stm32f37x_tim.c ****   */
1447:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1448:../stdperiph/source/stm32f37x_tim.c **** {
1449:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1450:../stdperiph/source/stm32f37x_tim.c ****   
1451:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1452:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1453:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1454:../stdperiph/source/stm32f37x_tim.c ****   
1455:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR2 register value */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 27


1456:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1457:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3FE Bit */
1458:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
1459:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1460:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= TIM_OCFast;
1461:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */
1462:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1463:../stdperiph/source/stm32f37x_tim.c **** }
1464:../stdperiph/source/stm32f37x_tim.c **** 
1465:../stdperiph/source/stm32f37x_tim.c **** /**
1466:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1467:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1468:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1469:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1470:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1471:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1472:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1473:../stdperiph/source/stm32f37x_tim.c ****   */
1474:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1475:../stdperiph/source/stm32f37x_tim.c **** {
1476:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1477:../stdperiph/source/stm32f37x_tim.c ****   
1478:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1479:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1480:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1481:../stdperiph/source/stm32f37x_tim.c ****   
1482:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR2 register value */
1483:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1484:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4FE Bit */
1485:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
1486:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1487:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1488:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */
1489:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1490:../stdperiph/source/stm32f37x_tim.c **** }
1491:../stdperiph/source/stm32f37x_tim.c **** 
1492:../stdperiph/source/stm32f37x_tim.c **** /**
1493:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1494:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 or 19 to select the TIM peripheral.
1495:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1496:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1497:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1498:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1499:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1500:../stdperiph/source/stm32f37x_tim.c ****   */
1501:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1502:../stdperiph/source/stm32f37x_tim.c **** {
1503:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1504:../stdperiph/source/stm32f37x_tim.c ****   
1505:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1506:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1507:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1508:../stdperiph/source/stm32f37x_tim.c ****   
1509:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1510:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1CE Bit */
1511:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
1512:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 28


1513:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_OCClear;
1514:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1515:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1516:../stdperiph/source/stm32f37x_tim.c **** }
1517:../stdperiph/source/stm32f37x_tim.c **** 
1518:../stdperiph/source/stm32f37x_tim.c **** /**
1519:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1520:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1521:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1522:../stdperiph/source/stm32f37x_tim.c **** 
1523:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1524:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1525:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1526:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1527:../stdperiph/source/stm32f37x_tim.c ****   */
1528:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1529:../stdperiph/source/stm32f37x_tim.c **** {
1530:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
1531:../stdperiph/source/stm32f37x_tim.c ****   
1532:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1533:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1534:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1535:../stdperiph/source/stm32f37x_tim.c ****   
1536:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1537:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2CE Bit */
1538:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
1539:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1540:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1541:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
1542:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1543:../stdperiph/source/stm32f37x_tim.c **** }
1544:../stdperiph/source/stm32f37x_tim.c **** 
1545:../stdperiph/source/stm32f37x_tim.c **** /**
1546:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1547:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1548:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1549:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1550:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1551:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1552:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1553:../stdperiph/source/stm32f37x_tim.c ****   */
1554:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1555:../stdperiph/source/stm32f37x_tim.c **** {
1556:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1557:../stdperiph/source/stm32f37x_tim.c ****   
1558:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1559:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1560:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1561:../stdperiph/source/stm32f37x_tim.c ****   
1562:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1563:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3CE Bit */
1564:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
1565:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1566:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= TIM_OCClear;
1567:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1568:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1569:../stdperiph/source/stm32f37x_tim.c **** }
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 29


1570:../stdperiph/source/stm32f37x_tim.c **** 
1571:../stdperiph/source/stm32f37x_tim.c **** /**
1572:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1573:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1574:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1575:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1576:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1577:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1578:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1579:../stdperiph/source/stm32f37x_tim.c ****   */
1580:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1581:../stdperiph/source/stm32f37x_tim.c **** {
1582:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
1583:../stdperiph/source/stm32f37x_tim.c ****   
1584:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1585:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1586:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1587:../stdperiph/source/stm32f37x_tim.c ****   
1588:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1589:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4CE Bit */
1590:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
1591:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1592:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1593:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
1594:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1595:../stdperiph/source/stm32f37x_tim.c **** }
1596:../stdperiph/source/stm32f37x_tim.c **** 
1597:../stdperiph/source/stm32f37x_tim.c **** /**
1598:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1599:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to select 
1600:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1601:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1602:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1603:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1604:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1605:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1606:../stdperiph/source/stm32f37x_tim.c ****   */
1607:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1608:../stdperiph/source/stm32f37x_tim.c **** {
1609:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
1610:../stdperiph/source/stm32f37x_tim.c ****   
1611:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1612:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1613:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1614:../stdperiph/source/stm32f37x_tim.c ****   
1615:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
1616:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC1P Bit */
1617:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
1618:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCPolarity;
1619:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
1620:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1621:../stdperiph/source/stm32f37x_tim.c **** }
1622:../stdperiph/source/stm32f37x_tim.c **** 
1623:../stdperiph/source/stm32f37x_tim.c **** /**
1624:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1625:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 15, 16 or 17 to select the TIM peripheral.
1626:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 30


1627:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1628:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1629:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1630:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1631:../stdperiph/source/stm32f37x_tim.c ****   */
1632:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1633:../stdperiph/source/stm32f37x_tim.c **** {
1634:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
1635:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1636:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1637:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1638:../stdperiph/source/stm32f37x_tim.c ****    
1639:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
1640:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC1NP Bit */
1641:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
1642:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCNPolarity;
1643:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
1644:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1645:../stdperiph/source/stm32f37x_tim.c **** }
1646:../stdperiph/source/stm32f37x_tim.c **** 
1647:../stdperiph/source/stm32f37x_tim.c **** /**
1648:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1649:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
1650:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1651:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1652:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1653:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1654:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1655:../stdperiph/source/stm32f37x_tim.c ****   */
1656:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1657:../stdperiph/source/stm32f37x_tim.c **** {
1658:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
1659:../stdperiph/source/stm32f37x_tim.c ****   
1660:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1661:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1662:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1663:../stdperiph/source/stm32f37x_tim.c ****   
1664:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
1665:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC2P Bit */
1666:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
1667:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1668:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
1669:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1670:../stdperiph/source/stm32f37x_tim.c **** }
1671:../stdperiph/source/stm32f37x_tim.c **** 
1672:../stdperiph/source/stm32f37x_tim.c **** /**
1673:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1674:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1675:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1676:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1677:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1678:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1679:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1680:../stdperiph/source/stm32f37x_tim.c ****   */
1681:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1682:../stdperiph/source/stm32f37x_tim.c **** {
1683:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 31


1684:../stdperiph/source/stm32f37x_tim.c ****   
1685:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1686:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1687:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1688:../stdperiph/source/stm32f37x_tim.c ****   
1689:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
1690:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC3P Bit */
1691:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
1692:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1693:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
1694:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1695:../stdperiph/source/stm32f37x_tim.c **** }
1696:../stdperiph/source/stm32f37x_tim.c **** 
1697:../stdperiph/source/stm32f37x_tim.c **** /**
1698:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1699:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1700:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1701:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1702:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1703:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1704:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1705:../stdperiph/source/stm32f37x_tim.c ****   */
1706:../stdperiph/source/stm32f37x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1707:../stdperiph/source/stm32f37x_tim.c **** {
1708:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
1709:../stdperiph/source/stm32f37x_tim.c ****   
1710:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1711:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1712:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1713:../stdperiph/source/stm32f37x_tim.c ****   
1714:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
1715:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC4P Bit */
1716:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
1717:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1718:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
1719:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
1720:../stdperiph/source/stm32f37x_tim.c **** }
1721:../stdperiph/source/stm32f37x_tim.c **** 
1722:../stdperiph/source/stm32f37x_tim.c **** /**
1723:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the OCReference Clear source.
1724:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
1725:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_OCReferenceClear: specifies the OCReference Clear source.
1726:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1727:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCReferenceClear_ETRF: The internal OCreference clear input is connected to
1728:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_OCReferenceClear_OCREFCLR: The internal OCreference clear input is connecte
1729:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1730:../stdperiph/source/stm32f37x_tim.c ****   */
1731:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)
1732:../stdperiph/source/stm32f37x_tim.c **** {
1733:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1734:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1735:../stdperiph/source/stm32f37x_tim.c ****   assert_param(TIM_OCREFERENCECECLEAR_SOURCE(TIM_OCReferenceClear));
1736:../stdperiph/source/stm32f37x_tim.c **** 
1737:../stdperiph/source/stm32f37x_tim.c ****   /* Set the TIM_OCReferenceClear source */
1738:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR &=  (uint16_t)~((uint16_t)TIM_SMCR_OCCS);
1739:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |=  TIM_OCReferenceClear;
1740:../stdperiph/source/stm32f37x_tim.c **** }
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 32


1741:../stdperiph/source/stm32f37x_tim.c **** 
1742:../stdperiph/source/stm32f37x_tim.c **** /**
1743:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1744:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to select 
1745:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
1746:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1747:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
1748:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1749:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1750:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1751:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1752:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1753:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1754:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1755:../stdperiph/source/stm32f37x_tim.c ****   */
1756:../stdperiph/source/stm32f37x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1757:../stdperiph/source/stm32f37x_tim.c **** {
1758:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmp = 0;
1759:../stdperiph/source/stm32f37x_tim.c **** 
1760:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1761:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx)); 
1762:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1763:../stdperiph/source/stm32f37x_tim.c **** 
1764:../stdperiph/source/stm32f37x_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
1765:../stdperiph/source/stm32f37x_tim.c **** 
1766:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the CCxE Bit */
1767:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1768:../stdperiph/source/stm32f37x_tim.c **** 
1769:../stdperiph/source/stm32f37x_tim.c ****   /* Set or reset the CCxE Bit */ 
1770:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1771:../stdperiph/source/stm32f37x_tim.c **** }
1772:../stdperiph/source/stm32f37x_tim.c **** 
1773:../stdperiph/source/stm32f37x_tim.c **** /**
1774:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1775:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 15, 16 or 17 to select the TIM peripheral.
1776:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1777:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
1778:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1779:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1780:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1781:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1782:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1783:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1784:../stdperiph/source/stm32f37x_tim.c ****   */
1785:../stdperiph/source/stm32f37x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1786:../stdperiph/source/stm32f37x_tim.c **** {
1787:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmp = 0;
1788:../stdperiph/source/stm32f37x_tim.c **** 
1789:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1790:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1791:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1792:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1793:../stdperiph/source/stm32f37x_tim.c **** 
1794:../stdperiph/source/stm32f37x_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
1795:../stdperiph/source/stm32f37x_tim.c **** 
1796:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the CCxNE Bit */
1797:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 33


1798:../stdperiph/source/stm32f37x_tim.c **** 
1799:../stdperiph/source/stm32f37x_tim.c ****   /* Set or reset the CCxNE Bit */ 
1800:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
1801:../stdperiph/source/stm32f37x_tim.c **** }
1802:../stdperiph/source/stm32f37x_tim.c **** 
1803:../stdperiph/source/stm32f37x_tim.c **** /**
1804:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1805:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 15, 16 or 17 to select the TIMx peripheral
1806:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the Commutation event.
1807:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
1808:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1809:../stdperiph/source/stm32f37x_tim.c ****   */
1810:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1811:../stdperiph/source/stm32f37x_tim.c **** {
1812:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1813:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1814:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1815:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
1816:../stdperiph/source/stm32f37x_tim.c ****   {
1817:../stdperiph/source/stm32f37x_tim.c ****     /* Set the COM Bit */
1818:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
1819:../stdperiph/source/stm32f37x_tim.c ****   }
1820:../stdperiph/source/stm32f37x_tim.c ****   else
1821:../stdperiph/source/stm32f37x_tim.c ****   {
1822:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the COM Bit */
1823:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
1824:../stdperiph/source/stm32f37x_tim.c ****   }
1825:../stdperiph/source/stm32f37x_tim.c **** }
1826:../stdperiph/source/stm32f37x_tim.c **** 
1827:../stdperiph/source/stm32f37x_tim.c **** /**
1828:../stdperiph/source/stm32f37x_tim.c ****   * @}
1829:../stdperiph/source/stm32f37x_tim.c ****   */
1830:../stdperiph/source/stm32f37x_tim.c **** 
1831:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group4 Input Capture management functions
1832:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Input Capture management functions 
1833:../stdperiph/source/stm32f37x_tim.c ****  *
1834:../stdperiph/source/stm32f37x_tim.c **** @verbatim
1835:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
1836:../stdperiph/source/stm32f37x_tim.c ****                ##### Input Capture management functions #####
1837:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
1838:../stdperiph/source/stm32f37x_tim.c ****    
1839:../stdperiph/source/stm32f37x_tim.c ****           *** TIM Driver: how to use it in Input Capture Mode ***
1840:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
1841:../stdperiph/source/stm32f37x_tim.c ****     [..] To use the Timer in Input Capture mode, the following steps are mandatory:
1842:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) 
1843:../stdperiph/source/stm32f37x_tim.c ****              function.
1844:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the TIM pins by configuring the corresponding GPIO pins.
1845:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Time base unit as described in the first part of this 
1846:../stdperiph/source/stm32f37x_tim.c ****              driver, if needed, else the Timer will run with the default configuration:
1847:../stdperiph/source/stm32f37x_tim.c ****              (++) Autoreload value = 0xFFFF.
1848:../stdperiph/source/stm32f37x_tim.c ****              (++) Prescaler value = 0x0000.
1849:../stdperiph/source/stm32f37x_tim.c ****              (++) Counter mode = Up counting.
1850:../stdperiph/source/stm32f37x_tim.c ****              (++) Clock Division = TIM_CKD_DIV1.
1851:../stdperiph/source/stm32f37x_tim.c ****          (#) Fill the TIM_ICInitStruct with the desired parameters including:
1852:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Channel: TIM_Channel.
1853:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Input Capture polarity: TIM_ICPolarity.
1854:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Input Capture selection: TIM_ICSelection.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 34


1855:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Input Capture Prescaler: TIM_ICPrescaler.
1856:../stdperiph/source/stm32f37x_tim.c ****              (++) TIM Input CApture filter value: TIM_ICFilter.
1857:../stdperiph/source/stm32f37x_tim.c ****          (#) Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired 
1858:../stdperiph/source/stm32f37x_tim.c ****              channel with the corresponding configuration and to measure only 
1859:../stdperiph/source/stm32f37x_tim.c ****              frequency or duty cycle of the input signal,or, Call 
1860:../stdperiph/source/stm32f37x_tim.c ****              TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired 
1861:../stdperiph/source/stm32f37x_tim.c ****              channels with the corresponding configuration and to measure the 
1862:../stdperiph/source/stm32f37x_tim.c ****              frequency and the duty cycle of the input signal.
1863:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable the NVIC or the DMA to read the measured frequency.
1864:../stdperiph/source/stm32f37x_tim.c ****          (#) Enable the corresponding interrupt (or DMA request) to read 
1865:../stdperiph/source/stm32f37x_tim.c ****              the Captured value, using the function TIM_ITConfig(TIMx, TIM_IT_CCx)
1866:../stdperiph/source/stm32f37x_tim.c ****              (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)).
1867:../stdperiph/source/stm32f37x_tim.c ****          (#) Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1868:../stdperiph/source/stm32f37x_tim.c ****          (#) Use TIM_GetCapturex(TIMx); to read the captured value.
1869:../stdperiph/source/stm32f37x_tim.c ****     [..]
1870:../stdperiph/source/stm32f37x_tim.c ****         (@) All other functions can be used separately to modify, if needed,
1871:../stdperiph/source/stm32f37x_tim.c ****             a specific feature of the Timer. 
1872:../stdperiph/source/stm32f37x_tim.c **** 
1873:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
1874:../stdperiph/source/stm32f37x_tim.c ****   * @{
1875:../stdperiph/source/stm32f37x_tim.c ****   */
1876:../stdperiph/source/stm32f37x_tim.c **** 
1877:../stdperiph/source/stm32f37x_tim.c **** /**
1878:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
1879:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_ICInitStruct.
1880:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 15 and 19 to select the TIM peripheral.
1881:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
1882:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
1883:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
1884:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1885:../stdperiph/source/stm32f37x_tim.c ****   */
1886:../stdperiph/source/stm32f37x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1887:../stdperiph/source/stm32f37x_tim.c **** {
1888:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1889:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
1890:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1891:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1892:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1893:../stdperiph/source/stm32f37x_tim.c ****   
1894:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
1895:../stdperiph/source/stm32f37x_tim.c ****   
1896:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1897:../stdperiph/source/stm32f37x_tim.c ****   {
1898:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1899:../stdperiph/source/stm32f37x_tim.c ****     /* TI1 Configuration */
1900:../stdperiph/source/stm32f37x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1901:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1902:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1903:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1904:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1905:../stdperiph/source/stm32f37x_tim.c ****   }
1906:../stdperiph/source/stm32f37x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
1907:../stdperiph/source/stm32f37x_tim.c ****   {
1908:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1909:../stdperiph/source/stm32f37x_tim.c ****     /* TI2 Configuration */
1910:../stdperiph/source/stm32f37x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1911:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 35


1912:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1913:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1914:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1915:../stdperiph/source/stm32f37x_tim.c ****   }
1916:../stdperiph/source/stm32f37x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
1917:../stdperiph/source/stm32f37x_tim.c ****   {
1918:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1919:../stdperiph/source/stm32f37x_tim.c ****     /* TI3 Configuration */
1920:../stdperiph/source/stm32f37x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
1921:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1922:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1923:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1924:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1925:../stdperiph/source/stm32f37x_tim.c ****   }
1926:../stdperiph/source/stm32f37x_tim.c ****   else
1927:../stdperiph/source/stm32f37x_tim.c ****   {
1928:../stdperiph/source/stm32f37x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1929:../stdperiph/source/stm32f37x_tim.c ****     /* TI4 Configuration */
1930:../stdperiph/source/stm32f37x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
1931:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
1932:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1933:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1934:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1935:../stdperiph/source/stm32f37x_tim.c ****   }
1936:../stdperiph/source/stm32f37x_tim.c **** }
1937:../stdperiph/source/stm32f37x_tim.c **** 
1938:../stdperiph/source/stm32f37x_tim.c **** /**
1939:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1940:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1941:../stdperiph/source/stm32f37x_tim.c ****   *         be initialized.
1942:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1943:../stdperiph/source/stm32f37x_tim.c ****   */
1944:../stdperiph/source/stm32f37x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1945:../stdperiph/source/stm32f37x_tim.c **** {
1946:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
1947:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
1948:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
1949:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
1950:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
1951:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
1952:../stdperiph/source/stm32f37x_tim.c **** }
1953:../stdperiph/source/stm32f37x_tim.c **** 
1954:../stdperiph/source/stm32f37x_tim.c **** /**
1955:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
1956:../stdperiph/source/stm32f37x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
1957:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
1958:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
1959:../stdperiph/source/stm32f37x_tim.c ****   *         that contains the configuration information for the specified TIM 
1960:../stdperiph/source/stm32f37x_tim.c ****   *         peripheral.
1961:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
1962:../stdperiph/source/stm32f37x_tim.c ****   */
1963:../stdperiph/source/stm32f37x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1964:../stdperiph/source/stm32f37x_tim.c **** {
1965:../stdperiph/source/stm32f37x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
1966:../stdperiph/source/stm32f37x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
1967:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
1968:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 36


1969:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Opposite Input Polarity */
1970:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
1971:../stdperiph/source/stm32f37x_tim.c ****   {
1972:../stdperiph/source/stm32f37x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
1973:../stdperiph/source/stm32f37x_tim.c ****   }
1974:../stdperiph/source/stm32f37x_tim.c ****   else
1975:../stdperiph/source/stm32f37x_tim.c ****   {
1976:../stdperiph/source/stm32f37x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
1977:../stdperiph/source/stm32f37x_tim.c ****   }
1978:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Opposite Input */
1979:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
1980:../stdperiph/source/stm32f37x_tim.c ****   {
1981:../stdperiph/source/stm32f37x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
1982:../stdperiph/source/stm32f37x_tim.c ****   }
1983:../stdperiph/source/stm32f37x_tim.c ****   else
1984:../stdperiph/source/stm32f37x_tim.c ****   {
1985:../stdperiph/source/stm32f37x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
1986:../stdperiph/source/stm32f37x_tim.c ****   }
1987:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
1988:../stdperiph/source/stm32f37x_tim.c ****   {
1989:../stdperiph/source/stm32f37x_tim.c ****     /* TI1 Configuration */
1990:../stdperiph/source/stm32f37x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
1991:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
1992:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1993:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1994:../stdperiph/source/stm32f37x_tim.c ****     /* TI2 Configuration */
1995:../stdperiph/source/stm32f37x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
1996:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
1997:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
1998:../stdperiph/source/stm32f37x_tim.c ****   }
1999:../stdperiph/source/stm32f37x_tim.c ****   else
2000:../stdperiph/source/stm32f37x_tim.c ****   { 
2001:../stdperiph/source/stm32f37x_tim.c ****     /* TI2 Configuration */
2002:../stdperiph/source/stm32f37x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
2003:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
2004:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
2005:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2006:../stdperiph/source/stm32f37x_tim.c ****     /* TI1 Configuration */
2007:../stdperiph/source/stm32f37x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
2008:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
2009:../stdperiph/source/stm32f37x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
2010:../stdperiph/source/stm32f37x_tim.c ****   }
2011:../stdperiph/source/stm32f37x_tim.c **** }
2012:../stdperiph/source/stm32f37x_tim.c **** 
2013:../stdperiph/source/stm32f37x_tim.c **** /**
2014:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2015:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to select 
2016:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
2017:../stdperiph/source/stm32f37x_tim.c ****   * @retval Capture Compare 1 Register value.
2018:../stdperiph/source/stm32f37x_tim.c ****   */
2019:../stdperiph/source/stm32f37x_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2020:../stdperiph/source/stm32f37x_tim.c **** {
2021:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2022:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2023:../stdperiph/source/stm32f37x_tim.c ****   
2024:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Capture 1 Register value */
2025:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->CCR1;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 37


2026:../stdperiph/source/stm32f37x_tim.c **** }
2027:../stdperiph/source/stm32f37x_tim.c **** 
2028:../stdperiph/source/stm32f37x_tim.c **** /**
2029:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2030:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2031:../stdperiph/source/stm32f37x_tim.c ****   * @retval Capture Compare 2 Register value.
2032:../stdperiph/source/stm32f37x_tim.c ****   */
2033:../stdperiph/source/stm32f37x_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2034:../stdperiph/source/stm32f37x_tim.c **** {
2035:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2036:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2037:../stdperiph/source/stm32f37x_tim.c ****   
2038:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Capture 2 Register value */
2039:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->CCR2;
2040:../stdperiph/source/stm32f37x_tim.c **** }
2041:../stdperiph/source/stm32f37x_tim.c **** 
2042:../stdperiph/source/stm32f37x_tim.c **** /**
2043:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2044:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2045:../stdperiph/source/stm32f37x_tim.c ****   * @retval Capture Compare 3 Register value.
2046:../stdperiph/source/stm32f37x_tim.c ****   */
2047:../stdperiph/source/stm32f37x_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2048:../stdperiph/source/stm32f37x_tim.c **** {
2049:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2050:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2051:../stdperiph/source/stm32f37x_tim.c ****   
2052:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Capture 3 Register value */
2053:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->CCR3;
2054:../stdperiph/source/stm32f37x_tim.c **** }
2055:../stdperiph/source/stm32f37x_tim.c **** 
2056:../stdperiph/source/stm32f37x_tim.c **** /**
2057:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2058:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2059:../stdperiph/source/stm32f37x_tim.c ****   * @retval Capture Compare 4 Register value.
2060:../stdperiph/source/stm32f37x_tim.c ****   */
2061:../stdperiph/source/stm32f37x_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2062:../stdperiph/source/stm32f37x_tim.c **** {
2063:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2064:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2065:../stdperiph/source/stm32f37x_tim.c ****   
2066:../stdperiph/source/stm32f37x_tim.c ****   /* Get the Capture 4 Register value */
2067:../stdperiph/source/stm32f37x_tim.c ****   return TIMx->CCR4;
2068:../stdperiph/source/stm32f37x_tim.c **** }
2069:../stdperiph/source/stm32f37x_tim.c **** 
2070:../stdperiph/source/stm32f37x_tim.c **** /**
2071:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2072:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 and 19 to select 
2073:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
2074:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2075:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2076:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2077:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2078:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2079:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2080:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2081:../stdperiph/source/stm32f37x_tim.c ****   */
2082:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 38


2083:../stdperiph/source/stm32f37x_tim.c **** {
2084:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2085:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2086:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2087:../stdperiph/source/stm32f37x_tim.c ****   
2088:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the IC1PSC Bits */
2089:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
2090:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC1PSC value */
2091:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2092:../stdperiph/source/stm32f37x_tim.c **** }
2093:../stdperiph/source/stm32f37x_tim.c **** 
2094:../stdperiph/source/stm32f37x_tim.c **** /**
2095:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2096:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2097:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2098:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2099:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2100:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2101:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2102:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2103:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2104:../stdperiph/source/stm32f37x_tim.c ****   */
2105:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2106:../stdperiph/source/stm32f37x_tim.c **** {
2107:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2108:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2109:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2110:../stdperiph/source/stm32f37x_tim.c ****   
2111:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the IC2PSC Bits */
2112:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
2113:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC2PSC value */
2114:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2115:../stdperiph/source/stm32f37x_tim.c **** }
2116:../stdperiph/source/stm32f37x_tim.c **** 
2117:../stdperiph/source/stm32f37x_tim.c **** /**
2118:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2119:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2120:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2121:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2122:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2123:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2124:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2125:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2126:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2127:../stdperiph/source/stm32f37x_tim.c ****   */
2128:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2129:../stdperiph/source/stm32f37x_tim.c **** {
2130:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2131:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2132:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2133:../stdperiph/source/stm32f37x_tim.c ****   
2134:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the IC3PSC Bits */
2135:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
2136:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC3PSC value */
2137:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2138:../stdperiph/source/stm32f37x_tim.c **** }
2139:../stdperiph/source/stm32f37x_tim.c **** 
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 39


2140:../stdperiph/source/stm32f37x_tim.c **** /**
2141:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2142:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2143:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2144:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2145:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2146:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2147:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2148:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2149:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2150:../stdperiph/source/stm32f37x_tim.c ****   */
2151:../stdperiph/source/stm32f37x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2152:../stdperiph/source/stm32f37x_tim.c **** {  
2153:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2154:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2155:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2156:../stdperiph/source/stm32f37x_tim.c ****   
2157:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the IC4PSC Bits */
2158:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
2159:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC4PSC value */
2160:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2161:../stdperiph/source/stm32f37x_tim.c **** }
2162:../stdperiph/source/stm32f37x_tim.c **** 
2163:../stdperiph/source/stm32f37x_tim.c **** /**
2164:../stdperiph/source/stm32f37x_tim.c ****   * @}
2165:../stdperiph/source/stm32f37x_tim.c ****   */
2166:../stdperiph/source/stm32f37x_tim.c **** 
2167:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2168:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2169:../stdperiph/source/stm32f37x_tim.c ****  *
2170:../stdperiph/source/stm32f37x_tim.c **** @verbatim
2171:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2172:../stdperiph/source/stm32f37x_tim.c ****           ##### Interrupts, DMA and flags management functions #####
2173:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2174:../stdperiph/source/stm32f37x_tim.c **** 
2175:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
2176:../stdperiph/source/stm32f37x_tim.c ****   * @{
2177:../stdperiph/source/stm32f37x_tim.c ****   */
2178:../stdperiph/source/stm32f37x_tim.c **** 
2179:../stdperiph/source/stm32f37x_tim.c **** /**
2180:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2181:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19 
2182:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIMx peripheral.
2183:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2184:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be any combination of the following values:
2185:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2186:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2187:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2188:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2189:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2190:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2191:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2192:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2193:../stdperiph/source/stm32f37x_tim.c ****   *
2194:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6 can only generate an update interrupt.
2195:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger.
2196:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 40


2197:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_Break is used only with TIM15. 
2198:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_COM is used only with TIM15, TIM16 and TIM17.
2199:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2200:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2201:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2202:../stdperiph/source/stm32f37x_tim.c ****   */
2203:../stdperiph/source/stm32f37x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2204:../stdperiph/source/stm32f37x_tim.c **** {  
2205:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2206:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2207:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2208:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2209:../stdperiph/source/stm32f37x_tim.c ****   
2210:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
2211:../stdperiph/source/stm32f37x_tim.c ****   {
2212:../stdperiph/source/stm32f37x_tim.c ****     /* Enable the Interrupt sources */
2213:../stdperiph/source/stm32f37x_tim.c ****     TIMx->DIER |= TIM_IT;
2214:../stdperiph/source/stm32f37x_tim.c ****   }
2215:../stdperiph/source/stm32f37x_tim.c ****   else
2216:../stdperiph/source/stm32f37x_tim.c ****   {
2217:../stdperiph/source/stm32f37x_tim.c ****     /* Disable the Interrupt sources */
2218:../stdperiph/source/stm32f37x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
2219:../stdperiph/source/stm32f37x_tim.c ****   }
2220:../stdperiph/source/stm32f37x_tim.c **** }
2221:../stdperiph/source/stm32f37x_tim.c **** 
2222:../stdperiph/source/stm32f37x_tim.c **** /**
2223:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2224:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19
2225:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
2226:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2227:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one or more of the following values:  
2228:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2229:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2230:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2231:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2232:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2233:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2234:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2235:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2236:../stdperiph/source/stm32f37x_tim.c ****   *
2237:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6 can only generate an update event. 
2238:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM9 can only generate an update event, Capture Compare 1 event, 
2239:../stdperiph/source/stm32f37x_tim.c ****   *         Capture Compare 2 event and TIM_EventSource_Trigger.  
2240:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM15,TIM16 and TIM17.
2241:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2242:../stdperiph/source/stm32f37x_tim.c ****   */
2243:../stdperiph/source/stm32f37x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2244:../stdperiph/source/stm32f37x_tim.c **** { 
2245:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2246:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2247:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource)); 
2248:../stdperiph/source/stm32f37x_tim.c ****   /* Set the event sources */
2249:../stdperiph/source/stm32f37x_tim.c ****   TIMx->EGR = TIM_EventSource;
2250:../stdperiph/source/stm32f37x_tim.c **** }
2251:../stdperiph/source/stm32f37x_tim.c **** 
2252:../stdperiph/source/stm32f37x_tim.c **** /**
2253:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 41


2254:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19
2255:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
2256:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2257:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2258:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2259:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2260:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2261:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2262:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2263:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2264:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2265:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2266:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2267:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2268:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2269:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2270:../stdperiph/source/stm32f37x_tim.c ****   *
2271:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6 can have only one update flag. 
2272:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1, TIM_FLAG_CC2 or 
2273:../stdperiph/source/stm32f37x_tim.c ****   *         TIM_FLAG_Trigger. 
2274:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2275:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_FLAG_Break is used only with TIM15. 
2276:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_FLAG_COM is used only with TIM15, TIM16 and TIM17.        
2277:../stdperiph/source/stm32f37x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2278:../stdperiph/source/stm32f37x_tim.c ****   */
2279:../stdperiph/source/stm32f37x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2280:../stdperiph/source/stm32f37x_tim.c **** { 
2281:../stdperiph/source/stm32f37x_tim.c ****   ITStatus bitstatus = RESET; 
2282:../stdperiph/source/stm32f37x_tim.c ****    
2283:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2284:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2285:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2286:../stdperiph/source/stm32f37x_tim.c ****   
2287:../stdperiph/source/stm32f37x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2288:../stdperiph/source/stm32f37x_tim.c ****   {
2289:../stdperiph/source/stm32f37x_tim.c ****     bitstatus = SET;
2290:../stdperiph/source/stm32f37x_tim.c ****   }
2291:../stdperiph/source/stm32f37x_tim.c ****   else
2292:../stdperiph/source/stm32f37x_tim.c ****   {
2293:../stdperiph/source/stm32f37x_tim.c ****     bitstatus = RESET;
2294:../stdperiph/source/stm32f37x_tim.c ****   }
2295:../stdperiph/source/stm32f37x_tim.c ****   return bitstatus;
2296:../stdperiph/source/stm32f37x_tim.c **** }
2297:../stdperiph/source/stm32f37x_tim.c **** 
2298:../stdperiph/source/stm32f37x_tim.c **** /**
2299:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2300:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19
2301:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
2302:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2303:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be any combination of the following values:
2304:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2305:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2306:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2307:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2308:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2309:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2310:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 42


2311:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2312:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2313:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2314:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2315:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2316:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6can have only one update flag. 
2317:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM15can have only TIM_FLAG_Update, TIM_FLAG_CC1,TIM_FLAG_CC2 or 
2318:../stdperiph/source/stm32f37x_tim.c ****   *         TIM_FLAG_Trigger. 
2319:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2320:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_FLAG_Break is used only with TIM15. 
2321:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_FLAG_COM is used only with TIM15, TIM16 and TIM17.
2322:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2323:../stdperiph/source/stm32f37x_tim.c ****   */
2324:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2325:../stdperiph/source/stm32f37x_tim.c **** {  
2326:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2327:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2328:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2329:../stdperiph/source/stm32f37x_tim.c ****    
2330:../stdperiph/source/stm32f37x_tim.c ****   /* Clear the flags */
2331:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2332:../stdperiph/source/stm32f37x_tim.c **** }
2333:../stdperiph/source/stm32f37x_tim.c **** 
2334:../stdperiph/source/stm32f37x_tim.c **** /**
2335:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2336:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19
2337:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
2338:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2339:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2340:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2341:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2342:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2343:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2344:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2345:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2346:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2347:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2348:../stdperiph/source/stm32f37x_tim.c ****   *
2349:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6 can generate only an update interrupt.
2350:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2351:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2352:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_Break is used only with TIM15. 
2353:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_COM is used only with TIM15, TIM16 and TIM17.
2354:../stdperiph/source/stm32f37x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2355:../stdperiph/source/stm32f37x_tim.c ****   */
2356:../stdperiph/source/stm32f37x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2357:../stdperiph/source/stm32f37x_tim.c **** {
2358:../stdperiph/source/stm32f37x_tim.c ****   ITStatus bitstatus = RESET;  
2359:../stdperiph/source/stm32f37x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2360:../stdperiph/source/stm32f37x_tim.c ****   
2361:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2362:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2363:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2364:../stdperiph/source/stm32f37x_tim.c ****    
2365:../stdperiph/source/stm32f37x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2366:../stdperiph/source/stm32f37x_tim.c ****   
2367:../stdperiph/source/stm32f37x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 43


2368:../stdperiph/source/stm32f37x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2369:../stdperiph/source/stm32f37x_tim.c ****   {
2370:../stdperiph/source/stm32f37x_tim.c ****     bitstatus = SET;
2371:../stdperiph/source/stm32f37x_tim.c ****   }
2372:../stdperiph/source/stm32f37x_tim.c ****   else
2373:../stdperiph/source/stm32f37x_tim.c ****   {
2374:../stdperiph/source/stm32f37x_tim.c ****     bitstatus = RESET;
2375:../stdperiph/source/stm32f37x_tim.c ****   }
2376:../stdperiph/source/stm32f37x_tim.c ****   return bitstatus;
2377:../stdperiph/source/stm32f37x_tim.c **** }
2378:../stdperiph/source/stm32f37x_tim.c **** 
2379:../stdperiph/source/stm32f37x_tim.c **** /**
2380:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2381:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 13, 14, 15, 16, 17, 18, or 19
2382:../stdperiph/source/stm32f37x_tim.c ****   *         to select the TIM peripheral.
2383:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2384:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be any combination of the following values:
2385:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2386:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2387:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2388:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2389:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2390:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2391:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2392:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2393:../stdperiph/source/stm32f37x_tim.c ****   *
2394:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM6 can generate only an update interrupt.
2395:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM15 can have only TIM_IT_Update, TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2396:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2397:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_Break is used only with TIM15. 
2398:../stdperiph/source/stm32f37x_tim.c ****   * @note   TIM_IT_COM is used only with TIM15, TIM16 and TIM17.
2399:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2400:../stdperiph/source/stm32f37x_tim.c ****   */
2401:../stdperiph/source/stm32f37x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2402:../stdperiph/source/stm32f37x_tim.c **** {
2403:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2404:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2405:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2406:../stdperiph/source/stm32f37x_tim.c ****    
2407:../stdperiph/source/stm32f37x_tim.c ****   /* Clear the IT pending Bit */
2408:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2409:../stdperiph/source/stm32f37x_tim.c **** }
2410:../stdperiph/source/stm32f37x_tim.c **** 
2411:../stdperiph/source/stm32f37x_tim.c **** /**
2412:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2413:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 15, 16, 17 and 19  to select the TIM peripheral.
2414:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2415:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2416:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CR1
2417:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CR2
2418:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_SMCR
2419:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_DIER
2420:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_SR
2421:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_EGR
2422:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCMR1
2423:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCMR2
2424:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCER
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 44


2425:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CNT
2426:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_PSC
2427:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_ARR
2428:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCR1
2429:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCR2
2430:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCR3 
2431:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_CCR4
2432:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_DCR
2433:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMABase_OR
2434:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2435:../stdperiph/source/stm32f37x_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2436:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2437:../stdperiph/source/stm32f37x_tim.c ****   */
2438:../stdperiph/source/stm32f37x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2439:../stdperiph/source/stm32f37x_tim.c **** {
2440:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2441:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2442:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2443:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2444:../stdperiph/source/stm32f37x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2445:../stdperiph/source/stm32f37x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
2446:../stdperiph/source/stm32f37x_tim.c **** }
2447:../stdperiph/source/stm32f37x_tim.c **** 
2448:../stdperiph/source/stm32f37x_tim.c **** /**
2449:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2450:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 15, 16, 17, 18 and 19 to select 
2451:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral. 
2452:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2453:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be any combination of the following values:
2454:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2455:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2456:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2457:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2458:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2459:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2460:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2461:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2462:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2463:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2464:../stdperiph/source/stm32f37x_tim.c ****   */
2465:../stdperiph/source/stm32f37x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2466:../stdperiph/source/stm32f37x_tim.c **** { 
2467:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2468:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
2469:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2470:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2471:../stdperiph/source/stm32f37x_tim.c ****   
2472:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
2473:../stdperiph/source/stm32f37x_tim.c ****   {
2474:../stdperiph/source/stm32f37x_tim.c ****     /* Enable the DMA sources */
2475:../stdperiph/source/stm32f37x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
2476:../stdperiph/source/stm32f37x_tim.c ****   }
2477:../stdperiph/source/stm32f37x_tim.c ****   else
2478:../stdperiph/source/stm32f37x_tim.c ****   {
2479:../stdperiph/source/stm32f37x_tim.c ****     /* Disable the DMA sources */
2480:../stdperiph/source/stm32f37x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
2481:../stdperiph/source/stm32f37x_tim.c ****   }
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 45


2482:../stdperiph/source/stm32f37x_tim.c **** }
2483:../stdperiph/source/stm32f37x_tim.c **** 
2484:../stdperiph/source/stm32f37x_tim.c **** /**
2485:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2486:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 15, 16, 17 or 19 to select the TIM peripheral.
2487:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2488:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2489:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2490:../stdperiph/source/stm32f37x_tim.c ****   */
2491:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2492:../stdperiph/source/stm32f37x_tim.c **** {
2493:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2494:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2495:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2496:../stdperiph/source/stm32f37x_tim.c ****   
2497:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
2498:../stdperiph/source/stm32f37x_tim.c ****   {
2499:../stdperiph/source/stm32f37x_tim.c ****     /* Set the CCDS Bit */
2500:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
2501:../stdperiph/source/stm32f37x_tim.c ****   }
2502:../stdperiph/source/stm32f37x_tim.c ****   else
2503:../stdperiph/source/stm32f37x_tim.c ****   {
2504:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the CCDS Bit */
2505:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
2506:../stdperiph/source/stm32f37x_tim.c ****   }
2507:../stdperiph/source/stm32f37x_tim.c **** }
2508:../stdperiph/source/stm32f37x_tim.c **** 
2509:../stdperiph/source/stm32f37x_tim.c **** /**
2510:../stdperiph/source/stm32f37x_tim.c ****   * @}
2511:../stdperiph/source/stm32f37x_tim.c ****   */
2512:../stdperiph/source/stm32f37x_tim.c **** 
2513:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2514:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Clocks management functions
2515:../stdperiph/source/stm32f37x_tim.c ****  *
2516:../stdperiph/source/stm32f37x_tim.c **** @verbatim
2517:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2518:../stdperiph/source/stm32f37x_tim.c ****                      ##### Clocks management functions #####
2519:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2520:../stdperiph/source/stm32f37x_tim.c **** 
2521:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
2522:../stdperiph/source/stm32f37x_tim.c ****   * @{
2523:../stdperiph/source/stm32f37x_tim.c ****   */
2524:../stdperiph/source/stm32f37x_tim.c **** 
2525:../stdperiph/source/stm32f37x_tim.c **** /**
2526:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx internal Clock
2527:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2528:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2529:../stdperiph/source/stm32f37x_tim.c ****   */
2530:../stdperiph/source/stm32f37x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2531:../stdperiph/source/stm32f37x_tim.c **** {
2532:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2533:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2534:../stdperiph/source/stm32f37x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2535:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
2536:../stdperiph/source/stm32f37x_tim.c **** }
2537:../stdperiph/source/stm32f37x_tim.c **** 
2538:../stdperiph/source/stm32f37x_tim.c **** /**
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 46


2539:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2540:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2541:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
2542:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2543:../stdperiph/source/stm32f37x_tim.c ****   *            @arg  TIM_TS_ITR0: Internal Trigger 0
2544:../stdperiph/source/stm32f37x_tim.c ****   *            @arg  TIM_TS_ITR1: Internal Trigger 1
2545:../stdperiph/source/stm32f37x_tim.c ****   *            @arg  TIM_TS_ITR2: Internal Trigger 2
2546:../stdperiph/source/stm32f37x_tim.c ****   *            @arg  TIM_TS_ITR3: Internal Trigger 3
2547:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2548:../stdperiph/source/stm32f37x_tim.c ****   */
2549:../stdperiph/source/stm32f37x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2550:../stdperiph/source/stm32f37x_tim.c **** {
2551:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2552:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2553:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2554:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Internal Trigger */
2555:../stdperiph/source/stm32f37x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
2556:../stdperiph/source/stm32f37x_tim.c ****   /* Select the External clock mode1 */
2557:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2558:../stdperiph/source/stm32f37x_tim.c **** }
2559:../stdperiph/source/stm32f37x_tim.c **** 
2560:../stdperiph/source/stm32f37x_tim.c **** /**
2561:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2562:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2563:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2564:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2565:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2566:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2567:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2568:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2569:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2570:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising
2571:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling
2572:../stdperiph/source/stm32f37x_tim.c ****   * @param  ICFilter: specifies the filter value.
2573:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2574:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2575:../stdperiph/source/stm32f37x_tim.c ****   */
2576:../stdperiph/source/stm32f37x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2577:../stdperiph/source/stm32f37x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2578:../stdperiph/source/stm32f37x_tim.c **** {
2579:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2580:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2581:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2582:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2583:../stdperiph/source/stm32f37x_tim.c ****   
2584:../stdperiph/source/stm32f37x_tim.c ****   /* Configure the Timer Input Clock Source */
2585:../stdperiph/source/stm32f37x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
2586:../stdperiph/source/stm32f37x_tim.c ****   {
2587:../stdperiph/source/stm32f37x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2588:../stdperiph/source/stm32f37x_tim.c ****   }
2589:../stdperiph/source/stm32f37x_tim.c ****   else
2590:../stdperiph/source/stm32f37x_tim.c ****   {
2591:../stdperiph/source/stm32f37x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
2592:../stdperiph/source/stm32f37x_tim.c ****   }
2593:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Trigger source */
2594:../stdperiph/source/stm32f37x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
2595:../stdperiph/source/stm32f37x_tim.c ****   /* Select the External clock mode1 */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 47


2596:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
2597:../stdperiph/source/stm32f37x_tim.c **** }
2598:../stdperiph/source/stm32f37x_tim.c **** 
2599:../stdperiph/source/stm32f37x_tim.c **** /**
2600:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the External clock Mode1
2601:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 15, 16, 17 and 19 to select the TIM peripheral.
2602:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2603:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2604:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2605:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2606:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2607:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2608:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2609:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2610:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2611:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2612:../stdperiph/source/stm32f37x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2613:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2614:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2615:../stdperiph/source/stm32f37x_tim.c ****   */
2616:../stdperiph/source/stm32f37x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
2617:../stdperiph/source/stm32f37x_tim.c ****                              uint16_t ExtTRGFilter)
2618:../stdperiph/source/stm32f37x_tim.c **** {
2619:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
2620:../stdperiph/source/stm32f37x_tim.c ****   
2621:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2622:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2623:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2624:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2625:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2626:../stdperiph/source/stm32f37x_tim.c ****   
2627:../stdperiph/source/stm32f37x_tim.c ****   /* Configure the ETR Clock source */
2628:../stdperiph/source/stm32f37x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2629:../stdperiph/source/stm32f37x_tim.c ****   
2630:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx SMCR register value */
2631:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr = TIMx->SMCR;
2632:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the SMS Bits */
2633:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
2634:../stdperiph/source/stm32f37x_tim.c ****   /* Select the External clock mode1 */
2635:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
2636:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Trigger selection : ETRF */
2637:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
2638:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
2639:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
2640:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR = tmpsmcr;
2641:../stdperiph/source/stm32f37x_tim.c **** }
2642:../stdperiph/source/stm32f37x_tim.c **** 
2643:../stdperiph/source/stm32f37x_tim.c **** /**
2644:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the External clock Mode2
2645:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2646:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2647:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2648:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2649:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2650:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2651:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2652:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 48


2653:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2654:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2655:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2656:../stdperiph/source/stm32f37x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2657:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2658:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2659:../stdperiph/source/stm32f37x_tim.c ****   */
2660:../stdperiph/source/stm32f37x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2661:../stdperiph/source/stm32f37x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2662:../stdperiph/source/stm32f37x_tim.c **** {
2663:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2664:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2665:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2666:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2667:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2668:../stdperiph/source/stm32f37x_tim.c ****   
2669:../stdperiph/source/stm32f37x_tim.c ****   /* Configure the ETR Clock source */
2670:../stdperiph/source/stm32f37x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
2671:../stdperiph/source/stm32f37x_tim.c ****   /* Enable the External clock mode2 */
2672:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
2673:../stdperiph/source/stm32f37x_tim.c **** }
2674:../stdperiph/source/stm32f37x_tim.c **** 
2675:../stdperiph/source/stm32f37x_tim.c **** /**
2676:../stdperiph/source/stm32f37x_tim.c ****   * @}
2677:../stdperiph/source/stm32f37x_tim.c ****   */
2678:../stdperiph/source/stm32f37x_tim.c **** 
2679:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2680:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Synchronization management functions 
2681:../stdperiph/source/stm32f37x_tim.c ****  *
2682:../stdperiph/source/stm32f37x_tim.c **** @verbatim
2683:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2684:../stdperiph/source/stm32f37x_tim.c ****                ##### Synchronization management functions #####
2685:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2686:../stdperiph/source/stm32f37x_tim.c ****         *** TIM Driver: how to use it in synchronization Mode ***
2687:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2688:../stdperiph/source/stm32f37x_tim.c ****     [..] Case of two/several Timers
2689:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Master Timers using the following functions:
2690:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx,
2691:../stdperiph/source/stm32f37x_tim.c ****                   uint16_t TIM_TRGOSource).
2692:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx,
2693:../stdperiph/source/stm32f37x_tim.c ****                   uint16_t TIM_MasterSlaveMode);  
2694:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Slave Timers using the following functions: 
2695:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, 
2696:../stdperiph/source/stm32f37x_tim.c ****                   uint16_t TIM_InputTriggerSource);  
2697:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);
2698:../stdperiph/source/stm32f37x_tim.c ****     [..] Case of Timers and external trigger(ETR pin)
2699:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Etrenal trigger using this function:
2700:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2701:../stdperiph/source/stm32f37x_tim.c ****                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter);
2702:../stdperiph/source/stm32f37x_tim.c ****          (#) Configure the Slave Timers using the following functions:
2703:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectInputTrigger(TIM_TypeDef* TIMx,
2704:../stdperiph/source/stm32f37x_tim.c ****                   uint16_t TIM_InputTriggerSource);
2705:../stdperiph/source/stm32f37x_tim.c ****              (++) void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);
2706:../stdperiph/source/stm32f37x_tim.c **** 
2707:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
2708:../stdperiph/source/stm32f37x_tim.c ****   * @{
2709:../stdperiph/source/stm32f37x_tim.c ****   */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 49


2710:../stdperiph/source/stm32f37x_tim.c **** 
2711:../stdperiph/source/stm32f37x_tim.c **** /**
2712:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the Input Trigger source
2713:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2714:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2715:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2716:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2717:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2718:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2719:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2720:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2721:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
2722:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2723:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2724:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2725:../stdperiph/source/stm32f37x_tim.c ****   */
2726:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2727:../stdperiph/source/stm32f37x_tim.c **** {
2728:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
2729:../stdperiph/source/stm32f37x_tim.c **** 
2730:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2731:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
2732:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2733:../stdperiph/source/stm32f37x_tim.c **** 
2734:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx SMCR register value */
2735:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr = TIMx->SMCR;
2736:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the TS Bits */
2737:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
2738:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Input Trigger source */
2739:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
2740:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
2741:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR = tmpsmcr;
2742:../stdperiph/source/stm32f37x_tim.c **** }
2743:../stdperiph/source/stm32f37x_tim.c **** 
2744:../stdperiph/source/stm32f37x_tim.c **** /**
2745:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2746:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 6, 7, 12, 15, 18 and 19 to select 
2747:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
2748:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2749:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2750:../stdperiph/source/stm32f37x_tim.c ****   *
2751:../stdperiph/source/stm32f37x_tim.c ****   *   - For all TIMx
2752:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2753:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TR
2754:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO
2755:../stdperiph/source/stm32f37x_tim.c ****   *
2756:../stdperiph/source/stm32f37x_tim.c ****   *   - For all TIMx except TIM6 
2757:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2758:../stdperiph/source/stm32f37x_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs 
2759:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2760:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2761:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2762:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2763:../stdperiph/source/stm32f37x_tim.c ****   *
2764:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2765:../stdperiph/source/stm32f37x_tim.c ****   */
2766:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 50


2767:../stdperiph/source/stm32f37x_tim.c **** {
2768:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2769:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2770:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2771:../stdperiph/source/stm32f37x_tim.c **** 
2772:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the MMS Bits */
2773:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
2774:../stdperiph/source/stm32f37x_tim.c ****   /* Select the TRGO source */
2775:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
2776:../stdperiph/source/stm32f37x_tim.c **** }
2777:../stdperiph/source/stm32f37x_tim.c **** 
2778:../stdperiph/source/stm32f37x_tim.c **** /**
2779:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2780:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2781:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2782:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2783:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initi
2784:../stdperiph/source/stm32f37x_tim.c ****   *                                      the counter and triggers an update of the registers.
2785:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2786:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2787:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2788:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2789:../stdperiph/source/stm32f37x_tim.c ****   */
2790:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2791:../stdperiph/source/stm32f37x_tim.c **** {
2792:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2793:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
2794:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2795:../stdperiph/source/stm32f37x_tim.c ****   
2796:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the SMS Bits */
2797:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
2798:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Slave Mode */
2799:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2800:../stdperiph/source/stm32f37x_tim.c **** }
2801:../stdperiph/source/stm32f37x_tim.c **** 
2802:../stdperiph/source/stm32f37x_tim.c **** /**
2803:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2804:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2805:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2806:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2807:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2808:../stdperiph/source/stm32f37x_tim.c ****   *                                             and its slaves (through TRGO).
2809:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2810:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2811:../stdperiph/source/stm32f37x_tim.c ****   */
2812:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2813:../stdperiph/source/stm32f37x_tim.c **** {
2814:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2815:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2816:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2817:../stdperiph/source/stm32f37x_tim.c ****   
2818:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the MSM Bit */
2819:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
2820:../stdperiph/source/stm32f37x_tim.c ****   
2821:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the MSM Bit */
2822:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
2823:../stdperiph/source/stm32f37x_tim.c **** }
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 51


2824:../stdperiph/source/stm32f37x_tim.c **** 
2825:../stdperiph/source/stm32f37x_tim.c **** /**
2826:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2827:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5 and 19 to select the TIM peripheral.
2828:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2829:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2830:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2831:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2832:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2833:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2834:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2835:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2836:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2837:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2838:../stdperiph/source/stm32f37x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2839:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2840:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2841:../stdperiph/source/stm32f37x_tim.c ****   */
2842:../stdperiph/source/stm32f37x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
2843:../stdperiph/source/stm32f37x_tim.c ****                    uint16_t ExtTRGFilter)
2844:../stdperiph/source/stm32f37x_tim.c **** {
2845:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
2846:../stdperiph/source/stm32f37x_tim.c ****   
2847:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2848:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2849:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2850:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2851:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2852:../stdperiph/source/stm32f37x_tim.c ****   
2853:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr = TIMx->SMCR;
2854:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the ETR Bits */
2855:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
2856:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
2857:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
2858:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
2859:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR = tmpsmcr;
2860:../stdperiph/source/stm32f37x_tim.c **** }
2861:../stdperiph/source/stm32f37x_tim.c **** 
2862:../stdperiph/source/stm32f37x_tim.c **** /**
2863:../stdperiph/source/stm32f37x_tim.c ****   * @}
2864:../stdperiph/source/stm32f37x_tim.c ****   */
2865:../stdperiph/source/stm32f37x_tim.c **** 
2866:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
2867:../stdperiph/source/stm32f37x_tim.c ****  *  @brief    Specific interface management functions 
2868:../stdperiph/source/stm32f37x_tim.c ****  *
2869:../stdperiph/source/stm32f37x_tim.c **** @verbatim
2870:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2871:../stdperiph/source/stm32f37x_tim.c ****              ##### Specific interface management functions #####
2872:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2873:../stdperiph/source/stm32f37x_tim.c **** 
2874:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
2875:../stdperiph/source/stm32f37x_tim.c ****   * @{
2876:../stdperiph/source/stm32f37x_tim.c ****   */
2877:../stdperiph/source/stm32f37x_tim.c **** 
2878:../stdperiph/source/stm32f37x_tim.c **** /**
2879:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
2880:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 15 and 19 to select the TIM peripheral.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 52


2881:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
2882:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2883:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
2884:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
2885:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
2886:../stdperiph/source/stm32f37x_tim.c ****   *                                       on the level of the other input.
2887:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
2888:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
2889:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
2890:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
2891:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
2892:../stdperiph/source/stm32f37x_tim.c ****   *          This parmeter can be one of the following values:
2893:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
2894:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
2895:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2896:../stdperiph/source/stm32f37x_tim.c ****   */
2897:../stdperiph/source/stm32f37x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
2898:../stdperiph/source/stm32f37x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
2899:../stdperiph/source/stm32f37x_tim.c **** {
2900:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
2901:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
2902:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
2903:../stdperiph/source/stm32f37x_tim.c ****     
2904:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2905:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2906:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
2907:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
2908:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
2909:../stdperiph/source/stm32f37x_tim.c ****   
2910:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx SMCR register value */
2911:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr = TIMx->SMCR;
2912:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
2913:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
2914:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
2915:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
2916:../stdperiph/source/stm32f37x_tim.c ****   /* Set the encoder Mode */
2917:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
2918:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
2919:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
2920:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
2921:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
2922:../stdperiph/source/stm32f37x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
2923:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
2924:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
2925:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
2926:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR = tmpsmcr;
2927:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
2928:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
2929:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
2930:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
2931:../stdperiph/source/stm32f37x_tim.c **** }
2932:../stdperiph/source/stm32f37x_tim.c **** 
2933:../stdperiph/source/stm32f37x_tim.c **** /**
2934:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2935:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 15 and 19 to select the TIM peripheral.
2936:../stdperiph/source/stm32f37x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2937:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 53


2938:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2939:../stdperiph/source/stm32f37x_tim.c ****   */
2940:../stdperiph/source/stm32f37x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2941:../stdperiph/source/stm32f37x_tim.c **** {
2942:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
2943:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2944:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2945:../stdperiph/source/stm32f37x_tim.c ****   
2946:../stdperiph/source/stm32f37x_tim.c ****   if (NewState != DISABLE)
2947:../stdperiph/source/stm32f37x_tim.c ****   {
2948:../stdperiph/source/stm32f37x_tim.c ****     /* Set the TI1S Bit */
2949:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
2950:../stdperiph/source/stm32f37x_tim.c ****   }
2951:../stdperiph/source/stm32f37x_tim.c ****   else
2952:../stdperiph/source/stm32f37x_tim.c ****   {
2953:../stdperiph/source/stm32f37x_tim.c ****     /* Reset the TI1S Bit */
2954:../stdperiph/source/stm32f37x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
2955:../stdperiph/source/stm32f37x_tim.c ****   }
2956:../stdperiph/source/stm32f37x_tim.c **** }
2957:../stdperiph/source/stm32f37x_tim.c **** 
2958:../stdperiph/source/stm32f37x_tim.c **** /**
2959:../stdperiph/source/stm32f37x_tim.c ****   * @}
2960:../stdperiph/source/stm32f37x_tim.c ****   */
2961:../stdperiph/source/stm32f37x_tim.c **** 
2962:../stdperiph/source/stm32f37x_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
2963:../stdperiph/source/stm32f37x_tim.c ****  *  @brief   Specific remapping management function
2964:../stdperiph/source/stm32f37x_tim.c ****  *
2965:../stdperiph/source/stm32f37x_tim.c **** @verbatim
2966:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2967:../stdperiph/source/stm32f37x_tim.c ****                ##### Specific remapping management function #####
2968:../stdperiph/source/stm32f37x_tim.c ****  ===============================================================================
2969:../stdperiph/source/stm32f37x_tim.c **** 
2970:../stdperiph/source/stm32f37x_tim.c **** @endverbatim
2971:../stdperiph/source/stm32f37x_tim.c ****   * @{
2972:../stdperiph/source/stm32f37x_tim.c ****   */
2973:../stdperiph/source/stm32f37x_tim.c **** 
2974:../stdperiph/source/stm32f37x_tim.c **** /**
2975:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configures the TIM14 Remapping input Capabilities.
2976:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 14 to select the TIM peripheral.
2977:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_Remap: specifies the TIM input reampping source.
2978:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
2979:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM14_GPIO: TIM14 Channel 1 is connected to GPIO.
2980:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM14_RTC_CLK: TIM14 Channel 1 is connected to RTC input clock.
2981:../stdperiph/source/stm32f37x_tim.c ****   *                                RTC input clock can be LSE, LSI or HSE/div128.
2982:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM14_HSE_DIV32: TIM14 Channel 1 is connected to HSE/32 clock.  
2983:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM14_MCO: TIM14 Channel 1 is connected to MCO clock.  
2984:../stdperiph/source/stm32f37x_tim.c ****   *                            MCO clock can be LSI, LSE, SYSCLK, HSI, HSE or PLL/2.  
2985:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
2986:../stdperiph/source/stm32f37x_tim.c ****   */
2987:../stdperiph/source/stm32f37x_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
2988:../stdperiph/source/stm32f37x_tim.c **** {
2989:../stdperiph/source/stm32f37x_tim.c ****  /* Check the parameters */
2990:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2991:../stdperiph/source/stm32f37x_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
2992:../stdperiph/source/stm32f37x_tim.c **** 
2993:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Timer remapping configuration */
2994:../stdperiph/source/stm32f37x_tim.c ****   TIMx->OR =  TIM_Remap;
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 54


2995:../stdperiph/source/stm32f37x_tim.c **** }
2996:../stdperiph/source/stm32f37x_tim.c **** /**
2997:../stdperiph/source/stm32f37x_tim.c ****   * @}
2998:../stdperiph/source/stm32f37x_tim.c ****   */
2999:../stdperiph/source/stm32f37x_tim.c **** 
3000:../stdperiph/source/stm32f37x_tim.c **** /**
3001:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configure the TI1 as Input.
3002:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select the TIM periphe
3003:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPolarity: The Input Polarity.
3004:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3005:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3006:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3007:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3008:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3009:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3010:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3011:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3012:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3013:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3014:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
3015:../stdperiph/source/stm32f37x_tim.c ****   */
3016:../stdperiph/source/stm32f37x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3017:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter)
3018:../stdperiph/source/stm32f37x_tim.c **** {
  29              		.loc 1 3018 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35 0000 30B4     		push	{r4, r5}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 5, -4
  40              	.LVL1:
3019:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
3020:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3021:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  41              		.loc 1 3021 0
  42 0002 048C     		ldrh	r4, [r0, #32]
  43 0004 A4B2     		uxth	r4, r4
  44 0006 24F00104 		bic	r4, r4, #1
  45 000a A4B2     		uxth	r4, r4
  46 000c 0484     		strh	r4, [r0, #32]	@ movhi
3022:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
  47              		.loc 1 3022 0
  48 000e 058B     		ldrh	r5, [r0, #24]
  49 0010 ADB2     		uxth	r5, r5
  50              	.LVL2:
3023:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
  51              		.loc 1 3023 0
  52 0012 048C     		ldrh	r4, [r0, #32]
  53 0014 A4B2     		uxth	r4, r4
  54              	.LVL3:
3024:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Input and set the filter */
3025:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 55


  55              		.loc 1 3025 0
  56 0016 25F0F305 		bic	r5, r5, #243
  57              	.LVL4:
3026:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  58              		.loc 1 3026 0
  59 001a 1B01     		lsls	r3, r3, #4
  60              	.LVL5:
  61 001c 9BB2     		uxth	r3, r3
  62 001e 1A43     		orrs	r2, r2, r3
  63              	.LVL6:
  64 0020 45EA0203 		orr	r3, r5, r2
  65              	.LVL7:
3027:../stdperiph/source/stm32f37x_tim.c ****   
3028:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3029:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
  66              		.loc 1 3029 0
  67 0024 24F00A04 		bic	r4, r4, #10
  68              	.LVL8:
3030:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
  69              		.loc 1 3030 0
  70 0028 2143     		orrs	r1, r1, r4
  71              	.LVL9:
  72 002a 41F00104 		orr	r4, r1, #1
  73              	.LVL10:
3031:../stdperiph/source/stm32f37x_tim.c **** 
3032:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3033:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
  74              		.loc 1 3033 0
  75 002e 0383     		strh	r3, [r0, #24]	@ movhi
3034:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
  76              		.loc 1 3034 0
  77 0030 0484     		strh	r4, [r0, #32]	@ movhi
3035:../stdperiph/source/stm32f37x_tim.c **** }
  78              		.loc 1 3035 0
  79 0032 30BC     		pop	{r4, r5}
  80              	.LCFI1:
  81              		.cfi_restore 5
  82              		.cfi_restore 4
  83              		.cfi_def_cfa_offset 0
  84              	.LVL11:
  85 0034 7047     		bx	lr
  86              		.cfi_endproc
  87              	.LFE198:
  89 0036 00BF     		.section	.text.TI2_Config,"ax",%progbits
  90              		.align	2
  91              		.thumb
  92              		.thumb_func
  94              	TI2_Config:
  95              	.LFB199:
3036:../stdperiph/source/stm32f37x_tim.c **** 
3037:../stdperiph/source/stm32f37x_tim.c **** /**
3038:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configure the TI2 as Input.
3039:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select 
3040:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
3041:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3042:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3043:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 56


3044:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3045:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3046:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3047:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3048:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3049:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3050:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3051:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3052:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
3053:../stdperiph/source/stm32f37x_tim.c ****   */
3054:../stdperiph/source/stm32f37x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3055:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter)
3056:../stdperiph/source/stm32f37x_tim.c **** {
  96              		.loc 1 3056 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.LVL12:
 102 0000 30B4     		push	{r4, r5}
 103              	.LCFI2:
 104              		.cfi_def_cfa_offset 8
 105              		.cfi_offset 4, -8
 106              		.cfi_offset 5, -4
 107              	.LVL13:
3057:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
3058:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3059:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 108              		.loc 1 3059 0
 109 0002 048C     		ldrh	r4, [r0, #32]
 110 0004 A4B2     		uxth	r4, r4
 111 0006 24F01004 		bic	r4, r4, #16
 112 000a A4B2     		uxth	r4, r4
 113 000c 0484     		strh	r4, [r0, #32]	@ movhi
3060:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 114              		.loc 1 3060 0
 115 000e 058B     		ldrh	r5, [r0, #24]
 116              	.LVL14:
3061:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 117              		.loc 1 3061 0
 118 0010 048C     		ldrh	r4, [r0, #32]
 119 0012 A4B2     		uxth	r4, r4
 120              	.LVL15:
3062:../stdperiph/source/stm32f37x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 121              		.loc 1 3062 0
 122 0014 0901     		lsls	r1, r1, #4
 123              	.LVL16:
 124 0016 89B2     		uxth	r1, r1
 125              	.LVL17:
3063:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Input and set the filter */
3064:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 126              		.loc 1 3064 0
 127 0018 25F44075 		bic	r5, r5, #768
 128              	.LVL18:
 129 001c 2D05     		lsls	r5, r5, #20
 130 001e 2D0D     		lsrs	r5, r5, #20
 131              	.LVL19:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 57


3065:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 132              		.loc 1 3065 0
 133 0020 1B03     		lsls	r3, r3, #12
 134              	.LVL20:
 135 0022 9BB2     		uxth	r3, r3
 136 0024 2B43     		orrs	r3, r3, r5
 137              	.LVL21:
3066:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 138              		.loc 1 3066 0
 139 0026 1202     		lsls	r2, r2, #8
 140              	.LVL22:
 141 0028 92B2     		uxth	r2, r2
 142 002a 1A43     		orrs	r2, r2, r3
 143              	.LVL23:
3067:../stdperiph/source/stm32f37x_tim.c **** 
3068:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3069:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 144              		.loc 1 3069 0
 145 002c 24F0A004 		bic	r4, r4, #160
 146              	.LVL24:
3070:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 147              		.loc 1 3070 0
 148 0030 2143     		orrs	r1, r1, r4
 149              	.LVL25:
 150 0032 41F01001 		orr	r1, r1, #16
 151              	.LVL26:
3071:../stdperiph/source/stm32f37x_tim.c ****   
3072:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3073:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 152              		.loc 1 3073 0
 153 0036 0283     		strh	r2, [r0, #24]	@ movhi
3074:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 154              		.loc 1 3074 0
 155 0038 0184     		strh	r1, [r0, #32]	@ movhi
3075:../stdperiph/source/stm32f37x_tim.c **** }
 156              		.loc 1 3075 0
 157 003a 30BC     		pop	{r4, r5}
 158              	.LCFI3:
 159              		.cfi_restore 5
 160              		.cfi_restore 4
 161              		.cfi_def_cfa_offset 0
 162 003c 7047     		bx	lr
 163              		.cfi_endproc
 164              	.LFE199:
 166 003e 00BF     		.section	.text.TI3_Config,"ax",%progbits
 167              		.align	2
 168              		.thumb
 169              		.thumb_func
 171              	TI3_Config:
 172              	.LFB200:
3076:../stdperiph/source/stm32f37x_tim.c **** 
3077:../stdperiph/source/stm32f37x_tim.c **** /**
3078:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configure the TI3 as Input.
3079:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select
3080:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
3081:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPolarity: The Input Polarity.
3082:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 58


3083:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3084:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3085:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3086:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3087:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3088:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3089:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3090:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3091:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3092:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
3093:../stdperiph/source/stm32f37x_tim.c ****   */
3094:../stdperiph/source/stm32f37x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3095:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter)
3096:../stdperiph/source/stm32f37x_tim.c **** {
 173              		.loc 1 3096 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              		@ link register save eliminated.
 178              	.LVL27:
 179 0000 30B4     		push	{r4, r5}
 180              	.LCFI4:
 181              		.cfi_def_cfa_offset 8
 182              		.cfi_offset 4, -8
 183              		.cfi_offset 5, -4
 184              	.LVL28:
3097:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3098:../stdperiph/source/stm32f37x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3099:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 185              		.loc 1 3099 0
 186 0002 048C     		ldrh	r4, [r0, #32]
 187 0004 A4B2     		uxth	r4, r4
 188 0006 24F48074 		bic	r4, r4, #256
 189 000a A4B2     		uxth	r4, r4
 190 000c 0484     		strh	r4, [r0, #32]	@ movhi
3100:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 191              		.loc 1 3100 0
 192 000e 858B     		ldrh	r5, [r0, #28]
 193 0010 ADB2     		uxth	r5, r5
 194              	.LVL29:
3101:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 195              		.loc 1 3101 0
 196 0012 048C     		ldrh	r4, [r0, #32]
 197 0014 A4B2     		uxth	r4, r4
 198              	.LVL30:
3102:../stdperiph/source/stm32f37x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 199              		.loc 1 3102 0
 200 0016 0902     		lsls	r1, r1, #8
 201              	.LVL31:
 202 0018 89B2     		uxth	r1, r1
 203              	.LVL32:
3103:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Input and set the filter */
3104:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 204              		.loc 1 3104 0
 205 001a 25F0F305 		bic	r5, r5, #243
 206              	.LVL33:
3105:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 59


 207              		.loc 1 3105 0
 208 001e 1B01     		lsls	r3, r3, #4
 209              	.LVL34:
 210 0020 9BB2     		uxth	r3, r3
 211 0022 1A43     		orrs	r2, r2, r3
 212              	.LVL35:
 213 0024 45EA0203 		orr	r3, r5, r2
 214              	.LVL36:
3106:../stdperiph/source/stm32f37x_tim.c ****     
3107:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3108:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 215              		.loc 1 3108 0
 216 0028 24F42064 		bic	r4, r4, #2560
 217              	.LVL37:
3109:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 218              		.loc 1 3109 0
 219 002c 2143     		orrs	r1, r1, r4
 220              	.LVL38:
 221 002e 41F48071 		orr	r1, r1, #256
 222              	.LVL39:
3110:../stdperiph/source/stm32f37x_tim.c ****   
3111:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3112:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 223              		.loc 1 3112 0
 224 0032 8383     		strh	r3, [r0, #28]	@ movhi
3113:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 225              		.loc 1 3113 0
 226 0034 0184     		strh	r1, [r0, #32]	@ movhi
3114:../stdperiph/source/stm32f37x_tim.c **** }
 227              		.loc 1 3114 0
 228 0036 30BC     		pop	{r4, r5}
 229              	.LCFI5:
 230              		.cfi_restore 5
 231              		.cfi_restore 4
 232              		.cfi_def_cfa_offset 0
 233 0038 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE200:
 237 003a 00BF     		.section	.text.TI4_Config,"ax",%progbits
 238              		.align	2
 239              		.thumb
 240              		.thumb_func
 242              	TI4_Config:
 243              	.LFB201:
3115:../stdperiph/source/stm32f37x_tim.c **** 
3116:../stdperiph/source/stm32f37x_tim.c **** /**
3117:../stdperiph/source/stm32f37x_tim.c ****   * @brief  Configure the TI4 as Input.
3118:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIMx: where x can be 2, 3, 4, 5, 12, 13, 14, 15, 16, 17 or 19 to select 
3119:../stdperiph/source/stm32f37x_tim.c ****   *         the TIM peripheral.
3120:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICPolarity: The Input Polarity.
3121:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3122:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Rising
3123:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICPolarity_Falling
3124:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3125:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter can be one of the following values:
3126:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3127:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 60


3128:../stdperiph/source/stm32f37x_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3129:../stdperiph/source/stm32f37x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3130:../stdperiph/source/stm32f37x_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3131:../stdperiph/source/stm32f37x_tim.c ****   * @retval None
3132:../stdperiph/source/stm32f37x_tim.c ****   */
3133:../stdperiph/source/stm32f37x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3134:../stdperiph/source/stm32f37x_tim.c ****                        uint16_t TIM_ICFilter)
3135:../stdperiph/source/stm32f37x_tim.c **** {
 244              		.loc 1 3135 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 0
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249              	.LVL40:
 250 0000 30B4     		push	{r4, r5}
 251              	.LCFI6:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 4, -8
 254              		.cfi_offset 5, -4
 255              	.LVL41:
3136:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3137:../stdperiph/source/stm32f37x_tim.c **** 
3138:../stdperiph/source/stm32f37x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
3139:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 256              		.loc 1 3139 0
 257 0002 048C     		ldrh	r4, [r0, #32]
 258 0004 A4B2     		uxth	r4, r4
 259 0006 24F48054 		bic	r4, r4, #4096
 260 000a A4B2     		uxth	r4, r4
 261 000c 0484     		strh	r4, [r0, #32]	@ movhi
3140:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 262              		.loc 1 3140 0
 263 000e 858B     		ldrh	r5, [r0, #28]
 264              	.LVL42:
3141:../stdperiph/source/stm32f37x_tim.c ****   tmpccer = TIMx->CCER;
 265              		.loc 1 3141 0
 266 0010 048C     		ldrh	r4, [r0, #32]
 267              	.LVL43:
3142:../stdperiph/source/stm32f37x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 268              		.loc 1 3142 0
 269 0012 0903     		lsls	r1, r1, #12
 270              	.LVL44:
 271 0014 89B2     		uxth	r1, r1
 272              	.LVL45:
3143:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Input and set the filter */
3144:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 273              		.loc 1 3144 0
 274 0016 25F44075 		bic	r5, r5, #768
 275              	.LVL46:
 276 001a 2D05     		lsls	r5, r5, #20
 277 001c 2D0D     		lsrs	r5, r5, #20
 278              	.LVL47:
3145:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 279              		.loc 1 3145 0
 280 001e 1202     		lsls	r2, r2, #8
 281              	.LVL48:
 282 0020 92B2     		uxth	r2, r2
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 61


 283 0022 2A43     		orrs	r2, r2, r5
 284              	.LVL49:
3146:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 285              		.loc 1 3146 0
 286 0024 1B03     		lsls	r3, r3, #12
 287              	.LVL50:
 288 0026 9BB2     		uxth	r3, r3
 289 0028 1343     		orrs	r3, r3, r2
 290              	.LVL51:
3147:../stdperiph/source/stm32f37x_tim.c ****   
3148:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3149:../stdperiph/source/stm32f37x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 291              		.loc 1 3149 0
 292 002a 24F40074 		bic	r4, r4, #512
 293              	.LVL52:
 294 002e 6404     		lsls	r4, r4, #17
 295 0030 640C     		lsrs	r4, r4, #17
 296              	.LVL53:
3150:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 297              		.loc 1 3150 0
 298 0032 0C43     		orrs	r4, r4, r1
 299              	.LVL54:
 300 0034 44F48054 		orr	r4, r4, #4096
 301              	.LVL55:
3151:../stdperiph/source/stm32f37x_tim.c **** 
3152:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3153:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 302              		.loc 1 3153 0
 303 0038 8383     		strh	r3, [r0, #28]	@ movhi
3154:../stdperiph/source/stm32f37x_tim.c ****   TIMx->CCER = tmpccer;
 304              		.loc 1 3154 0
 305 003a 0484     		strh	r4, [r0, #32]	@ movhi
3155:../stdperiph/source/stm32f37x_tim.c **** }
 306              		.loc 1 3155 0
 307 003c 30BC     		pop	{r4, r5}
 308              	.LCFI7:
 309              		.cfi_restore 5
 310              		.cfi_restore 4
 311              		.cfi_def_cfa_offset 0
 312              	.LVL56:
 313 003e 7047     		bx	lr
 314              		.cfi_endproc
 315              	.LFE201:
 317              		.section	.text.TIM_DeInit,"ax",%progbits
 318              		.align	2
 319              		.global	TIM_DeInit
 320              		.thumb
 321              		.thumb_func
 323              	TIM_DeInit:
 324              	.LFB111:
 193:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 325              		.loc 1 193 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              	.LVL57:
 330 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 62


 331              	.LCFI8:
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 3, -8
 334              		.cfi_offset 14, -4
 197:../stdperiph/source/stm32f37x_tim.c ****   {
 335              		.loc 1 197 0
 336 0002 B0F1804F 		cmp	r0, #1073741824
 337 0006 08D1     		bne	.L10
 199:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 338              		.loc 1 199 0
 339 0008 0121     		movs	r1, #1
 340 000a 0846     		mov	r0, r1
 341              	.LVL58:
 342 000c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 343              	.LVL59:
 200:../stdperiph/source/stm32f37x_tim.c ****   }
 344              		.loc 1 200 0
 345 0010 0021     		movs	r1, #0
 346 0012 0120     		movs	r0, #1
 347 0014 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 348              	.LVL60:
 349 0018 08BD     		pop	{r3, pc}
 350              	.LVL61:
 351              	.L10:
 202:../stdperiph/source/stm32f37x_tim.c ****   {
 352              		.loc 1 202 0
 353 001a 544B     		ldr	r3, .L25
 354 001c 9842     		cmp	r0, r3
 355 001e 08D1     		bne	.L12
 204:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 356              		.loc 1 204 0
 357 0020 0121     		movs	r1, #1
 358 0022 0220     		movs	r0, #2
 359              	.LVL62:
 360 0024 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 361              	.LVL63:
 205:../stdperiph/source/stm32f37x_tim.c ****   }
 362              		.loc 1 205 0
 363 0028 0021     		movs	r1, #0
 364 002a 0220     		movs	r0, #2
 365 002c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 366              	.LVL64:
 367 0030 08BD     		pop	{r3, pc}
 368              	.LVL65:
 369              	.L12:
 207:../stdperiph/source/stm32f37x_tim.c ****   {
 370              		.loc 1 207 0
 371 0032 4F4B     		ldr	r3, .L25+4
 372 0034 9842     		cmp	r0, r3
 373 0036 08D1     		bne	.L13
 209:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 374              		.loc 1 209 0
 375 0038 0121     		movs	r1, #1
 376 003a 0420     		movs	r0, #4
 377              	.LVL66:
 378 003c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 379              	.LVL67:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 63


 210:../stdperiph/source/stm32f37x_tim.c ****   }
 380              		.loc 1 210 0
 381 0040 0021     		movs	r1, #0
 382 0042 0420     		movs	r0, #4
 383 0044 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 384              	.LVL68:
 385 0048 08BD     		pop	{r3, pc}
 386              	.LVL69:
 387              	.L13:
 212:../stdperiph/source/stm32f37x_tim.c ****   {
 388              		.loc 1 212 0
 389 004a 4A4B     		ldr	r3, .L25+8
 390 004c 9842     		cmp	r0, r3
 391 004e 08D1     		bne	.L14
 214:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 392              		.loc 1 214 0
 393 0050 0121     		movs	r1, #1
 394 0052 0820     		movs	r0, #8
 395              	.LVL70:
 396 0054 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 397              	.LVL71:
 215:../stdperiph/source/stm32f37x_tim.c ****   }
 398              		.loc 1 215 0
 399 0058 0021     		movs	r1, #0
 400 005a 0820     		movs	r0, #8
 401 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 402              	.LVL72:
 403 0060 08BD     		pop	{r3, pc}
 404              	.LVL73:
 405              	.L14:
 217:../stdperiph/source/stm32f37x_tim.c ****   {
 406              		.loc 1 217 0
 407 0062 454B     		ldr	r3, .L25+12
 408 0064 9842     		cmp	r0, r3
 409 0066 08D1     		bne	.L15
 219:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 410              		.loc 1 219 0
 411 0068 0121     		movs	r1, #1
 412 006a 1020     		movs	r0, #16
 413              	.LVL74:
 414 006c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 415              	.LVL75:
 220:../stdperiph/source/stm32f37x_tim.c ****   }
 416              		.loc 1 220 0
 417 0070 0021     		movs	r1, #0
 418 0072 1020     		movs	r0, #16
 419 0074 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 420              	.LVL76:
 421 0078 08BD     		pop	{r3, pc}
 422              	.LVL77:
 423              	.L15:
 222:../stdperiph/source/stm32f37x_tim.c ****   {
 424              		.loc 1 222 0
 425 007a 404B     		ldr	r3, .L25+16
 426 007c 9842     		cmp	r0, r3
 427 007e 08D1     		bne	.L16
 224:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 64


 428              		.loc 1 224 0
 429 0080 0121     		movs	r1, #1
 430 0082 2020     		movs	r0, #32
 431              	.LVL78:
 432 0084 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 433              	.LVL79:
 225:../stdperiph/source/stm32f37x_tim.c ****   } 
 434              		.loc 1 225 0
 435 0088 0021     		movs	r1, #0
 436 008a 2020     		movs	r0, #32
 437 008c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 438              	.LVL80:
 439 0090 08BD     		pop	{r3, pc}
 440              	.LVL81:
 441              	.L16:
 227:../stdperiph/source/stm32f37x_tim.c ****   {       
 442              		.loc 1 227 0
 443 0092 3B4B     		ldr	r3, .L25+20
 444 0094 9842     		cmp	r0, r3
 445 0096 08D1     		bne	.L17
 229:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 446              		.loc 1 229 0
 447 0098 0121     		movs	r1, #1
 448 009a 4020     		movs	r0, #64
 449              	.LVL82:
 450 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 451              	.LVL83:
 230:../stdperiph/source/stm32f37x_tim.c ****   }
 452              		.loc 1 230 0
 453 00a0 0021     		movs	r1, #0
 454 00a2 4020     		movs	r0, #64
 455 00a4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 456              	.LVL84:
 457 00a8 08BD     		pop	{r3, pc}
 458              	.LVL85:
 459              	.L17:
 232:../stdperiph/source/stm32f37x_tim.c ****   {       
 460              		.loc 1 232 0
 461 00aa 364B     		ldr	r3, .L25+24
 462 00ac 9842     		cmp	r0, r3
 463 00ae 08D1     		bne	.L18
 234:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 464              		.loc 1 234 0
 465 00b0 0121     		movs	r1, #1
 466 00b2 8020     		movs	r0, #128
 467              	.LVL86:
 468 00b4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 469              	.LVL87:
 235:../stdperiph/source/stm32f37x_tim.c ****   }   
 470              		.loc 1 235 0
 471 00b8 0021     		movs	r1, #0
 472 00ba 8020     		movs	r0, #128
 473 00bc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 474              	.LVL88:
 475 00c0 08BD     		pop	{r3, pc}
 476              	.LVL89:
 477              	.L18:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 65


 237:../stdperiph/source/stm32f37x_tim.c ****   {       
 478              		.loc 1 237 0
 479 00c2 314B     		ldr	r3, .L25+28
 480 00c4 9842     		cmp	r0, r3
 481 00c6 0AD1     		bne	.L19
 239:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 482              		.loc 1 239 0
 483 00c8 0121     		movs	r1, #1
 484 00ca 4FF48070 		mov	r0, #256
 485              	.LVL90:
 486 00ce FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 487              	.LVL91:
 240:../stdperiph/source/stm32f37x_tim.c ****   }        
 488              		.loc 1 240 0
 489 00d2 0021     		movs	r1, #0
 490 00d4 4FF48070 		mov	r0, #256
 491 00d8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 492              	.LVL92:
 493 00dc 08BD     		pop	{r3, pc}
 494              	.LVL93:
 495              	.L19:
 242:../stdperiph/source/stm32f37x_tim.c ****   {
 496              		.loc 1 242 0
 497 00de 2B4B     		ldr	r3, .L25+32
 498 00e0 9842     		cmp	r0, r3
 499 00e2 0AD1     		bne	.L20
 244:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 500              		.loc 1 244 0
 501 00e4 0121     		movs	r1, #1
 502 00e6 4FF48030 		mov	r0, #65536
 503              	.LVL94:
 504 00ea FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 505              	.LVL95:
 245:../stdperiph/source/stm32f37x_tim.c ****   } 
 506              		.loc 1 245 0
 507 00ee 0021     		movs	r1, #0
 508 00f0 4FF48030 		mov	r0, #65536
 509 00f4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 510              	.LVL96:
 511 00f8 08BD     		pop	{r3, pc}
 512              	.LVL97:
 513              	.L20:
 247:../stdperiph/source/stm32f37x_tim.c ****   {
 514              		.loc 1 247 0
 515 00fa 254B     		ldr	r3, .L25+36
 516 00fc 9842     		cmp	r0, r3
 517 00fe 0AD1     		bne	.L21
 249:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 518              		.loc 1 249 0
 519 0100 0121     		movs	r1, #1
 520 0102 4FF40030 		mov	r0, #131072
 521              	.LVL98:
 522 0106 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 523              	.LVL99:
 250:../stdperiph/source/stm32f37x_tim.c ****   }
 524              		.loc 1 250 0
 525 010a 0021     		movs	r1, #0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 66


 526 010c 4FF40030 		mov	r0, #131072
 527 0110 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 528              	.LVL100:
 529 0114 08BD     		pop	{r3, pc}
 530              	.LVL101:
 531              	.L21:
 252:../stdperiph/source/stm32f37x_tim.c ****   {
 532              		.loc 1 252 0
 533 0116 1F4B     		ldr	r3, .L25+40
 534 0118 9842     		cmp	r0, r3
 535 011a 0AD1     		bne	.L22
 254:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 536              		.loc 1 254 0
 537 011c 0121     		movs	r1, #1
 538 011e 4FF48020 		mov	r0, #262144
 539              	.LVL102:
 540 0122 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 541              	.LVL103:
 255:../stdperiph/source/stm32f37x_tim.c ****   } 
 542              		.loc 1 255 0
 543 0126 0021     		movs	r1, #0
 544 0128 4FF48020 		mov	r0, #262144
 545 012c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 546              	.LVL104:
 547 0130 08BD     		pop	{r3, pc}
 548              	.LVL105:
 549              	.L22:
 257:../stdperiph/source/stm32f37x_tim.c ****   {
 550              		.loc 1 257 0
 551 0132 194B     		ldr	r3, .L25+44
 552 0134 9842     		cmp	r0, r3
 553 0136 0AD1     		bne	.L23
 259:../stdperiph/source/stm32f37x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM18, DISABLE);
 554              		.loc 1 259 0
 555 0138 0121     		movs	r1, #1
 556 013a 4FF40070 		mov	r0, #512
 557              	.LVL106:
 558 013e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 559              	.LVL107:
 260:../stdperiph/source/stm32f37x_tim.c ****   } 
 560              		.loc 1 260 0
 561 0142 0021     		movs	r1, #0
 562 0144 4FF40070 		mov	r0, #512
 563 0148 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 564              	.LVL108:
 565 014c 08BD     		pop	{r3, pc}
 566              	.LVL109:
 567              	.L23:
 264:../stdperiph/source/stm32f37x_tim.c ****     {
 568              		.loc 1 264 0
 569 014e 134B     		ldr	r3, .L25+48
 570 0150 9842     		cmp	r0, r3
 571 0152 09D1     		bne	.L9
 266:../stdperiph/source/stm32f37x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM19, DISABLE);
 572              		.loc 1 266 0
 573 0154 0121     		movs	r1, #1
 574 0156 4FF40020 		mov	r0, #524288
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 67


 575              	.LVL110:
 576 015a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 577              	.LVL111:
 267:../stdperiph/source/stm32f37x_tim.c ****     }  
 578              		.loc 1 267 0
 579 015e 0021     		movs	r1, #0
 580 0160 4FF40020 		mov	r0, #524288
 581 0164 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 582              	.LVL112:
 583              	.L9:
 584 0168 08BD     		pop	{r3, pc}
 585              	.L26:
 586 016a 00BF     		.align	2
 587              	.L25:
 588 016c 00040040 		.word	1073742848
 589 0170 00080040 		.word	1073743872
 590 0174 000C0040 		.word	1073744896
 591 0178 00100040 		.word	1073745920
 592 017c 00140040 		.word	1073746944
 593 0180 00180040 		.word	1073747968
 594 0184 001C0040 		.word	1073748992
 595 0188 00200040 		.word	1073750016
 596 018c 00400140 		.word	1073823744
 597 0190 00440140 		.word	1073824768
 598 0194 00480140 		.word	1073825792
 599 0198 009C0040 		.word	1073781760
 600 019c 005C0140 		.word	1073830912
 601              		.cfi_endproc
 602              	.LFE111:
 604              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 605              		.align	2
 606              		.global	TIM_TimeBaseInit
 607              		.thumb
 608              		.thumb_func
 610              	TIM_TimeBaseInit:
 611              	.LFB112:
 284:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpcr1 = 0;
 612              		.loc 1 284 0
 613              		.cfi_startproc
 614              		@ args = 0, pretend = 0, frame = 0
 615              		@ frame_needed = 0, uses_anonymous_args = 0
 616              		@ link register save eliminated.
 617              	.LVL113:
 292:../stdperiph/source/stm32f37x_tim.c **** 
 618              		.loc 1 292 0
 619 0000 0388     		ldrh	r3, [r0]
 620 0002 9BB2     		uxth	r3, r3
 621              	.LVL114:
 294:../stdperiph/source/stm32f37x_tim.c ****   {
 622              		.loc 1 294 0
 623 0004 B0F1804F 		cmp	r0, #1073741824
 624 0008 0ED0     		beq	.L28
 294:../stdperiph/source/stm32f37x_tim.c ****   {
 625              		.loc 1 294 0 is_stmt 0 discriminator 1
 626 000a 1C4A     		ldr	r2, .L33
 627 000c 9042     		cmp	r0, r2
 628 000e 0BD0     		beq	.L28
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 68


 294:../stdperiph/source/stm32f37x_tim.c ****   {
 629              		.loc 1 294 0 discriminator 2
 630 0010 02F58062 		add	r2, r2, #1024
 631 0014 9042     		cmp	r0, r2
 632 0016 07D0     		beq	.L28
 294:../stdperiph/source/stm32f37x_tim.c ****   {
 633              		.loc 1 294 0 discriminator 3
 634 0018 02F58062 		add	r2, r2, #1024
 635 001c 9042     		cmp	r0, r2
 636 001e 03D0     		beq	.L28
 294:../stdperiph/source/stm32f37x_tim.c ****   {
 637              		.loc 1 294 0 discriminator 4
 638 0020 02F5A832 		add	r2, r2, #86016
 639 0024 9042     		cmp	r0, r2
 640 0026 03D1     		bne	.L29
 641              	.L28:
 297:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 642              		.loc 1 297 0 is_stmt 1
 643 0028 23F07003 		bic	r3, r3, #112
 644              	.LVL115:
 298:../stdperiph/source/stm32f37x_tim.c ****   }
 645              		.loc 1 298 0
 646 002c 4A88     		ldrh	r2, [r1, #2]
 647 002e 1343     		orrs	r3, r3, r2
 648              	.LVL116:
 649              	.L29:
 301:../stdperiph/source/stm32f37x_tim.c ****   {
 650              		.loc 1 301 0
 651 0030 134A     		ldr	r2, .L33+4
 652 0032 9042     		cmp	r0, r2
 653 0034 0CD0     		beq	.L30
 301:../stdperiph/source/stm32f37x_tim.c ****   {
 654              		.loc 1 301 0 is_stmt 0 discriminator 1
 655 0036 02F58062 		add	r2, r2, #1024
 656 003a 9042     		cmp	r0, r2
 657 003c 08D0     		beq	.L30
 301:../stdperiph/source/stm32f37x_tim.c ****   {
 658              		.loc 1 301 0 discriminator 2
 659 003e 02F50842 		add	r2, r2, #34816
 660 0042 9042     		cmp	r0, r2
 661 0044 04D0     		beq	.L30
 304:../stdperiph/source/stm32f37x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 662              		.loc 1 304 0 is_stmt 1
 663 0046 23F44073 		bic	r3, r3, #768
 664              	.LVL117:
 665 004a 9BB2     		uxth	r3, r3
 666              	.LVL118:
 305:../stdperiph/source/stm32f37x_tim.c ****   }
 667              		.loc 1 305 0
 668 004c 0A89     		ldrh	r2, [r1, #8]
 669 004e 1343     		orrs	r3, r3, r2
 670              	.LVL119:
 671              	.L30:
 308:../stdperiph/source/stm32f37x_tim.c **** 
 672              		.loc 1 308 0
 673 0050 0380     		strh	r3, [r0]	@ movhi
 311:../stdperiph/source/stm32f37x_tim.c ****  
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 69


 674              		.loc 1 311 0
 675 0052 4B68     		ldr	r3, [r1, #4]
 676              	.LVL120:
 677 0054 C362     		str	r3, [r0, #44]
 678              	.LVL121:
 314:../stdperiph/source/stm32f37x_tim.c ****     
 679              		.loc 1 314 0
 680 0056 0B88     		ldrh	r3, [r1]
 681 0058 0385     		strh	r3, [r0, #40]	@ movhi
 316:../stdperiph/source/stm32f37x_tim.c ****   {
 682              		.loc 1 316 0
 683 005a 0A4B     		ldr	r3, .L33+8
 684 005c 9842     		cmp	r0, r3
 685 005e 07D0     		beq	.L31
 316:../stdperiph/source/stm32f37x_tim.c ****   {
 686              		.loc 1 316 0 is_stmt 0 discriminator 1
 687 0060 03F58063 		add	r3, r3, #1024
 688 0064 9842     		cmp	r0, r3
 689 0066 03D0     		beq	.L31
 316:../stdperiph/source/stm32f37x_tim.c ****   {
 690              		.loc 1 316 0 discriminator 2
 691 0068 03F58063 		add	r3, r3, #1024
 692 006c 9842     		cmp	r0, r3
 693 006e 01D1     		bne	.L32
 694              	.L31:
 319:../stdperiph/source/stm32f37x_tim.c ****   }
 695              		.loc 1 319 0 is_stmt 1
 696 0070 8B7A     		ldrb	r3, [r1, #10]	@ zero_extendqisi2
 697 0072 0386     		strh	r3, [r0, #48]	@ movhi
 698              	.L32:
 324:../stdperiph/source/stm32f37x_tim.c **** }
 699              		.loc 1 324 0
 700 0074 0123     		movs	r3, #1
 701 0076 8382     		strh	r3, [r0, #20]	@ movhi
 702 0078 7047     		bx	lr
 703              	.L34:
 704 007a 00BF     		.align	2
 705              	.L33:
 706 007c 00040040 		.word	1073742848
 707 0080 00100040 		.word	1073745920
 708 0084 00400140 		.word	1073823744
 709              		.cfi_endproc
 710              	.LFE112:
 712              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 713              		.align	2
 714              		.global	TIM_TimeBaseStructInit
 715              		.thumb
 716              		.thumb_func
 718              	TIM_TimeBaseStructInit:
 719              	.LFB113:
 334:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 720              		.loc 1 334 0
 721              		.cfi_startproc
 722              		@ args = 0, pretend = 0, frame = 0
 723              		@ frame_needed = 0, uses_anonymous_args = 0
 724              		@ link register save eliminated.
 725              	.LVL122:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 70


 336:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 726              		.loc 1 336 0
 727 0000 4FF0FF33 		mov	r3, #-1
 728 0004 4360     		str	r3, [r0, #4]
 337:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 729              		.loc 1 337 0
 730 0006 0023     		movs	r3, #0
 731 0008 0380     		strh	r3, [r0]	@ movhi
 338:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 732              		.loc 1 338 0
 733 000a 0381     		strh	r3, [r0, #8]	@ movhi
 339:../stdperiph/source/stm32f37x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 734              		.loc 1 339 0
 735 000c 4380     		strh	r3, [r0, #2]	@ movhi
 340:../stdperiph/source/stm32f37x_tim.c **** }
 736              		.loc 1 340 0
 737 000e 8372     		strb	r3, [r0, #10]
 738 0010 7047     		bx	lr
 739              		.cfi_endproc
 740              	.LFE113:
 742 0012 00BF     		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 743              		.align	2
 744              		.global	TIM_PrescalerConfig
 745              		.thumb
 746              		.thumb_func
 748              	TIM_PrescalerConfig:
 749              	.LFB114:
 355:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 750              		.loc 1 355 0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 0
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 755              	.LVL123:
 361:../stdperiph/source/stm32f37x_tim.c ****   /* Set or reset the UG Bit */
 756              		.loc 1 361 0
 757 0000 0185     		strh	r1, [r0, #40]	@ movhi
 363:../stdperiph/source/stm32f37x_tim.c **** }
 758              		.loc 1 363 0
 759 0002 8282     		strh	r2, [r0, #20]	@ movhi
 760 0004 7047     		bx	lr
 761              		.cfi_endproc
 762              	.LFE114:
 764 0006 00BF     		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 765              		.align	2
 766              		.global	TIM_CounterModeConfig
 767              		.thumb
 768              		.thumb_func
 770              	TIM_CounterModeConfig:
 771              	.LFB115:
 379:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpcr1 = 0;
 772              		.loc 1 379 0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 0
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776              		@ link register save eliminated.
 777              	.LVL124:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 71


 386:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the CMS and DIR Bits */
 778              		.loc 1 386 0
 779 0000 0388     		ldrh	r3, [r0]
 780 0002 9BB2     		uxth	r3, r3
 781              	.LVL125:
 388:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Counter Mode */
 782              		.loc 1 388 0
 783 0004 23F07003 		bic	r3, r3, #112
 784              	.LVL126:
 390:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CR1 register */
 785              		.loc 1 390 0
 786 0008 1943     		orrs	r1, r1, r3
 787              	.LVL127:
 392:../stdperiph/source/stm32f37x_tim.c **** }
 788              		.loc 1 392 0
 789 000a 0180     		strh	r1, [r0]	@ movhi
 790 000c 7047     		bx	lr
 791              		.cfi_endproc
 792              	.LFE115:
 794 000e 00BF     		.section	.text.TIM_SetCounter,"ax",%progbits
 795              		.align	2
 796              		.global	TIM_SetCounter
 797              		.thumb
 798              		.thumb_func
 800              	TIM_SetCounter:
 801              	.LFB116:
 403:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 802              		.loc 1 403 0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 0
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806              		@ link register save eliminated.
 807              	.LVL128:
 408:../stdperiph/source/stm32f37x_tim.c **** }
 808              		.loc 1 408 0
 809 0000 4162     		str	r1, [r0, #36]
 810 0002 7047     		bx	lr
 811              		.cfi_endproc
 812              	.LFE116:
 814              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 815              		.align	2
 816              		.global	TIM_SetAutoreload
 817              		.thumb
 818              		.thumb_func
 820              	TIM_SetAutoreload:
 821              	.LFB117:
 419:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 822              		.loc 1 419 0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 827              	.LVL129:
 424:../stdperiph/source/stm32f37x_tim.c **** }
 828              		.loc 1 424 0
 829 0000 C162     		str	r1, [r0, #44]
 830 0002 7047     		bx	lr
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 72


 831              		.cfi_endproc
 832              	.LFE117:
 834              		.section	.text.TIM_GetCounter,"ax",%progbits
 835              		.align	2
 836              		.global	TIM_GetCounter
 837              		.thumb
 838              		.thumb_func
 840              	TIM_GetCounter:
 841              	.LFB118:
 434:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 842              		.loc 1 434 0
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
 845              		@ frame_needed = 0, uses_anonymous_args = 0
 846              		@ link register save eliminated.
 847              	.LVL130:
 439:../stdperiph/source/stm32f37x_tim.c **** }
 848              		.loc 1 439 0
 849 0000 406A     		ldr	r0, [r0, #36]
 850              	.LVL131:
 440:../stdperiph/source/stm32f37x_tim.c **** 
 851              		.loc 1 440 0
 852 0002 7047     		bx	lr
 853              		.cfi_endproc
 854              	.LFE118:
 856              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 857              		.align	2
 858              		.global	TIM_GetPrescaler
 859              		.thumb
 860              		.thumb_func
 862              	TIM_GetPrescaler:
 863              	.LFB119:
 449:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 864              		.loc 1 449 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869              	.LVL132:
 454:../stdperiph/source/stm32f37x_tim.c **** }
 870              		.loc 1 454 0
 871 0000 008D     		ldrh	r0, [r0, #40]
 872              	.LVL133:
 455:../stdperiph/source/stm32f37x_tim.c **** 
 873              		.loc 1 455 0
 874 0002 80B2     		uxth	r0, r0
 875 0004 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE119:
 879 0006 00BF     		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 880              		.align	2
 881              		.global	TIM_UpdateDisableConfig
 882              		.thumb
 883              		.thumb_func
 885              	TIM_UpdateDisableConfig:
 886              	.LFB120:
 466:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 73


 887              		.loc 1 466 0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891              		@ link register save eliminated.
 892              	.LVL134:
 471:../stdperiph/source/stm32f37x_tim.c ****   {
 893              		.loc 1 471 0
 894 0000 29B1     		cbz	r1, .L43
 474:../stdperiph/source/stm32f37x_tim.c ****   }
 895              		.loc 1 474 0
 896 0002 0388     		ldrh	r3, [r0]
 897 0004 9BB2     		uxth	r3, r3
 898 0006 43F00203 		orr	r3, r3, #2
 899 000a 0380     		strh	r3, [r0]	@ movhi
 900 000c 7047     		bx	lr
 901              	.L43:
 479:../stdperiph/source/stm32f37x_tim.c ****   }
 902              		.loc 1 479 0
 903 000e 0388     		ldrh	r3, [r0]
 904 0010 9BB2     		uxth	r3, r3
 905 0012 23F00203 		bic	r3, r3, #2
 906 0016 9BB2     		uxth	r3, r3
 907 0018 0380     		strh	r3, [r0]	@ movhi
 908 001a 7047     		bx	lr
 909              		.cfi_endproc
 910              	.LFE120:
 912              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 913              		.align	2
 914              		.global	TIM_UpdateRequestConfig
 915              		.thumb
 916              		.thumb_func
 918              	TIM_UpdateRequestConfig:
 919              	.LFB121:
 496:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 920              		.loc 1 496 0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 925              	.LVL135:
 501:../stdperiph/source/stm32f37x_tim.c ****   {
 926              		.loc 1 501 0
 927 0000 29B1     		cbz	r1, .L46
 504:../stdperiph/source/stm32f37x_tim.c ****   }
 928              		.loc 1 504 0
 929 0002 0388     		ldrh	r3, [r0]
 930 0004 9BB2     		uxth	r3, r3
 931 0006 43F00403 		orr	r3, r3, #4
 932 000a 0380     		strh	r3, [r0]	@ movhi
 933 000c 7047     		bx	lr
 934              	.L46:
 509:../stdperiph/source/stm32f37x_tim.c ****   }
 935              		.loc 1 509 0
 936 000e 0388     		ldrh	r3, [r0]
 937 0010 9BB2     		uxth	r3, r3
 938 0012 23F00403 		bic	r3, r3, #4
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 74


 939 0016 9BB2     		uxth	r3, r3
 940 0018 0380     		strh	r3, [r0]	@ movhi
 941 001a 7047     		bx	lr
 942              		.cfi_endproc
 943              	.LFE121:
 945              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 946              		.align	2
 947              		.global	TIM_ARRPreloadConfig
 948              		.thumb
 949              		.thumb_func
 951              	TIM_ARRPreloadConfig:
 952              	.LFB122:
 522:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 953              		.loc 1 522 0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 958              	.LVL136:
 527:../stdperiph/source/stm32f37x_tim.c ****   {
 959              		.loc 1 527 0
 960 0000 29B1     		cbz	r1, .L49
 530:../stdperiph/source/stm32f37x_tim.c ****   }
 961              		.loc 1 530 0
 962 0002 0388     		ldrh	r3, [r0]
 963 0004 9BB2     		uxth	r3, r3
 964 0006 43F08003 		orr	r3, r3, #128
 965 000a 0380     		strh	r3, [r0]	@ movhi
 966 000c 7047     		bx	lr
 967              	.L49:
 535:../stdperiph/source/stm32f37x_tim.c ****   }
 968              		.loc 1 535 0
 969 000e 0388     		ldrh	r3, [r0]
 970 0010 9BB2     		uxth	r3, r3
 971 0012 23F08003 		bic	r3, r3, #128
 972 0016 9BB2     		uxth	r3, r3
 973 0018 0380     		strh	r3, [r0]	@ movhi
 974 001a 7047     		bx	lr
 975              		.cfi_endproc
 976              	.LFE122:
 978              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 979              		.align	2
 980              		.global	TIM_SelectOnePulseMode
 981              		.thumb
 982              		.thumb_func
 984              	TIM_SelectOnePulseMode:
 985              	.LFB123:
 550:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 986              		.loc 1 550 0
 987              		.cfi_startproc
 988              		@ args = 0, pretend = 0, frame = 0
 989              		@ frame_needed = 0, uses_anonymous_args = 0
 990              		@ link register save eliminated.
 991              	.LVL137:
 556:../stdperiph/source/stm32f37x_tim.c ****   /* Configure the OPM Mode */
 992              		.loc 1 556 0
 993 0000 0388     		ldrh	r3, [r0]
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 75


 994 0002 9BB2     		uxth	r3, r3
 995 0004 23F00803 		bic	r3, r3, #8
 996 0008 9BB2     		uxth	r3, r3
 997 000a 0380     		strh	r3, [r0]	@ movhi
 558:../stdperiph/source/stm32f37x_tim.c **** }
 998              		.loc 1 558 0
 999 000c 0388     		ldrh	r3, [r0]
 1000 000e 9BB2     		uxth	r3, r3
 1001 0010 1943     		orrs	r1, r1, r3
 1002              	.LVL138:
 1003 0012 0180     		strh	r1, [r0]	@ movhi
 1004 0014 7047     		bx	lr
 1005              		.cfi_endproc
 1006              	.LFE123:
 1008 0016 00BF     		.section	.text.TIM_SetClockDivision,"ax",%progbits
 1009              		.align	2
 1010              		.global	TIM_SetClockDivision
 1011              		.thumb
 1012              		.thumb_func
 1014              	TIM_SetClockDivision:
 1015              	.LFB124:
 573:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1016              		.loc 1 573 0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 1021              	.LVL139:
 579:../stdperiph/source/stm32f37x_tim.c ****   /* Set the CKD value */
 1022              		.loc 1 579 0
 1023 0000 0388     		ldrh	r3, [r0]
 1024 0002 9BB2     		uxth	r3, r3
 1025 0004 23F44073 		bic	r3, r3, #768
 1026 0008 9BB2     		uxth	r3, r3
 1027 000a 0380     		strh	r3, [r0]	@ movhi
 581:../stdperiph/source/stm32f37x_tim.c **** }
 1028              		.loc 1 581 0
 1029 000c 0388     		ldrh	r3, [r0]
 1030 000e 9BB2     		uxth	r3, r3
 1031 0010 1943     		orrs	r1, r1, r3
 1032              	.LVL140:
 1033 0012 0180     		strh	r1, [r0]	@ movhi
 1034 0014 7047     		bx	lr
 1035              		.cfi_endproc
 1036              	.LFE124:
 1038 0016 00BF     		.section	.text.TIM_Cmd,"ax",%progbits
 1039              		.align	2
 1040              		.global	TIM_Cmd
 1041              		.thumb
 1042              		.thumb_func
 1044              	TIM_Cmd:
 1045              	.LFB125:
 594:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1046              		.loc 1 594 0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 0
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 76


 1050              		@ link register save eliminated.
 1051              	.LVL141:
 599:../stdperiph/source/stm32f37x_tim.c ****   {
 1052              		.loc 1 599 0
 1053 0000 29B1     		cbz	r1, .L54
 602:../stdperiph/source/stm32f37x_tim.c ****   }
 1054              		.loc 1 602 0
 1055 0002 0388     		ldrh	r3, [r0]
 1056 0004 9BB2     		uxth	r3, r3
 1057 0006 43F00103 		orr	r3, r3, #1
 1058 000a 0380     		strh	r3, [r0]	@ movhi
 1059 000c 7047     		bx	lr
 1060              	.L54:
 607:../stdperiph/source/stm32f37x_tim.c ****   }
 1061              		.loc 1 607 0
 1062 000e 0388     		ldrh	r3, [r0]
 1063 0010 9BB2     		uxth	r3, r3
 1064 0012 23F00103 		bic	r3, r3, #1
 1065 0016 9BB2     		uxth	r3, r3
 1066 0018 0380     		strh	r3, [r0]	@ movhi
 1067 001a 7047     		bx	lr
 1068              		.cfi_endproc
 1069              	.LFE125:
 1071              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1072              		.align	2
 1073              		.global	TIM_BDTRConfig
 1074              		.thumb
 1075              		.thumb_func
 1077              	TIM_BDTRConfig:
 1078              	.LFB126:
 651:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1079              		.loc 1 651 0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              	.LVL142:
 1084 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1085              	.LCFI9:
 1086              		.cfi_def_cfa_offset 20
 1087              		.cfi_offset 4, -20
 1088              		.cfi_offset 5, -16
 1089              		.cfi_offset 6, -12
 1090              		.cfi_offset 7, -8
 1091              		.cfi_offset 14, -4
 662:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1092              		.loc 1 662 0
 1093 0002 B0F84430 		ldrh	r3, [r0, #68]
 1094 0006 9DB2     		uxth	r5, r3
 1095 0008 B1F800C0 		ldrh	ip, [r1]
 1096 000c 4C88     		ldrh	r4, [r1, #2]
 663:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1097              		.loc 1 663 0
 1098 000e B1F804E0 		ldrh	lr, [r1, #4]
 1099 0012 CA88     		ldrh	r2, [r1, #6]
 664:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1100              		.loc 1 664 0
 1101 0014 0F89     		ldrh	r7, [r1, #8]
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 77


 1102 0016 4B89     		ldrh	r3, [r1, #10]
 665:../stdperiph/source/stm32f37x_tim.c **** }
 1103              		.loc 1 665 0
 1104 0018 8E89     		ldrh	r6, [r1, #12]
 662:../stdperiph/source/stm32f37x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1105              		.loc 1 662 0
 1106 001a 4CEA0404 		orr	r4, ip, r4
 1107 001e 4EEA0401 		orr	r1, lr, r4
 1108              	.LVL143:
 1109 0022 1143     		orrs	r1, r1, r2
 1110 0024 47EA0102 		orr	r2, r7, r1
 1111 0028 1A43     		orrs	r2, r2, r3
 1112 002a 46EA0203 		orr	r3, r6, r2
 1113 002e 2B43     		orrs	r3, r3, r5
 1114 0030 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1115 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 1116              		.cfi_endproc
 1117              	.LFE126:
 1119 0036 00BF     		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1120              		.align	2
 1121              		.global	TIM_BDTRStructInit
 1122              		.thumb
 1123              		.thumb_func
 1125              	TIM_BDTRStructInit:
 1126              	.LFB127:
 675:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 1127              		.loc 1 675 0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 0
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131              		@ link register save eliminated.
 1132              	.LVL144:
 677:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1133              		.loc 1 677 0
 1134 0000 0023     		movs	r3, #0
 1135 0002 0380     		strh	r3, [r0]	@ movhi
 678:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1136              		.loc 1 678 0
 1137 0004 4380     		strh	r3, [r0, #2]	@ movhi
 679:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1138              		.loc 1 679 0
 1139 0006 8380     		strh	r3, [r0, #4]	@ movhi
 680:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1140              		.loc 1 680 0
 1141 0008 C380     		strh	r3, [r0, #6]	@ movhi
 681:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1142              		.loc 1 681 0
 1143 000a 0381     		strh	r3, [r0, #8]	@ movhi
 682:../stdperiph/source/stm32f37x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1144              		.loc 1 682 0
 1145 000c 4381     		strh	r3, [r0, #10]	@ movhi
 683:../stdperiph/source/stm32f37x_tim.c **** }
 1146              		.loc 1 683 0
 1147 000e 8381     		strh	r3, [r0, #12]	@ movhi
 1148 0010 7047     		bx	lr
 1149              		.cfi_endproc
 1150              	.LFE127:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 78


 1152 0012 00BF     		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1153              		.align	2
 1154              		.global	TIM_CtrlPWMOutputs
 1155              		.thumb
 1156              		.thumb_func
 1158              	TIM_CtrlPWMOutputs:
 1159              	.LFB128:
 694:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1160              		.loc 1 694 0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              		@ link register save eliminated.
 1165              	.LVL145:
 698:../stdperiph/source/stm32f37x_tim.c ****   {
 1166              		.loc 1 698 0
 1167 0000 49B1     		cbz	r1, .L60
 701:../stdperiph/source/stm32f37x_tim.c ****   }
 1168              		.loc 1 701 0
 1169 0002 B0F84430 		ldrh	r3, [r0, #68]
 1170 0006 6FEA4343 		mvn	r3, r3, lsl #17
 1171 000a 6FEA5343 		mvn	r3, r3, lsr #17
 1172 000e 9BB2     		uxth	r3, r3
 1173 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1174 0014 7047     		bx	lr
 1175              	.L60:
 706:../stdperiph/source/stm32f37x_tim.c ****   }  
 1176              		.loc 1 706 0
 1177 0016 B0F84430 		ldrh	r3, [r0, #68]
 1178 001a C3F30E03 		ubfx	r3, r3, #0, #15
 1179 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
 1180 0022 7047     		bx	lr
 1181              		.cfi_endproc
 1182              	.LFE128:
 1184              		.section	.text.TIM_OC1Init,"ax",%progbits
 1185              		.align	2
 1186              		.global	TIM_OC1Init
 1187              		.thumb
 1188              		.thumb_func
 1190              	TIM_OC1Init:
 1191              	.LFB129:
 767:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1192              		.loc 1 767 0
 1193              		.cfi_startproc
 1194              		@ args = 0, pretend = 0, frame = 0
 1195              		@ frame_needed = 0, uses_anonymous_args = 0
 1196              		@ link register save eliminated.
 1197              	.LVL146:
 1198 0000 30B4     		push	{r4, r5}
 1199              	.LCFI10:
 1200              		.cfi_def_cfa_offset 8
 1201              		.cfi_offset 4, -8
 1202              		.cfi_offset 5, -4
 1203              	.LVL147:
 776:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
 1204              		.loc 1 776 0
 1205 0002 038C     		ldrh	r3, [r0, #32]
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 79


 1206 0004 9BB2     		uxth	r3, r3
 1207 0006 23F00103 		bic	r3, r3, #1
 1208 000a 9BB2     		uxth	r3, r3
 1209 000c 0384     		strh	r3, [r0, #32]	@ movhi
 778:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 1210              		.loc 1 778 0
 1211 000e 038C     		ldrh	r3, [r0, #32]
 1212 0010 9BB2     		uxth	r3, r3
 1213              	.LVL148:
 780:../stdperiph/source/stm32f37x_tim.c ****   
 1214              		.loc 1 780 0
 1215 0012 8288     		ldrh	r2, [r0, #4]
 1216 0014 92B2     		uxth	r2, r2
 1217              	.LVL149:
 783:../stdperiph/source/stm32f37x_tim.c ****     
 1218              		.loc 1 783 0
 1219 0016 048B     		ldrh	r4, [r0, #24]
 1220 0018 A4B2     		uxth	r4, r4
 1221              	.LVL150:
 787:../stdperiph/source/stm32f37x_tim.c **** 
 1222              		.loc 1 787 0
 1223 001a 24F07304 		bic	r4, r4, #115
 1224              	.LVL151:
 790:../stdperiph/source/stm32f37x_tim.c ****   
 1225              		.loc 1 790 0
 1226 001e 0D88     		ldrh	r5, [r1]
 1227 0020 2C43     		orrs	r4, r4, r5
 1228              	.LVL152:
 793:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 1229              		.loc 1 793 0
 1230 0022 23F00203 		bic	r3, r3, #2
 1231              	.LVL153:
 795:../stdperiph/source/stm32f37x_tim.c ****   
 1232              		.loc 1 795 0
 1233 0026 8D89     		ldrh	r5, [r1, #12]
 1234 0028 1D43     		orrs	r5, r5, r3
 1235              	.LVL154:
 798:../stdperiph/source/stm32f37x_tim.c ****     
 1236              		.loc 1 798 0
 1237 002a 4B88     		ldrh	r3, [r1, #2]
 1238 002c 2B43     		orrs	r3, r3, r5
 1239              	.LVL155:
 800:../stdperiph/source/stm32f37x_tim.c ****   {
 1240              		.loc 1 800 0
 1241 002e 104D     		ldr	r5, .L66
 1242 0030 A842     		cmp	r0, r5
 1243 0032 07D0     		beq	.L63
 800:../stdperiph/source/stm32f37x_tim.c ****   {
 1244              		.loc 1 800 0 is_stmt 0 discriminator 1
 1245 0034 05F58065 		add	r5, r5, #1024
 1246 0038 A842     		cmp	r0, r5
 1247 003a 03D0     		beq	.L63
 800:../stdperiph/source/stm32f37x_tim.c ****   {
 1248              		.loc 1 800 0 discriminator 2
 1249 003c 05F58065 		add	r5, r5, #1024
 1250 0040 A842     		cmp	r0, r5
 1251 0042 0DD1     		bne	.L64
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 80


 1252              	.L63:
 808:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N Polarity */
 1253              		.loc 1 808 0 is_stmt 1
 1254 0044 23F00803 		bic	r3, r3, #8
 1255              	.LVL156:
 810:../stdperiph/source/stm32f37x_tim.c ****     
 1256              		.loc 1 810 0
 1257 0048 CD89     		ldrh	r5, [r1, #14]
 1258 004a 2B43     		orrs	r3, r3, r5
 1259              	.LVL157:
 813:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N State */
 1260              		.loc 1 813 0
 1261 004c 23F00405 		bic	r5, r3, #4
 1262              	.LVL158:
 815:../stdperiph/source/stm32f37x_tim.c ****     
 1263              		.loc 1 815 0
 1264 0050 8B88     		ldrh	r3, [r1, #4]
 1265 0052 2B43     		orrs	r3, r3, r5
 1266              	.LVL159:
 819:../stdperiph/source/stm32f37x_tim.c ****     
 1267              		.loc 1 819 0
 1268 0054 22F44072 		bic	r2, r2, #768
 1269              	.LVL160:
 822:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Output N Idle state */
 1270              		.loc 1 822 0
 1271 0058 0D8A     		ldrh	r5, [r1, #16]
 1272 005a 2A43     		orrs	r2, r2, r5
 1273              	.LVL161:
 824:../stdperiph/source/stm32f37x_tim.c ****   }
 1274              		.loc 1 824 0
 1275 005c 4D8A     		ldrh	r5, [r1, #18]
 1276 005e 2A43     		orrs	r2, r2, r5
 1277              	.LVL162:
 1278              	.L64:
 827:../stdperiph/source/stm32f37x_tim.c ****   
 1279              		.loc 1 827 0
 1280 0060 8280     		strh	r2, [r0, #4]	@ movhi
 830:../stdperiph/source/stm32f37x_tim.c **** 
 1281              		.loc 1 830 0
 1282 0062 0483     		strh	r4, [r0, #24]	@ movhi
 833:../stdperiph/source/stm32f37x_tim.c ****  
 1283              		.loc 1 833 0
 1284 0064 8A68     		ldr	r2, [r1, #8]
 1285              	.LVL163:
 1286 0066 4263     		str	r2, [r0, #52]
 836:../stdperiph/source/stm32f37x_tim.c **** }
 1287              		.loc 1 836 0
 1288 0068 0384     		strh	r3, [r0, #32]	@ movhi
 837:../stdperiph/source/stm32f37x_tim.c **** 
 1289              		.loc 1 837 0
 1290 006a 30BC     		pop	{r4, r5}
 1291              	.LCFI11:
 1292              		.cfi_restore 5
 1293              		.cfi_restore 4
 1294              		.cfi_def_cfa_offset 0
 1295              	.LVL164:
 1296 006c 7047     		bx	lr
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 81


 1297              	.L67:
 1298 006e 00BF     		.align	2
 1299              	.L66:
 1300 0070 00400140 		.word	1073823744
 1301              		.cfi_endproc
 1302              	.LFE129:
 1304              		.section	.text.TIM_OC2Init,"ax",%progbits
 1305              		.align	2
 1306              		.global	TIM_OC2Init
 1307              		.thumb
 1308              		.thumb_func
 1310              	TIM_OC2Init:
 1311              	.LFB130:
 849:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1312              		.loc 1 849 0
 1313              		.cfi_startproc
 1314              		@ args = 0, pretend = 0, frame = 0
 1315              		@ frame_needed = 0, uses_anonymous_args = 0
 1316              		@ link register save eliminated.
 1317              	.LVL165:
 1318 0000 30B4     		push	{r4, r5}
 1319              	.LCFI12:
 1320              		.cfi_def_cfa_offset 8
 1321              		.cfi_offset 4, -8
 1322              		.cfi_offset 5, -4
 1323              	.LVL166:
 858:../stdperiph/source/stm32f37x_tim.c ****   
 1324              		.loc 1 858 0
 1325 0002 038C     		ldrh	r3, [r0, #32]
 1326 0004 9BB2     		uxth	r3, r3
 1327 0006 23F01003 		bic	r3, r3, #16
 1328 000a 9BB2     		uxth	r3, r3
 1329 000c 0384     		strh	r3, [r0, #32]	@ movhi
 861:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 1330              		.loc 1 861 0
 1331 000e 048C     		ldrh	r4, [r0, #32]
 1332 0010 A4B2     		uxth	r4, r4
 1333              	.LVL167:
 863:../stdperiph/source/stm32f37x_tim.c ****   
 1334              		.loc 1 863 0
 1335 0012 8588     		ldrh	r5, [r0, #4]
 1336 0014 ADB2     		uxth	r5, r5
 1337              	.LVL168:
 866:../stdperiph/source/stm32f37x_tim.c ****     
 1338              		.loc 1 866 0
 1339 0016 028B     		ldrh	r2, [r0, #24]
 1340 0018 92B2     		uxth	r2, r2
 1341              	.LVL169:
 870:../stdperiph/source/stm32f37x_tim.c ****   
 1342              		.loc 1 870 0
 1343 001a 22F4E643 		bic	r3, r2, #29440
 1344              	.LVL170:
 873:../stdperiph/source/stm32f37x_tim.c ****   
 1345              		.loc 1 873 0
 1346 001e 0A88     		ldrh	r2, [r1]
 1347 0020 1202     		lsls	r2, r2, #8
 1348 0022 92B2     		uxth	r2, r2
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 82


 1349 0024 1A43     		orrs	r2, r2, r3
 1350              	.LVL171:
 876:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 1351              		.loc 1 876 0
 1352 0026 24F02004 		bic	r4, r4, #32
 1353              	.LVL172:
 878:../stdperiph/source/stm32f37x_tim.c ****   
 1354              		.loc 1 878 0
 1355 002a 8B89     		ldrh	r3, [r1, #12]
 1356 002c 1B01     		lsls	r3, r3, #4
 1357 002e 9BB2     		uxth	r3, r3
 1358 0030 1C43     		orrs	r4, r4, r3
 1359              	.LVL173:
 881:../stdperiph/source/stm32f37x_tim.c **** 
 1360              		.loc 1 881 0
 1361 0032 4B88     		ldrh	r3, [r1, #2]
 1362 0034 1B01     		lsls	r3, r3, #4
 1363 0036 9BB2     		uxth	r3, r3
 1364 0038 2343     		orrs	r3, r3, r4
 1365              	.LVL174:
 884:../stdperiph/source/stm32f37x_tim.c ****   
 1366              		.loc 1 884 0
 1367 003a 8580     		strh	r5, [r0, #4]	@ movhi
 887:../stdperiph/source/stm32f37x_tim.c **** 
 1368              		.loc 1 887 0
 1369 003c 0283     		strh	r2, [r0, #24]	@ movhi
 890:../stdperiph/source/stm32f37x_tim.c ****   
 1370              		.loc 1 890 0
 1371 003e 8A68     		ldr	r2, [r1, #8]
 1372              	.LVL175:
 1373 0040 8263     		str	r2, [r0, #56]
 1374              	.LVL176:
 893:../stdperiph/source/stm32f37x_tim.c **** }
 1375              		.loc 1 893 0
 1376 0042 0384     		strh	r3, [r0, #32]	@ movhi
 894:../stdperiph/source/stm32f37x_tim.c **** 
 1377              		.loc 1 894 0
 1378 0044 30BC     		pop	{r4, r5}
 1379              	.LCFI13:
 1380              		.cfi_restore 5
 1381              		.cfi_restore 4
 1382              		.cfi_def_cfa_offset 0
 1383              	.LVL177:
 1384 0046 7047     		bx	lr
 1385              		.cfi_endproc
 1386              	.LFE130:
 1388              		.section	.text.TIM_OC3Init,"ax",%progbits
 1389              		.align	2
 1390              		.global	TIM_OC3Init
 1391              		.thumb
 1392              		.thumb_func
 1394              	TIM_OC3Init:
 1395              	.LFB131:
 906:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1396              		.loc 1 906 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 83


 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 1400              		@ link register save eliminated.
 1401              	.LVL178:
 1402 0000 30B4     		push	{r4, r5}
 1403              	.LCFI14:
 1404              		.cfi_def_cfa_offset 8
 1405              		.cfi_offset 4, -8
 1406              		.cfi_offset 5, -4
 1407              	.LVL179:
 915:../stdperiph/source/stm32f37x_tim.c ****   
 1408              		.loc 1 915 0
 1409 0002 038C     		ldrh	r3, [r0, #32]
 1410 0004 9BB2     		uxth	r3, r3
 1411 0006 23F48073 		bic	r3, r3, #256
 1412 000a 9BB2     		uxth	r3, r3
 1413 000c 0384     		strh	r3, [r0, #32]	@ movhi
 918:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 1414              		.loc 1 918 0
 1415 000e 028C     		ldrh	r2, [r0, #32]
 1416 0010 92B2     		uxth	r2, r2
 1417              	.LVL180:
 920:../stdperiph/source/stm32f37x_tim.c ****   
 1418              		.loc 1 920 0
 1419 0012 8488     		ldrh	r4, [r0, #4]
 1420 0014 A4B2     		uxth	r4, r4
 1421              	.LVL181:
 923:../stdperiph/source/stm32f37x_tim.c ****     
 1422              		.loc 1 923 0
 1423 0016 838B     		ldrh	r3, [r0, #28]
 1424 0018 9BB2     		uxth	r3, r3
 1425              	.LVL182:
 927:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Output Compare Mode */
 1426              		.loc 1 927 0
 1427 001a 23F07303 		bic	r3, r3, #115
 1428              	.LVL183:
 929:../stdperiph/source/stm32f37x_tim.c ****   
 1429              		.loc 1 929 0
 1430 001e 0D88     		ldrh	r5, [r1]
 1431 0020 1D43     		orrs	r5, r5, r3
 1432              	.LVL184:
 932:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 1433              		.loc 1 932 0
 1434 0022 22F40072 		bic	r2, r2, #512
 1435              	.LVL185:
 934:../stdperiph/source/stm32f37x_tim.c ****   
 1436              		.loc 1 934 0
 1437 0026 8B89     		ldrh	r3, [r1, #12]
 1438 0028 1B02     		lsls	r3, r3, #8
 1439 002a 9BB2     		uxth	r3, r3
 1440 002c 1A43     		orrs	r2, r2, r3
 1441              	.LVL186:
 937:../stdperiph/source/stm32f37x_tim.c ****     
 1442              		.loc 1 937 0
 1443 002e 4B88     		ldrh	r3, [r1, #2]
 1444 0030 1B02     		lsls	r3, r3, #8
 1445 0032 9BB2     		uxth	r3, r3
 1446 0034 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 84


 1447              	.LVL187:
 940:../stdperiph/source/stm32f37x_tim.c ****   
 1448              		.loc 1 940 0
 1449 0036 8480     		strh	r4, [r0, #4]	@ movhi
 943:../stdperiph/source/stm32f37x_tim.c **** 
 1450              		.loc 1 943 0
 1451 0038 8583     		strh	r5, [r0, #28]	@ movhi
 946:../stdperiph/source/stm32f37x_tim.c ****   
 1452              		.loc 1 946 0
 1453 003a 8A68     		ldr	r2, [r1, #8]
 1454 003c C263     		str	r2, [r0, #60]
 949:../stdperiph/source/stm32f37x_tim.c **** }
 1455              		.loc 1 949 0
 1456 003e 0384     		strh	r3, [r0, #32]	@ movhi
 950:../stdperiph/source/stm32f37x_tim.c **** 
 1457              		.loc 1 950 0
 1458 0040 30BC     		pop	{r4, r5}
 1459              	.LCFI15:
 1460              		.cfi_restore 5
 1461              		.cfi_restore 4
 1462              		.cfi_def_cfa_offset 0
 1463              	.LVL188:
 1464 0042 7047     		bx	lr
 1465              		.cfi_endproc
 1466              	.LFE131:
 1468              		.section	.text.TIM_OC4Init,"ax",%progbits
 1469              		.align	2
 1470              		.global	TIM_OC4Init
 1471              		.thumb
 1472              		.thumb_func
 1474              	TIM_OC4Init:
 1475              	.LFB132:
 962:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1476              		.loc 1 962 0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 1481              	.LVL189:
 1482 0000 30B4     		push	{r4, r5}
 1483              	.LCFI16:
 1484              		.cfi_def_cfa_offset 8
 1485              		.cfi_offset 4, -8
 1486              		.cfi_offset 5, -4
 1487              	.LVL190:
 971:../stdperiph/source/stm32f37x_tim.c ****   
 1488              		.loc 1 971 0
 1489 0002 038C     		ldrh	r3, [r0, #32]
 1490 0004 9BB2     		uxth	r3, r3
 1491 0006 23F48053 		bic	r3, r3, #4096
 1492 000a 9BB2     		uxth	r3, r3
 1493 000c 0384     		strh	r3, [r0, #32]	@ movhi
 974:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CR2 register value */
 1494              		.loc 1 974 0
 1495 000e 048C     		ldrh	r4, [r0, #32]
 1496 0010 A4B2     		uxth	r4, r4
 1497              	.LVL191:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 85


 976:../stdperiph/source/stm32f37x_tim.c ****   
 1498              		.loc 1 976 0
 1499 0012 8588     		ldrh	r5, [r0, #4]
 1500 0014 ADB2     		uxth	r5, r5
 1501              	.LVL192:
 979:../stdperiph/source/stm32f37x_tim.c ****     
 1502              		.loc 1 979 0
 1503 0016 828B     		ldrh	r2, [r0, #28]
 1504 0018 92B2     		uxth	r2, r2
 1505              	.LVL193:
 983:../stdperiph/source/stm32f37x_tim.c ****   
 1506              		.loc 1 983 0
 1507 001a 22F4E643 		bic	r3, r2, #29440
 1508              	.LVL194:
 986:../stdperiph/source/stm32f37x_tim.c ****   
 1509              		.loc 1 986 0
 1510 001e 0A88     		ldrh	r2, [r1]
 1511 0020 1202     		lsls	r2, r2, #8
 1512 0022 92B2     		uxth	r2, r2
 1513 0024 1A43     		orrs	r2, r2, r3
 1514              	.LVL195:
 989:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Output Compare Polarity */
 1515              		.loc 1 989 0
 1516 0026 24F40054 		bic	r4, r4, #8192
 1517              	.LVL196:
 991:../stdperiph/source/stm32f37x_tim.c ****   
 1518              		.loc 1 991 0
 1519 002a 8B89     		ldrh	r3, [r1, #12]
 1520 002c 1B03     		lsls	r3, r3, #12
 1521 002e 9BB2     		uxth	r3, r3
 1522 0030 1C43     		orrs	r4, r4, r3
 1523              	.LVL197:
 994:../stdperiph/source/stm32f37x_tim.c **** 
 1524              		.loc 1 994 0
 1525 0032 4B88     		ldrh	r3, [r1, #2]
 1526 0034 1B03     		lsls	r3, r3, #12
 1527 0036 9BB2     		uxth	r3, r3
 1528 0038 2343     		orrs	r3, r3, r4
 1529              	.LVL198:
 997:../stdperiph/source/stm32f37x_tim.c ****   
 1530              		.loc 1 997 0
 1531 003a 8580     		strh	r5, [r0, #4]	@ movhi
1000:../stdperiph/source/stm32f37x_tim.c **** 
 1532              		.loc 1 1000 0
 1533 003c 8283     		strh	r2, [r0, #28]	@ movhi
1003:../stdperiph/source/stm32f37x_tim.c ****   
 1534              		.loc 1 1003 0
 1535 003e 8A68     		ldr	r2, [r1, #8]
 1536              	.LVL199:
 1537 0040 0264     		str	r2, [r0, #64]
 1538              	.LVL200:
1006:../stdperiph/source/stm32f37x_tim.c **** }
 1539              		.loc 1 1006 0
 1540 0042 0384     		strh	r3, [r0, #32]	@ movhi
1007:../stdperiph/source/stm32f37x_tim.c **** 
 1541              		.loc 1 1007 0
 1542 0044 30BC     		pop	{r4, r5}
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 86


 1543              	.LCFI17:
 1544              		.cfi_restore 5
 1545              		.cfi_restore 4
 1546              		.cfi_def_cfa_offset 0
 1547              	.LVL201:
 1548 0046 7047     		bx	lr
 1549              		.cfi_endproc
 1550              	.LFE132:
 1552              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1553              		.align	2
 1554              		.global	TIM_OCStructInit
 1555              		.thumb
 1556              		.thumb_func
 1558              	TIM_OCStructInit:
 1559              	.LFB133:
1016:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 1560              		.loc 1 1016 0
 1561              		.cfi_startproc
 1562              		@ args = 0, pretend = 0, frame = 0
 1563              		@ frame_needed = 0, uses_anonymous_args = 0
 1564              		@ link register save eliminated.
 1565              	.LVL202:
1018:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1566              		.loc 1 1018 0
 1567 0000 0023     		movs	r3, #0
 1568 0002 0380     		strh	r3, [r0]	@ movhi
1019:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1569              		.loc 1 1019 0
 1570 0004 4380     		strh	r3, [r0, #2]	@ movhi
1020:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000000;
 1571              		.loc 1 1020 0
 1572 0006 8380     		strh	r3, [r0, #4]	@ movhi
1021:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1573              		.loc 1 1021 0
 1574 0008 8360     		str	r3, [r0, #8]
1022:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1575              		.loc 1 1022 0
 1576 000a 8381     		strh	r3, [r0, #12]	@ movhi
1023:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1577              		.loc 1 1023 0
 1578 000c C381     		strh	r3, [r0, #14]	@ movhi
1024:../stdperiph/source/stm32f37x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1579              		.loc 1 1024 0
 1580 000e 0382     		strh	r3, [r0, #16]	@ movhi
1025:../stdperiph/source/stm32f37x_tim.c **** }
 1581              		.loc 1 1025 0
 1582 0010 4382     		strh	r3, [r0, #18]	@ movhi
 1583 0012 7047     		bx	lr
 1584              		.cfi_endproc
 1585              	.LFE133:
 1587              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 1588              		.align	2
 1589              		.global	TIM_SelectOCxM
 1590              		.thumb
 1591              		.thumb_func
 1593              	TIM_SelectOCxM:
 1594              	.LFB134:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 87


1053:../stdperiph/source/stm32f37x_tim.c ****   uint32_t tmp = 0;
 1595              		.loc 1 1053 0
 1596              		.cfi_startproc
 1597              		@ args = 0, pretend = 0, frame = 0
 1598              		@ frame_needed = 0, uses_anonymous_args = 0
 1599              		@ link register save eliminated.
 1600              	.LVL203:
 1601 0000 30B4     		push	{r4, r5}
 1602              	.LCFI18:
 1603              		.cfi_def_cfa_offset 8
 1604              		.cfi_offset 4, -8
 1605              		.cfi_offset 5, -4
 1606              	.LVL204:
1062:../stdperiph/source/stm32f37x_tim.c **** 
 1607              		.loc 1 1062 0
 1608 0002 00F11804 		add	r4, r0, #24
 1609              	.LVL205:
1064:../stdperiph/source/stm32f37x_tim.c **** 
 1610              		.loc 1 1064 0
 1611 0006 0123     		movs	r3, #1
 1612 0008 8B40     		lsls	r3, r3, r1
 1613 000a 9BB2     		uxth	r3, r3
 1614              	.LVL206:
1067:../stdperiph/source/stm32f37x_tim.c **** 
 1615              		.loc 1 1067 0
 1616 000c 058C     		ldrh	r5, [r0, #32]
 1617 000e DB43     		mvns	r3, r3
 1618              	.LVL207:
 1619 0010 9BB2     		uxth	r3, r3
 1620              	.LVL208:
 1621 0012 2B40     		ands	r3, r3, r5
 1622 0014 0384     		strh	r3, [r0, #32]	@ movhi
1069:../stdperiph/source/stm32f37x_tim.c ****   {
 1623              		.loc 1 1069 0
 1624 0016 09B1     		cbz	r1, .L76
1069:../stdperiph/source/stm32f37x_tim.c ****   {
 1625              		.loc 1 1069 0 is_stmt 0 discriminator 1
 1626 0018 0829     		cmp	r1, #8
 1627 001a 08D1     		bne	.L77
 1628              	.L76:
1071:../stdperiph/source/stm32f37x_tim.c **** 
 1629              		.loc 1 1071 0 is_stmt 1
 1630 001c 4908     		lsrs	r1, r1, #1
 1631              	.LVL209:
1074:../stdperiph/source/stm32f37x_tim.c ****    
 1632              		.loc 1 1074 0
 1633 001e 0B59     		ldr	r3, [r1, r4]
 1634 0020 23F07003 		bic	r3, r3, #112
 1635 0024 0B51     		str	r3, [r1, r4]
1077:../stdperiph/source/stm32f37x_tim.c ****   }
 1636              		.loc 1 1077 0
 1637 0026 0B59     		ldr	r3, [r1, r4]
 1638 0028 1A43     		orrs	r2, r2, r3
 1639              	.LVL210:
 1640 002a 0A51     		str	r2, [r1, r4]
 1641 002c 0BE0     		b	.L75
 1642              	.LVL211:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 88


 1643              	.L77:
1081:../stdperiph/source/stm32f37x_tim.c **** 
 1644              		.loc 1 1081 0
 1645 002e 0439     		subs	r1, r1, #4
 1646              	.LVL212:
 1647 0030 C1F34E01 		ubfx	r1, r1, #1, #15
 1648              	.LVL213:
1084:../stdperiph/source/stm32f37x_tim.c ****     
 1649              		.loc 1 1084 0
 1650 0034 0B59     		ldr	r3, [r1, r4]
 1651 0036 23F4E043 		bic	r3, r3, #28672
 1652 003a 0B51     		str	r3, [r1, r4]
1087:../stdperiph/source/stm32f37x_tim.c ****   }
 1653              		.loc 1 1087 0
 1654 003c 0B59     		ldr	r3, [r1, r4]
 1655 003e 1202     		lsls	r2, r2, #8
 1656              	.LVL214:
 1657 0040 92B2     		uxth	r2, r2
 1658 0042 1A43     		orrs	r2, r2, r3
 1659 0044 0A51     		str	r2, [r1, r4]
 1660              	.LVL215:
 1661              	.L75:
1089:../stdperiph/source/stm32f37x_tim.c **** 
 1662              		.loc 1 1089 0
 1663 0046 30BC     		pop	{r4, r5}
 1664              	.LCFI19:
 1665              		.cfi_restore 5
 1666              		.cfi_restore 4
 1667              		.cfi_def_cfa_offset 0
 1668 0048 7047     		bx	lr
 1669              		.cfi_endproc
 1670              	.LFE134:
 1672 004a 00BF     		.section	.text.TIM_SetCompare1,"ax",%progbits
 1673              		.align	2
 1674              		.global	TIM_SetCompare1
 1675              		.thumb
 1676              		.thumb_func
 1678              	TIM_SetCompare1:
 1679              	.LFB135:
1099:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1680              		.loc 1 1099 0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 1685              	.LVL216:
1104:../stdperiph/source/stm32f37x_tim.c **** }
 1686              		.loc 1 1104 0
 1687 0000 4163     		str	r1, [r0, #52]
 1688 0002 7047     		bx	lr
 1689              		.cfi_endproc
 1690              	.LFE135:
 1692              		.section	.text.TIM_SetCompare2,"ax",%progbits
 1693              		.align	2
 1694              		.global	TIM_SetCompare2
 1695              		.thumb
 1696              		.thumb_func
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 89


 1698              	TIM_SetCompare2:
 1699              	.LFB136:
1114:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1700              		.loc 1 1114 0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 0
 1703              		@ frame_needed = 0, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
 1705              	.LVL217:
1119:../stdperiph/source/stm32f37x_tim.c **** }
 1706              		.loc 1 1119 0
 1707 0000 8163     		str	r1, [r0, #56]
 1708 0002 7047     		bx	lr
 1709              		.cfi_endproc
 1710              	.LFE136:
 1712              		.section	.text.TIM_SetCompare3,"ax",%progbits
 1713              		.align	2
 1714              		.global	TIM_SetCompare3
 1715              		.thumb
 1716              		.thumb_func
 1718              	TIM_SetCompare3:
 1719              	.LFB137:
1129:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1720              		.loc 1 1129 0
 1721              		.cfi_startproc
 1722              		@ args = 0, pretend = 0, frame = 0
 1723              		@ frame_needed = 0, uses_anonymous_args = 0
 1724              		@ link register save eliminated.
 1725              	.LVL218:
1134:../stdperiph/source/stm32f37x_tim.c **** }
 1726              		.loc 1 1134 0
 1727 0000 C163     		str	r1, [r0, #60]
 1728 0002 7047     		bx	lr
 1729              		.cfi_endproc
 1730              	.LFE137:
 1732              		.section	.text.TIM_SetCompare4,"ax",%progbits
 1733              		.align	2
 1734              		.global	TIM_SetCompare4
 1735              		.thumb
 1736              		.thumb_func
 1738              	TIM_SetCompare4:
 1739              	.LFB138:
1144:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1740              		.loc 1 1144 0
 1741              		.cfi_startproc
 1742              		@ args = 0, pretend = 0, frame = 0
 1743              		@ frame_needed = 0, uses_anonymous_args = 0
 1744              		@ link register save eliminated.
 1745              	.LVL219:
1149:../stdperiph/source/stm32f37x_tim.c **** }
 1746              		.loc 1 1149 0
 1747 0000 0164     		str	r1, [r0, #64]
 1748 0002 7047     		bx	lr
 1749              		.cfi_endproc
 1750              	.LFE138:
 1752              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 1753              		.align	2
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 90


 1754              		.global	TIM_ForcedOC1Config
 1755              		.thumb
 1756              		.thumb_func
 1758              	TIM_ForcedOC1Config:
 1759              	.LFB139:
1163:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 1760              		.loc 1 1163 0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764              		@ link register save eliminated.
 1765              	.LVL220:
1168:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1M Bits */
 1766              		.loc 1 1168 0
 1767 0000 038B     		ldrh	r3, [r0, #24]
 1768 0002 9BB2     		uxth	r3, r3
 1769              	.LVL221:
1170:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
 1770              		.loc 1 1170 0
 1771 0004 23F07003 		bic	r3, r3, #112
 1772              	.LVL222:
1172:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
 1773              		.loc 1 1172 0
 1774 0008 1943     		orrs	r1, r1, r3
 1775              	.LVL223:
1174:../stdperiph/source/stm32f37x_tim.c **** }
 1776              		.loc 1 1174 0
 1777 000a 0183     		strh	r1, [r0, #24]	@ movhi
 1778 000c 7047     		bx	lr
 1779              		.cfi_endproc
 1780              	.LFE139:
 1782 000e 00BF     		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 1783              		.align	2
 1784              		.global	TIM_ForcedOC2Config
 1785              		.thumb
 1786              		.thumb_func
 1788              	TIM_ForcedOC2Config:
 1789              	.LFB140:
1188:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 1790              		.loc 1 1188 0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 0
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 1794              		@ link register save eliminated.
 1795              	.LVL224:
1195:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2M Bits */
 1796              		.loc 1 1195 0
 1797 0000 038B     		ldrh	r3, [r0, #24]
 1798 0002 9BB2     		uxth	r3, r3
 1799              	.LVL225:
1197:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
 1800              		.loc 1 1197 0
 1801 0004 23F4E043 		bic	r3, r3, #28672
 1802              	.LVL226:
1199:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
 1803              		.loc 1 1199 0
 1804 0008 0902     		lsls	r1, r1, #8
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 91


 1805              	.LVL227:
 1806 000a 89B2     		uxth	r1, r1
 1807 000c 1943     		orrs	r1, r1, r3
 1808              	.LVL228:
1201:../stdperiph/source/stm32f37x_tim.c **** }
 1809              		.loc 1 1201 0
 1810 000e 0183     		strh	r1, [r0, #24]	@ movhi
 1811 0010 7047     		bx	lr
 1812              		.cfi_endproc
 1813              	.LFE140:
 1815 0012 00BF     		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 1816              		.align	2
 1817              		.global	TIM_ForcedOC3Config
 1818              		.thumb
 1819              		.thumb_func
 1821              	TIM_ForcedOC3Config:
 1822              	.LFB141:
1214:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 1823              		.loc 1 1214 0
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 0
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 1827              		@ link register save eliminated.
 1828              	.LVL229:
1221:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1M Bits */
 1829              		.loc 1 1221 0
 1830 0000 838B     		ldrh	r3, [r0, #28]
 1831 0002 9BB2     		uxth	r3, r3
 1832              	.LVL230:
1223:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
 1833              		.loc 1 1223 0
 1834 0004 23F07003 		bic	r3, r3, #112
 1835              	.LVL231:
1225:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 1836              		.loc 1 1225 0
 1837 0008 1943     		orrs	r1, r1, r3
 1838              	.LVL232:
1227:../stdperiph/source/stm32f37x_tim.c **** }
 1839              		.loc 1 1227 0
 1840 000a 8183     		strh	r1, [r0, #28]	@ movhi
 1841 000c 7047     		bx	lr
 1842              		.cfi_endproc
 1843              	.LFE141:
 1845 000e 00BF     		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 1846              		.align	2
 1847              		.global	TIM_ForcedOC4Config
 1848              		.thumb
 1849              		.thumb_func
 1851              	TIM_ForcedOC4Config:
 1852              	.LFB142:
1240:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 1853              		.loc 1 1240 0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
 1858              	.LVL233:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 92


1246:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2M Bits */
 1859              		.loc 1 1246 0
 1860 0000 838B     		ldrh	r3, [r0, #28]
 1861 0002 9BB2     		uxth	r3, r3
 1862              	.LVL234:
1248:../stdperiph/source/stm32f37x_tim.c ****   /* Configure The Forced output Mode */
 1863              		.loc 1 1248 0
 1864 0004 23F4E043 		bic	r3, r3, #28672
 1865              	.LVL235:
1250:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 1866              		.loc 1 1250 0
 1867 0008 0902     		lsls	r1, r1, #8
 1868              	.LVL236:
 1869 000a 89B2     		uxth	r1, r1
 1870 000c 1943     		orrs	r1, r1, r3
 1871              	.LVL237:
1252:../stdperiph/source/stm32f37x_tim.c **** }
 1872              		.loc 1 1252 0
 1873 000e 8183     		strh	r1, [r0, #28]	@ movhi
 1874 0010 7047     		bx	lr
 1875              		.cfi_endproc
 1876              	.LFE142:
 1878 0012 00BF     		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 1879              		.align	2
 1880              		.global	TIM_CCPreloadControl
 1881              		.thumb
 1882              		.thumb_func
 1884              	TIM_CCPreloadControl:
 1885              	.LFB143:
1263:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 1886              		.loc 1 1263 0
 1887              		.cfi_startproc
 1888              		@ args = 0, pretend = 0, frame = 0
 1889              		@ frame_needed = 0, uses_anonymous_args = 0
 1890              		@ link register save eliminated.
 1891              	.LVL238:
1267:../stdperiph/source/stm32f37x_tim.c ****   {
 1892              		.loc 1 1267 0
 1893 0000 29B1     		cbz	r1, .L89
1270:../stdperiph/source/stm32f37x_tim.c ****   }
 1894              		.loc 1 1270 0
 1895 0002 8388     		ldrh	r3, [r0, #4]
 1896 0004 9BB2     		uxth	r3, r3
 1897 0006 43F00103 		orr	r3, r3, #1
 1898 000a 8380     		strh	r3, [r0, #4]	@ movhi
 1899 000c 7047     		bx	lr
 1900              	.L89:
1275:../stdperiph/source/stm32f37x_tim.c ****   }
 1901              		.loc 1 1275 0
 1902 000e 8388     		ldrh	r3, [r0, #4]
 1903 0010 9BB2     		uxth	r3, r3
 1904 0012 23F00103 		bic	r3, r3, #1
 1905 0016 9BB2     		uxth	r3, r3
 1906 0018 8380     		strh	r3, [r0, #4]	@ movhi
 1907 001a 7047     		bx	lr
 1908              		.cfi_endproc
 1909              	.LFE143:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 93


 1911              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 1912              		.align	2
 1913              		.global	TIM_OC1PreloadConfig
 1914              		.thumb
 1915              		.thumb_func
 1917              	TIM_OC1PreloadConfig:
 1918              	.LFB144:
1290:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 1919              		.loc 1 1290 0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 0
 1922              		@ frame_needed = 0, uses_anonymous_args = 0
 1923              		@ link register save eliminated.
 1924              	.LVL239:
1296:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1PE Bit */
 1925              		.loc 1 1296 0
 1926 0000 038B     		ldrh	r3, [r0, #24]
 1927 0002 9BB2     		uxth	r3, r3
 1928              	.LVL240:
1298:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 1929              		.loc 1 1298 0
 1930 0004 23F00803 		bic	r3, r3, #8
 1931              	.LVL241:
1300:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
 1932              		.loc 1 1300 0
 1933 0008 1943     		orrs	r1, r1, r3
 1934              	.LVL242:
1302:../stdperiph/source/stm32f37x_tim.c **** }
 1935              		.loc 1 1302 0
 1936 000a 0183     		strh	r1, [r0, #24]	@ movhi
 1937 000c 7047     		bx	lr
 1938              		.cfi_endproc
 1939              	.LFE144:
 1941 000e 00BF     		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 1942              		.align	2
 1943              		.global	TIM_OC2PreloadConfig
 1944              		.thumb
 1945              		.thumb_func
 1947              	TIM_OC2PreloadConfig:
 1948              	.LFB145:
1316:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 1949              		.loc 1 1316 0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
 1954              	.LVL243:
1322:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2PE Bit */
 1955              		.loc 1 1322 0
 1956 0000 038B     		ldrh	r3, [r0, #24]
 1957 0002 9BB2     		uxth	r3, r3
 1958              	.LVL244:
1324:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 1959              		.loc 1 1324 0
 1960 0004 23F40063 		bic	r3, r3, #2048
 1961              	.LVL245:
1326:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 94


 1962              		.loc 1 1326 0
 1963 0008 0902     		lsls	r1, r1, #8
 1964              	.LVL246:
 1965 000a 89B2     		uxth	r1, r1
 1966 000c 1943     		orrs	r1, r1, r3
 1967              	.LVL247:
1328:../stdperiph/source/stm32f37x_tim.c **** }
 1968              		.loc 1 1328 0
 1969 000e 0183     		strh	r1, [r0, #24]	@ movhi
 1970 0010 7047     		bx	lr
 1971              		.cfi_endproc
 1972              	.LFE145:
 1974 0012 00BF     		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 1975              		.align	2
 1976              		.global	TIM_OC3PreloadConfig
 1977              		.thumb
 1978              		.thumb_func
 1980              	TIM_OC3PreloadConfig:
 1981              	.LFB146:
1341:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 1982              		.loc 1 1341 0
 1983              		.cfi_startproc
 1984              		@ args = 0, pretend = 0, frame = 0
 1985              		@ frame_needed = 0, uses_anonymous_args = 0
 1986              		@ link register save eliminated.
 1987              	.LVL248:
1348:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3PE Bit */
 1988              		.loc 1 1348 0
 1989 0000 838B     		ldrh	r3, [r0, #28]
 1990 0002 9BB2     		uxth	r3, r3
 1991              	.LVL249:
1350:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 1992              		.loc 1 1350 0
 1993 0004 23F00803 		bic	r3, r3, #8
 1994              	.LVL250:
1352:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 1995              		.loc 1 1352 0
 1996 0008 1943     		orrs	r1, r1, r3
 1997              	.LVL251:
1354:../stdperiph/source/stm32f37x_tim.c **** }
 1998              		.loc 1 1354 0
 1999 000a 8183     		strh	r1, [r0, #28]	@ movhi
 2000 000c 7047     		bx	lr
 2001              		.cfi_endproc
 2002              	.LFE146:
 2004 000e 00BF     		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 2005              		.align	2
 2006              		.global	TIM_OC4PreloadConfig
 2007              		.thumb
 2008              		.thumb_func
 2010              	TIM_OC4PreloadConfig:
 2011              	.LFB147:
1367:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 2012              		.loc 1 1367 0
 2013              		.cfi_startproc
 2014              		@ args = 0, pretend = 0, frame = 0
 2015              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 95


 2016              		@ link register save eliminated.
 2017              	.LVL252:
1374:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4PE Bit */
 2018              		.loc 1 1374 0
 2019 0000 838B     		ldrh	r3, [r0, #28]
 2020 0002 9BB2     		uxth	r3, r3
 2021              	.LVL253:
1376:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2022              		.loc 1 1376 0
 2023 0004 23F40063 		bic	r3, r3, #2048
 2024              	.LVL254:
1378:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 2025              		.loc 1 1378 0
 2026 0008 0902     		lsls	r1, r1, #8
 2027              	.LVL255:
 2028 000a 89B2     		uxth	r1, r1
 2029 000c 1943     		orrs	r1, r1, r3
 2030              	.LVL256:
1380:../stdperiph/source/stm32f37x_tim.c **** }
 2031              		.loc 1 1380 0
 2032 000e 8183     		strh	r1, [r0, #28]	@ movhi
 2033 0010 7047     		bx	lr
 2034              		.cfi_endproc
 2035              	.LFE147:
 2037 0012 00BF     		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 2038              		.align	2
 2039              		.global	TIM_OC1FastConfig
 2040              		.thumb
 2041              		.thumb_func
 2043              	TIM_OC1FastConfig:
 2044              	.LFB148:
1394:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 2045              		.loc 1 1394 0
 2046              		.cfi_startproc
 2047              		@ args = 0, pretend = 0, frame = 0
 2048              		@ frame_needed = 0, uses_anonymous_args = 0
 2049              		@ link register save eliminated.
 2050              	.LVL257:
1402:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1FE Bit */
 2051              		.loc 1 1402 0
 2052 0000 038B     		ldrh	r3, [r0, #24]
 2053 0002 9BB2     		uxth	r3, r3
 2054              	.LVL258:
1404:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2055              		.loc 1 1404 0
 2056 0004 23F00403 		bic	r3, r3, #4
 2057              	.LVL259:
1406:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
 2058              		.loc 1 1406 0
 2059 0008 1943     		orrs	r1, r1, r3
 2060              	.LVL260:
1408:../stdperiph/source/stm32f37x_tim.c **** }
 2061              		.loc 1 1408 0
 2062 000a 0183     		strh	r1, [r0, #24]	@ movhi
 2063 000c 7047     		bx	lr
 2064              		.cfi_endproc
 2065              	.LFE148:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 96


 2067 000e 00BF     		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 2068              		.align	2
 2069              		.global	TIM_OC2FastConfig
 2070              		.thumb
 2071              		.thumb_func
 2073              	TIM_OC2FastConfig:
 2074              	.LFB149:
1421:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 2075              		.loc 1 1421 0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 0
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 2079              		@ link register save eliminated.
 2080              	.LVL261:
1429:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2FE Bit */
 2081              		.loc 1 1429 0
 2082 0000 038B     		ldrh	r3, [r0, #24]
 2083 0002 9BB2     		uxth	r3, r3
 2084              	.LVL262:
1431:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2085              		.loc 1 1431 0
 2086 0004 23F48063 		bic	r3, r3, #1024
 2087              	.LVL263:
1433:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
 2088              		.loc 1 1433 0
 2089 0008 0902     		lsls	r1, r1, #8
 2090              	.LVL264:
 2091 000a 89B2     		uxth	r1, r1
 2092 000c 1943     		orrs	r1, r1, r3
 2093              	.LVL265:
1435:../stdperiph/source/stm32f37x_tim.c **** }
 2094              		.loc 1 1435 0
 2095 000e 0183     		strh	r1, [r0, #24]	@ movhi
 2096 0010 7047     		bx	lr
 2097              		.cfi_endproc
 2098              	.LFE149:
 2100 0012 00BF     		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 2101              		.align	2
 2102              		.global	TIM_OC3FastConfig
 2103              		.thumb
 2104              		.thumb_func
 2106              	TIM_OC3FastConfig:
 2107              	.LFB150:
1448:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 2108              		.loc 1 1448 0
 2109              		.cfi_startproc
 2110              		@ args = 0, pretend = 0, frame = 0
 2111              		@ frame_needed = 0, uses_anonymous_args = 0
 2112              		@ link register save eliminated.
 2113              	.LVL266:
1456:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3FE Bit */
 2114              		.loc 1 1456 0
 2115 0000 838B     		ldrh	r3, [r0, #28]
 2116 0002 9BB2     		uxth	r3, r3
 2117              	.LVL267:
1458:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2118              		.loc 1 1458 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 97


 2119 0004 23F00403 		bic	r3, r3, #4
 2120              	.LVL268:
1460:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */
 2121              		.loc 1 1460 0
 2122 0008 1943     		orrs	r1, r1, r3
 2123              	.LVL269:
1462:../stdperiph/source/stm32f37x_tim.c **** }
 2124              		.loc 1 1462 0
 2125 000a 8183     		strh	r1, [r0, #28]	@ movhi
 2126 000c 7047     		bx	lr
 2127              		.cfi_endproc
 2128              	.LFE150:
 2130 000e 00BF     		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 2131              		.align	2
 2132              		.global	TIM_OC4FastConfig
 2133              		.thumb
 2134              		.thumb_func
 2136              	TIM_OC4FastConfig:
 2137              	.LFB151:
1475:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 2138              		.loc 1 1475 0
 2139              		.cfi_startproc
 2140              		@ args = 0, pretend = 0, frame = 0
 2141              		@ frame_needed = 0, uses_anonymous_args = 0
 2142              		@ link register save eliminated.
 2143              	.LVL270:
1483:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4FE Bit */
 2144              		.loc 1 1483 0
 2145 0000 838B     		ldrh	r3, [r0, #28]
 2146 0002 9BB2     		uxth	r3, r3
 2147              	.LVL271:
1485:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 2148              		.loc 1 1485 0
 2149 0004 23F48063 		bic	r3, r3, #1024
 2150              	.LVL272:
1487:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 */
 2151              		.loc 1 1487 0
 2152 0008 0902     		lsls	r1, r1, #8
 2153              	.LVL273:
 2154 000a 89B2     		uxth	r1, r1
 2155 000c 1943     		orrs	r1, r1, r3
 2156              	.LVL274:
1489:../stdperiph/source/stm32f37x_tim.c **** }
 2157              		.loc 1 1489 0
 2158 000e 8183     		strh	r1, [r0, #28]	@ movhi
 2159 0010 7047     		bx	lr
 2160              		.cfi_endproc
 2161              	.LFE151:
 2163 0012 00BF     		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 2164              		.align	2
 2165              		.global	TIM_ClearOC1Ref
 2166              		.thumb
 2167              		.thumb_func
 2169              	TIM_ClearOC1Ref:
 2170              	.LFB152:
1502:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 2171              		.loc 1 1502 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 98


 2172              		.cfi_startproc
 2173              		@ args = 0, pretend = 0, frame = 0
 2174              		@ frame_needed = 0, uses_anonymous_args = 0
 2175              		@ link register save eliminated.
 2176              	.LVL275:
1509:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC1CE Bit */
 2177              		.loc 1 1509 0
 2178 0000 038B     		ldrh	r3, [r0, #24]
 2179 0002 9BB2     		uxth	r3, r3
 2180              	.LVL276:
1511:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2181              		.loc 1 1511 0
 2182 0004 23F08003 		bic	r3, r3, #128
 2183              	.LVL277:
1513:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
 2184              		.loc 1 1513 0
 2185 0008 1943     		orrs	r1, r1, r3
 2186              	.LVL278:
1515:../stdperiph/source/stm32f37x_tim.c **** }
 2187              		.loc 1 1515 0
 2188 000a 0183     		strh	r1, [r0, #24]	@ movhi
 2189 000c 7047     		bx	lr
 2190              		.cfi_endproc
 2191              	.LFE152:
 2193 000e 00BF     		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 2194              		.align	2
 2195              		.global	TIM_ClearOC2Ref
 2196              		.thumb
 2197              		.thumb_func
 2199              	TIM_ClearOC2Ref:
 2200              	.LFB153:
1529:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr1 = 0;
 2201              		.loc 1 1529 0
 2202              		.cfi_startproc
 2203              		@ args = 0, pretend = 0, frame = 0
 2204              		@ frame_needed = 0, uses_anonymous_args = 0
 2205              		@ link register save eliminated.
 2206              	.LVL279:
1536:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC2CE Bit */
 2207              		.loc 1 1536 0
 2208 0000 038B     		ldrh	r3, [r0, #24]
 2209              	.LVL280:
1538:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2210              		.loc 1 1538 0
 2211 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2212              	.LVL281:
1540:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 register */
 2213              		.loc 1 1540 0
 2214 0006 0902     		lsls	r1, r1, #8
 2215              	.LVL282:
 2216 0008 89B2     		uxth	r1, r1
 2217 000a 1943     		orrs	r1, r1, r3
 2218              	.LVL283:
1542:../stdperiph/source/stm32f37x_tim.c **** }
 2219              		.loc 1 1542 0
 2220 000c 0183     		strh	r1, [r0, #24]	@ movhi
 2221 000e 7047     		bx	lr
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 99


 2222              		.cfi_endproc
 2223              	.LFE153:
 2225              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 2226              		.align	2
 2227              		.global	TIM_ClearOC3Ref
 2228              		.thumb
 2229              		.thumb_func
 2231              	TIM_ClearOC3Ref:
 2232              	.LFB154:
1555:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 2233              		.loc 1 1555 0
 2234              		.cfi_startproc
 2235              		@ args = 0, pretend = 0, frame = 0
 2236              		@ frame_needed = 0, uses_anonymous_args = 0
 2237              		@ link register save eliminated.
 2238              	.LVL284:
1562:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC3CE Bit */
 2239              		.loc 1 1562 0
 2240 0000 838B     		ldrh	r3, [r0, #28]
 2241 0002 9BB2     		uxth	r3, r3
 2242              	.LVL285:
1564:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2243              		.loc 1 1564 0
 2244 0004 23F08003 		bic	r3, r3, #128
 2245              	.LVL286:
1566:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 2246              		.loc 1 1566 0
 2247 0008 1943     		orrs	r1, r1, r3
 2248              	.LVL287:
1568:../stdperiph/source/stm32f37x_tim.c **** }
 2249              		.loc 1 1568 0
 2250 000a 8183     		strh	r1, [r0, #28]	@ movhi
 2251 000c 7047     		bx	lr
 2252              		.cfi_endproc
 2253              	.LFE154:
 2255 000e 00BF     		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 2256              		.align	2
 2257              		.global	TIM_ClearOC4Ref
 2258              		.thumb
 2259              		.thumb_func
 2261              	TIM_ClearOC4Ref:
 2262              	.LFB155:
1581:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccmr2 = 0;
 2263              		.loc 1 1581 0
 2264              		.cfi_startproc
 2265              		@ args = 0, pretend = 0, frame = 0
 2266              		@ frame_needed = 0, uses_anonymous_args = 0
 2267              		@ link register save eliminated.
 2268              	.LVL288:
1588:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the OC4CE Bit */
 2269              		.loc 1 1588 0
 2270 0000 838B     		ldrh	r3, [r0, #28]
 2271              	.LVL289:
1590:../stdperiph/source/stm32f37x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 2272              		.loc 1 1590 0
 2273 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 2274              	.LVL290:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 100


1592:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR2 register */
 2275              		.loc 1 1592 0
 2276 0006 0902     		lsls	r1, r1, #8
 2277              	.LVL291:
 2278 0008 89B2     		uxth	r1, r1
 2279 000a 1943     		orrs	r1, r1, r3
 2280              	.LVL292:
1594:../stdperiph/source/stm32f37x_tim.c **** }
 2281              		.loc 1 1594 0
 2282 000c 8183     		strh	r1, [r0, #28]	@ movhi
 2283 000e 7047     		bx	lr
 2284              		.cfi_endproc
 2285              	.LFE155:
 2287              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 2288              		.align	2
 2289              		.global	TIM_OC1PolarityConfig
 2290              		.thumb
 2291              		.thumb_func
 2293              	TIM_OC1PolarityConfig:
 2294              	.LFB156:
1608:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
 2295              		.loc 1 1608 0
 2296              		.cfi_startproc
 2297              		@ args = 0, pretend = 0, frame = 0
 2298              		@ frame_needed = 0, uses_anonymous_args = 0
 2299              		@ link register save eliminated.
 2300              	.LVL293:
1615:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC1P Bit */
 2301              		.loc 1 1615 0
 2302 0000 038C     		ldrh	r3, [r0, #32]
 2303 0002 9BB2     		uxth	r3, r3
 2304              	.LVL294:
1617:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCPolarity;
 2305              		.loc 1 1617 0
 2306 0004 23F00203 		bic	r3, r3, #2
 2307              	.LVL295:
1618:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
 2308              		.loc 1 1618 0
 2309 0008 1943     		orrs	r1, r1, r3
 2310              	.LVL296:
1620:../stdperiph/source/stm32f37x_tim.c **** }
 2311              		.loc 1 1620 0
 2312 000a 0184     		strh	r1, [r0, #32]	@ movhi
 2313 000c 7047     		bx	lr
 2314              		.cfi_endproc
 2315              	.LFE156:
 2317 000e 00BF     		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 2318              		.align	2
 2319              		.global	TIM_OC1NPolarityConfig
 2320              		.thumb
 2321              		.thumb_func
 2323              	TIM_OC1NPolarityConfig:
 2324              	.LFB157:
1633:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
 2325              		.loc 1 1633 0
 2326              		.cfi_startproc
 2327              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 101


 2328              		@ frame_needed = 0, uses_anonymous_args = 0
 2329              		@ link register save eliminated.
 2330              	.LVL297:
1639:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC1NP Bit */
 2331              		.loc 1 1639 0
 2332 0000 038C     		ldrh	r3, [r0, #32]
 2333 0002 9BB2     		uxth	r3, r3
 2334              	.LVL298:
1641:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2335              		.loc 1 1641 0
 2336 0004 23F00803 		bic	r3, r3, #8
 2337              	.LVL299:
1642:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
 2338              		.loc 1 1642 0
 2339 0008 1943     		orrs	r1, r1, r3
 2340              	.LVL300:
1644:../stdperiph/source/stm32f37x_tim.c **** }
 2341              		.loc 1 1644 0
 2342 000a 0184     		strh	r1, [r0, #32]	@ movhi
 2343 000c 7047     		bx	lr
 2344              		.cfi_endproc
 2345              	.LFE157:
 2347 000e 00BF     		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 2348              		.align	2
 2349              		.global	TIM_OC2PolarityConfig
 2350              		.thumb
 2351              		.thumb_func
 2353              	TIM_OC2PolarityConfig:
 2354              	.LFB158:
1657:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
 2355              		.loc 1 1657 0
 2356              		.cfi_startproc
 2357              		@ args = 0, pretend = 0, frame = 0
 2358              		@ frame_needed = 0, uses_anonymous_args = 0
 2359              		@ link register save eliminated.
 2360              	.LVL301:
1664:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC2P Bit */
 2361              		.loc 1 1664 0
 2362 0000 038C     		ldrh	r3, [r0, #32]
 2363 0002 9BB2     		uxth	r3, r3
 2364              	.LVL302:
1666:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 2365              		.loc 1 1666 0
 2366 0004 23F02003 		bic	r3, r3, #32
 2367              	.LVL303:
1667:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
 2368              		.loc 1 1667 0
 2369 0008 0901     		lsls	r1, r1, #4
 2370              	.LVL304:
 2371 000a 89B2     		uxth	r1, r1
 2372 000c 1943     		orrs	r1, r1, r3
 2373              	.LVL305:
1669:../stdperiph/source/stm32f37x_tim.c **** }
 2374              		.loc 1 1669 0
 2375 000e 0184     		strh	r1, [r0, #32]	@ movhi
 2376 0010 7047     		bx	lr
 2377              		.cfi_endproc
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 102


 2378              	.LFE158:
 2380 0012 00BF     		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 2381              		.align	2
 2382              		.global	TIM_OC3PolarityConfig
 2383              		.thumb
 2384              		.thumb_func
 2386              	TIM_OC3PolarityConfig:
 2387              	.LFB159:
1682:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
 2388              		.loc 1 1682 0
 2389              		.cfi_startproc
 2390              		@ args = 0, pretend = 0, frame = 0
 2391              		@ frame_needed = 0, uses_anonymous_args = 0
 2392              		@ link register save eliminated.
 2393              	.LVL306:
1689:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC3P Bit */
 2394              		.loc 1 1689 0
 2395 0000 038C     		ldrh	r3, [r0, #32]
 2396 0002 9BB2     		uxth	r3, r3
 2397              	.LVL307:
1691:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 2398              		.loc 1 1691 0
 2399 0004 23F40073 		bic	r3, r3, #512
 2400              	.LVL308:
1692:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
 2401              		.loc 1 1692 0
 2402 0008 0902     		lsls	r1, r1, #8
 2403              	.LVL309:
 2404 000a 89B2     		uxth	r1, r1
 2405 000c 1943     		orrs	r1, r1, r3
 2406              	.LVL310:
1694:../stdperiph/source/stm32f37x_tim.c **** }
 2407              		.loc 1 1694 0
 2408 000e 0184     		strh	r1, [r0, #32]	@ movhi
 2409 0010 7047     		bx	lr
 2410              		.cfi_endproc
 2411              	.LFE159:
 2413 0012 00BF     		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 2414              		.align	2
 2415              		.global	TIM_OC4PolarityConfig
 2416              		.thumb
 2417              		.thumb_func
 2419              	TIM_OC4PolarityConfig:
 2420              	.LFB160:
1707:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpccer = 0;
 2421              		.loc 1 1707 0
 2422              		.cfi_startproc
 2423              		@ args = 0, pretend = 0, frame = 0
 2424              		@ frame_needed = 0, uses_anonymous_args = 0
 2425              		@ link register save eliminated.
 2426              	.LVL311:
1714:../stdperiph/source/stm32f37x_tim.c ****   /* Set or Reset the CC4P Bit */
 2427              		.loc 1 1714 0
 2428 0000 038C     		ldrh	r3, [r0, #32]
 2429 0002 9BB2     		uxth	r3, r3
 2430              	.LVL312:
1716:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 103


 2431              		.loc 1 1716 0
 2432 0004 23F40053 		bic	r3, r3, #8192
 2433              	.LVL313:
1717:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER register */
 2434              		.loc 1 1717 0
 2435 0008 0903     		lsls	r1, r1, #12
 2436              	.LVL314:
 2437 000a 89B2     		uxth	r1, r1
 2438 000c 1943     		orrs	r1, r1, r3
 2439              	.LVL315:
1719:../stdperiph/source/stm32f37x_tim.c **** }
 2440              		.loc 1 1719 0
 2441 000e 0184     		strh	r1, [r0, #32]	@ movhi
 2442 0010 7047     		bx	lr
 2443              		.cfi_endproc
 2444              	.LFE160:
 2446 0012 00BF     		.section	.text.TIM_SelectOCREFClear,"ax",%progbits
 2447              		.align	2
 2448              		.global	TIM_SelectOCREFClear
 2449              		.thumb
 2450              		.thumb_func
 2452              	TIM_SelectOCREFClear:
 2453              	.LFB161:
1732:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2454              		.loc 1 1732 0
 2455              		.cfi_startproc
 2456              		@ args = 0, pretend = 0, frame = 0
 2457              		@ frame_needed = 0, uses_anonymous_args = 0
 2458              		@ link register save eliminated.
 2459              	.LVL316:
1738:../stdperiph/source/stm32f37x_tim.c ****   TIMx->SMCR |=  TIM_OCReferenceClear;
 2460              		.loc 1 1738 0
 2461 0000 0389     		ldrh	r3, [r0, #8]
 2462 0002 9BB2     		uxth	r3, r3
 2463 0004 23F00803 		bic	r3, r3, #8
 2464 0008 9BB2     		uxth	r3, r3
 2465 000a 0381     		strh	r3, [r0, #8]	@ movhi
1739:../stdperiph/source/stm32f37x_tim.c **** }
 2466              		.loc 1 1739 0
 2467 000c 0389     		ldrh	r3, [r0, #8]
 2468 000e 9BB2     		uxth	r3, r3
 2469 0010 1943     		orrs	r1, r1, r3
 2470              	.LVL317:
 2471 0012 0181     		strh	r1, [r0, #8]	@ movhi
 2472 0014 7047     		bx	lr
 2473              		.cfi_endproc
 2474              	.LFE161:
 2476 0016 00BF     		.section	.text.TIM_CCxCmd,"ax",%progbits
 2477              		.align	2
 2478              		.global	TIM_CCxCmd
 2479              		.thumb
 2480              		.thumb_func
 2482              	TIM_CCxCmd:
 2483              	.LFB162:
1757:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmp = 0;
 2484              		.loc 1 1757 0
 2485              		.cfi_startproc
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 104


 2486              		@ args = 0, pretend = 0, frame = 0
 2487              		@ frame_needed = 0, uses_anonymous_args = 0
 2488              		@ link register save eliminated.
 2489              	.LVL318:
 2490 0000 10B4     		push	{r4}
 2491              	.LCFI20:
 2492              		.cfi_def_cfa_offset 4
 2493              		.cfi_offset 4, -4
 2494              	.LVL319:
1764:../stdperiph/source/stm32f37x_tim.c **** 
 2495              		.loc 1 1764 0
 2496 0002 0123     		movs	r3, #1
 2497 0004 8B40     		lsls	r3, r3, r1
 2498 0006 9BB2     		uxth	r3, r3
 2499              	.LVL320:
1767:../stdperiph/source/stm32f37x_tim.c **** 
 2500              		.loc 1 1767 0
 2501 0008 048C     		ldrh	r4, [r0, #32]
 2502 000a DB43     		mvns	r3, r3
 2503              	.LVL321:
 2504 000c 9BB2     		uxth	r3, r3
 2505              	.LVL322:
 2506 000e 2340     		ands	r3, r3, r4
 2507 0010 0384     		strh	r3, [r0, #32]	@ movhi
1770:../stdperiph/source/stm32f37x_tim.c **** }
 2508              		.loc 1 1770 0
 2509 0012 038C     		ldrh	r3, [r0, #32]
 2510 0014 9BB2     		uxth	r3, r3
 2511 0016 8A40     		lsls	r2, r2, r1
 2512              	.LVL323:
 2513 0018 92B2     		uxth	r2, r2
 2514 001a 1A43     		orrs	r2, r2, r3
 2515 001c 0284     		strh	r2, [r0, #32]	@ movhi
1771:../stdperiph/source/stm32f37x_tim.c **** 
 2516              		.loc 1 1771 0
 2517 001e 5DF8044B 		ldr	r4, [sp], #4
 2518              	.LCFI21:
 2519              		.cfi_restore 4
 2520              		.cfi_def_cfa_offset 0
 2521 0022 7047     		bx	lr
 2522              		.cfi_endproc
 2523              	.LFE162:
 2525              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 2526              		.align	2
 2527              		.global	TIM_CCxNCmd
 2528              		.thumb
 2529              		.thumb_func
 2531              	TIM_CCxNCmd:
 2532              	.LFB163:
1786:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmp = 0;
 2533              		.loc 1 1786 0
 2534              		.cfi_startproc
 2535              		@ args = 0, pretend = 0, frame = 0
 2536              		@ frame_needed = 0, uses_anonymous_args = 0
 2537              		@ link register save eliminated.
 2538              	.LVL324:
 2539 0000 10B4     		push	{r4}
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 105


 2540              	.LCFI22:
 2541              		.cfi_def_cfa_offset 4
 2542              		.cfi_offset 4, -4
 2543              	.LVL325:
1794:../stdperiph/source/stm32f37x_tim.c **** 
 2544              		.loc 1 1794 0
 2545 0002 0423     		movs	r3, #4
 2546 0004 8B40     		lsls	r3, r3, r1
 2547 0006 9BB2     		uxth	r3, r3
 2548              	.LVL326:
1797:../stdperiph/source/stm32f37x_tim.c **** 
 2549              		.loc 1 1797 0
 2550 0008 048C     		ldrh	r4, [r0, #32]
 2551 000a DB43     		mvns	r3, r3
 2552              	.LVL327:
 2553 000c 9BB2     		uxth	r3, r3
 2554              	.LVL328:
 2555 000e 2340     		ands	r3, r3, r4
 2556 0010 0384     		strh	r3, [r0, #32]	@ movhi
1800:../stdperiph/source/stm32f37x_tim.c **** }
 2557              		.loc 1 1800 0
 2558 0012 038C     		ldrh	r3, [r0, #32]
 2559 0014 9BB2     		uxth	r3, r3
 2560 0016 8A40     		lsls	r2, r2, r1
 2561              	.LVL329:
 2562 0018 92B2     		uxth	r2, r2
 2563 001a 1A43     		orrs	r2, r2, r3
 2564 001c 0284     		strh	r2, [r0, #32]	@ movhi
1801:../stdperiph/source/stm32f37x_tim.c **** 
 2565              		.loc 1 1801 0
 2566 001e 5DF8044B 		ldr	r4, [sp], #4
 2567              	.LCFI23:
 2568              		.cfi_restore 4
 2569              		.cfi_def_cfa_offset 0
 2570 0022 7047     		bx	lr
 2571              		.cfi_endproc
 2572              	.LFE163:
 2574              		.section	.text.TIM_SelectCOM,"ax",%progbits
 2575              		.align	2
 2576              		.global	TIM_SelectCOM
 2577              		.thumb
 2578              		.thumb_func
 2580              	TIM_SelectCOM:
 2581              	.LFB164:
1811:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2582              		.loc 1 1811 0
 2583              		.cfi_startproc
 2584              		@ args = 0, pretend = 0, frame = 0
 2585              		@ frame_needed = 0, uses_anonymous_args = 0
 2586              		@ link register save eliminated.
 2587              	.LVL330:
1815:../stdperiph/source/stm32f37x_tim.c ****   {
 2588              		.loc 1 1815 0
 2589 0000 29B1     		cbz	r1, .L114
1818:../stdperiph/source/stm32f37x_tim.c ****   }
 2590              		.loc 1 1818 0
 2591 0002 8388     		ldrh	r3, [r0, #4]
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 106


 2592 0004 9BB2     		uxth	r3, r3
 2593 0006 43F00403 		orr	r3, r3, #4
 2594 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2595 000c 7047     		bx	lr
 2596              	.L114:
1823:../stdperiph/source/stm32f37x_tim.c ****   }
 2597              		.loc 1 1823 0
 2598 000e 8388     		ldrh	r3, [r0, #4]
 2599 0010 9BB2     		uxth	r3, r3
 2600 0012 23F00403 		bic	r3, r3, #4
 2601 0016 9BB2     		uxth	r3, r3
 2602 0018 8380     		strh	r3, [r0, #4]	@ movhi
 2603 001a 7047     		bx	lr
 2604              		.cfi_endproc
 2605              	.LFE164:
 2607              		.section	.text.TIM_ICStructInit,"ax",%progbits
 2608              		.align	2
 2609              		.global	TIM_ICStructInit
 2610              		.thumb
 2611              		.thumb_func
 2613              	TIM_ICStructInit:
 2614              	.LFB166:
1945:../stdperiph/source/stm32f37x_tim.c ****   /* Set the default configuration */
 2615              		.loc 1 1945 0
 2616              		.cfi_startproc
 2617              		@ args = 0, pretend = 0, frame = 0
 2618              		@ frame_needed = 0, uses_anonymous_args = 0
 2619              		@ link register save eliminated.
 2620              	.LVL331:
1947:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 2621              		.loc 1 1947 0
 2622 0000 0023     		movs	r3, #0
 2623 0002 0380     		strh	r3, [r0]	@ movhi
1948:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 2624              		.loc 1 1948 0
 2625 0004 4380     		strh	r3, [r0, #2]	@ movhi
1949:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 2626              		.loc 1 1949 0
 2627 0006 0122     		movs	r2, #1
 2628 0008 8280     		strh	r2, [r0, #4]	@ movhi
1950:../stdperiph/source/stm32f37x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 2629              		.loc 1 1950 0
 2630 000a C380     		strh	r3, [r0, #6]	@ movhi
1951:../stdperiph/source/stm32f37x_tim.c **** }
 2631              		.loc 1 1951 0
 2632 000c 0381     		strh	r3, [r0, #8]	@ movhi
 2633 000e 7047     		bx	lr
 2634              		.cfi_endproc
 2635              	.LFE166:
 2637              		.section	.text.TIM_GetCapture1,"ax",%progbits
 2638              		.align	2
 2639              		.global	TIM_GetCapture1
 2640              		.thumb
 2641              		.thumb_func
 2643              	TIM_GetCapture1:
 2644              	.LFB168:
2020:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 107


 2645              		.loc 1 2020 0
 2646              		.cfi_startproc
 2647              		@ args = 0, pretend = 0, frame = 0
 2648              		@ frame_needed = 0, uses_anonymous_args = 0
 2649              		@ link register save eliminated.
 2650              	.LVL332:
2025:../stdperiph/source/stm32f37x_tim.c **** }
 2651              		.loc 1 2025 0
 2652 0000 406B     		ldr	r0, [r0, #52]
 2653              	.LVL333:
2026:../stdperiph/source/stm32f37x_tim.c **** 
 2654              		.loc 1 2026 0
 2655 0002 7047     		bx	lr
 2656              		.cfi_endproc
 2657              	.LFE168:
 2659              		.section	.text.TIM_GetCapture2,"ax",%progbits
 2660              		.align	2
 2661              		.global	TIM_GetCapture2
 2662              		.thumb
 2663              		.thumb_func
 2665              	TIM_GetCapture2:
 2666              	.LFB169:
2034:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2667              		.loc 1 2034 0
 2668              		.cfi_startproc
 2669              		@ args = 0, pretend = 0, frame = 0
 2670              		@ frame_needed = 0, uses_anonymous_args = 0
 2671              		@ link register save eliminated.
 2672              	.LVL334:
2039:../stdperiph/source/stm32f37x_tim.c **** }
 2673              		.loc 1 2039 0
 2674 0000 806B     		ldr	r0, [r0, #56]
 2675              	.LVL335:
2040:../stdperiph/source/stm32f37x_tim.c **** 
 2676              		.loc 1 2040 0
 2677 0002 7047     		bx	lr
 2678              		.cfi_endproc
 2679              	.LFE169:
 2681              		.section	.text.TIM_GetCapture3,"ax",%progbits
 2682              		.align	2
 2683              		.global	TIM_GetCapture3
 2684              		.thumb
 2685              		.thumb_func
 2687              	TIM_GetCapture3:
 2688              	.LFB170:
2048:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2689              		.loc 1 2048 0
 2690              		.cfi_startproc
 2691              		@ args = 0, pretend = 0, frame = 0
 2692              		@ frame_needed = 0, uses_anonymous_args = 0
 2693              		@ link register save eliminated.
 2694              	.LVL336:
2053:../stdperiph/source/stm32f37x_tim.c **** }
 2695              		.loc 1 2053 0
 2696 0000 C06B     		ldr	r0, [r0, #60]
 2697              	.LVL337:
2054:../stdperiph/source/stm32f37x_tim.c **** 
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 108


 2698              		.loc 1 2054 0
 2699 0002 7047     		bx	lr
 2700              		.cfi_endproc
 2701              	.LFE170:
 2703              		.section	.text.TIM_GetCapture4,"ax",%progbits
 2704              		.align	2
 2705              		.global	TIM_GetCapture4
 2706              		.thumb
 2707              		.thumb_func
 2709              	TIM_GetCapture4:
 2710              	.LFB171:
2062:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2711              		.loc 1 2062 0
 2712              		.cfi_startproc
 2713              		@ args = 0, pretend = 0, frame = 0
 2714              		@ frame_needed = 0, uses_anonymous_args = 0
 2715              		@ link register save eliminated.
 2716              	.LVL338:
2067:../stdperiph/source/stm32f37x_tim.c **** }
 2717              		.loc 1 2067 0
 2718 0000 006C     		ldr	r0, [r0, #64]
 2719              	.LVL339:
2068:../stdperiph/source/stm32f37x_tim.c **** 
 2720              		.loc 1 2068 0
 2721 0002 7047     		bx	lr
 2722              		.cfi_endproc
 2723              	.LFE171:
 2725              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 2726              		.align	2
 2727              		.global	TIM_SetIC1Prescaler
 2728              		.thumb
 2729              		.thumb_func
 2731              	TIM_SetIC1Prescaler:
 2732              	.LFB172:
2083:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2733              		.loc 1 2083 0
 2734              		.cfi_startproc
 2735              		@ args = 0, pretend = 0, frame = 0
 2736              		@ frame_needed = 0, uses_anonymous_args = 0
 2737              		@ link register save eliminated.
 2738              	.LVL340:
2089:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC1PSC value */
 2739              		.loc 1 2089 0
 2740 0000 038B     		ldrh	r3, [r0, #24]
 2741 0002 9BB2     		uxth	r3, r3
 2742 0004 23F00C03 		bic	r3, r3, #12
 2743 0008 9BB2     		uxth	r3, r3
 2744 000a 0383     		strh	r3, [r0, #24]	@ movhi
2091:../stdperiph/source/stm32f37x_tim.c **** }
 2745              		.loc 1 2091 0
 2746 000c 038B     		ldrh	r3, [r0, #24]
 2747 000e 9BB2     		uxth	r3, r3
 2748 0010 1943     		orrs	r1, r1, r3
 2749              	.LVL341:
 2750 0012 0183     		strh	r1, [r0, #24]	@ movhi
 2751 0014 7047     		bx	lr
 2752              		.cfi_endproc
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 109


 2753              	.LFE172:
 2755 0016 00BF     		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 2756              		.align	2
 2757              		.global	TIM_SetIC2Prescaler
 2758              		.thumb
 2759              		.thumb_func
 2761              	TIM_SetIC2Prescaler:
 2762              	.LFB173:
2106:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2763              		.loc 1 2106 0
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 0
 2766              		@ frame_needed = 0, uses_anonymous_args = 0
 2767              		@ link register save eliminated.
 2768              	.LVL342:
2112:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC2PSC value */
 2769              		.loc 1 2112 0
 2770 0000 038B     		ldrh	r3, [r0, #24]
 2771 0002 9BB2     		uxth	r3, r3
 2772 0004 23F44063 		bic	r3, r3, #3072
 2773 0008 9BB2     		uxth	r3, r3
 2774 000a 0383     		strh	r3, [r0, #24]	@ movhi
2114:../stdperiph/source/stm32f37x_tim.c **** }
 2775              		.loc 1 2114 0
 2776 000c 038B     		ldrh	r3, [r0, #24]
 2777 000e 9BB2     		uxth	r3, r3
 2778 0010 0902     		lsls	r1, r1, #8
 2779              	.LVL343:
 2780 0012 89B2     		uxth	r1, r1
 2781 0014 1943     		orrs	r1, r1, r3
 2782 0016 0183     		strh	r1, [r0, #24]	@ movhi
 2783 0018 7047     		bx	lr
 2784              		.cfi_endproc
 2785              	.LFE173:
 2787 001a 00BF     		.section	.text.TIM_PWMIConfig,"ax",%progbits
 2788              		.align	2
 2789              		.global	TIM_PWMIConfig
 2790              		.thumb
 2791              		.thumb_func
 2793              	TIM_PWMIConfig:
 2794              	.LFB167:
1964:../stdperiph/source/stm32f37x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 2795              		.loc 1 1964 0
 2796              		.cfi_startproc
 2797              		@ args = 0, pretend = 0, frame = 0
 2798              		@ frame_needed = 0, uses_anonymous_args = 0
 2799              	.LVL344:
 2800 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2801              	.LCFI24:
 2802              		.cfi_def_cfa_offset 24
 2803              		.cfi_offset 3, -24
 2804              		.cfi_offset 4, -20
 2805              		.cfi_offset 5, -16
 2806              		.cfi_offset 6, -12
 2807              		.cfi_offset 7, -8
 2808              		.cfi_offset 14, -4
 2809 0002 0546     		mov	r5, r0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 110


 2810 0004 0C46     		mov	r4, r1
 2811              	.LVL345:
1970:../stdperiph/source/stm32f37x_tim.c ****   {
 2812              		.loc 1 1970 0
 2813 0006 4988     		ldrh	r1, [r1, #2]
 2814              	.LVL346:
 2815 0008 09B9     		cbnz	r1, .L128
1972:../stdperiph/source/stm32f37x_tim.c ****   }
 2816              		.loc 1 1972 0
 2817 000a 0226     		movs	r6, #2
 2818 000c 00E0     		b	.L124
 2819              	.L128:
1976:../stdperiph/source/stm32f37x_tim.c ****   }
 2820              		.loc 1 1976 0
 2821 000e 0026     		movs	r6, #0
 2822              	.L124:
 2823              	.LVL347:
1979:../stdperiph/source/stm32f37x_tim.c ****   {
 2824              		.loc 1 1979 0
 2825 0010 A288     		ldrh	r2, [r4, #4]
 2826 0012 012A     		cmp	r2, #1
 2827 0014 01D1     		bne	.L129
1981:../stdperiph/source/stm32f37x_tim.c ****   }
 2828              		.loc 1 1981 0
 2829 0016 0227     		movs	r7, #2
 2830 0018 00E0     		b	.L125
 2831              	.L129:
1985:../stdperiph/source/stm32f37x_tim.c ****   }
 2832              		.loc 1 1985 0
 2833 001a 0127     		movs	r7, #1
 2834              	.L125:
 2835              	.LVL348:
1987:../stdperiph/source/stm32f37x_tim.c ****   {
 2836              		.loc 1 1987 0
 2837 001c 2388     		ldrh	r3, [r4]
 2838 001e 93B9     		cbnz	r3, .L126
1990:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 2839              		.loc 1 1990 0
 2840 0020 2389     		ldrh	r3, [r4, #8]
 2841 0022 2846     		mov	r0, r5
 2842              	.LVL349:
 2843 0024 FFF7FEFF 		bl	TI1_Config
 2844              	.LVL350:
1993:../stdperiph/source/stm32f37x_tim.c ****     /* TI2 Configuration */
 2845              		.loc 1 1993 0
 2846 0028 E188     		ldrh	r1, [r4, #6]
 2847 002a 2846     		mov	r0, r5
 2848 002c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 2849              	.LVL351:
1995:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
 2850              		.loc 1 1995 0
 2851 0030 2389     		ldrh	r3, [r4, #8]
 2852 0032 3A46     		mov	r2, r7
 2853 0034 3146     		mov	r1, r6
 2854 0036 2846     		mov	r0, r5
 2855 0038 FFF7FEFF 		bl	TI2_Config
 2856              	.LVL352:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 111


1997:../stdperiph/source/stm32f37x_tim.c ****   }
 2857              		.loc 1 1997 0
 2858 003c E188     		ldrh	r1, [r4, #6]
 2859 003e 2846     		mov	r0, r5
 2860 0040 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 2861              	.LVL353:
 2862 0044 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2863              	.LVL354:
 2864              	.L126:
2002:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 2865              		.loc 1 2002 0
 2866 0046 2389     		ldrh	r3, [r4, #8]
 2867 0048 2846     		mov	r0, r5
 2868              	.LVL355:
 2869 004a FFF7FEFF 		bl	TI2_Config
 2870              	.LVL356:
2005:../stdperiph/source/stm32f37x_tim.c ****     /* TI1 Configuration */
 2871              		.loc 1 2005 0
 2872 004e E188     		ldrh	r1, [r4, #6]
 2873 0050 2846     		mov	r0, r5
 2874 0052 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 2875              	.LVL357:
2007:../stdperiph/source/stm32f37x_tim.c ****     /* Set the Input Capture Prescaler value */
 2876              		.loc 1 2007 0
 2877 0056 2389     		ldrh	r3, [r4, #8]
 2878 0058 3A46     		mov	r2, r7
 2879 005a 3146     		mov	r1, r6
 2880 005c 2846     		mov	r0, r5
 2881 005e FFF7FEFF 		bl	TI1_Config
 2882              	.LVL358:
2009:../stdperiph/source/stm32f37x_tim.c ****   }
 2883              		.loc 1 2009 0
 2884 0062 E188     		ldrh	r1, [r4, #6]
 2885 0064 2846     		mov	r0, r5
 2886 0066 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 2887              	.LVL359:
 2888 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2889              		.cfi_endproc
 2890              	.LFE167:
 2892              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 2893              		.align	2
 2894              		.global	TIM_SetIC3Prescaler
 2895              		.thumb
 2896              		.thumb_func
 2898              	TIM_SetIC3Prescaler:
 2899              	.LFB174:
2129:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2900              		.loc 1 2129 0
 2901              		.cfi_startproc
 2902              		@ args = 0, pretend = 0, frame = 0
 2903              		@ frame_needed = 0, uses_anonymous_args = 0
 2904              		@ link register save eliminated.
 2905              	.LVL360:
2135:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC3PSC value */
 2906              		.loc 1 2135 0
 2907 0000 838B     		ldrh	r3, [r0, #28]
 2908 0002 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 112


 2909 0004 23F00C03 		bic	r3, r3, #12
 2910 0008 9BB2     		uxth	r3, r3
 2911 000a 8383     		strh	r3, [r0, #28]	@ movhi
2137:../stdperiph/source/stm32f37x_tim.c **** }
 2912              		.loc 1 2137 0
 2913 000c 838B     		ldrh	r3, [r0, #28]
 2914 000e 9BB2     		uxth	r3, r3
 2915 0010 1943     		orrs	r1, r1, r3
 2916              	.LVL361:
 2917 0012 8183     		strh	r1, [r0, #28]	@ movhi
 2918 0014 7047     		bx	lr
 2919              		.cfi_endproc
 2920              	.LFE174:
 2922 0016 00BF     		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 2923              		.align	2
 2924              		.global	TIM_SetIC4Prescaler
 2925              		.thumb
 2926              		.thumb_func
 2928              	TIM_SetIC4Prescaler:
 2929              	.LFB175:
2152:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2930              		.loc 1 2152 0
 2931              		.cfi_startproc
 2932              		@ args = 0, pretend = 0, frame = 0
 2933              		@ frame_needed = 0, uses_anonymous_args = 0
 2934              		@ link register save eliminated.
 2935              	.LVL362:
2158:../stdperiph/source/stm32f37x_tim.c ****   /* Set the IC4PSC value */
 2936              		.loc 1 2158 0
 2937 0000 838B     		ldrh	r3, [r0, #28]
 2938 0002 9BB2     		uxth	r3, r3
 2939 0004 23F44063 		bic	r3, r3, #3072
 2940 0008 9BB2     		uxth	r3, r3
 2941 000a 8383     		strh	r3, [r0, #28]	@ movhi
2160:../stdperiph/source/stm32f37x_tim.c **** }
 2942              		.loc 1 2160 0
 2943 000c 838B     		ldrh	r3, [r0, #28]
 2944 000e 9BB2     		uxth	r3, r3
 2945 0010 0902     		lsls	r1, r1, #8
 2946              	.LVL363:
 2947 0012 89B2     		uxth	r1, r1
 2948 0014 1943     		orrs	r1, r1, r3
 2949 0016 8183     		strh	r1, [r0, #28]	@ movhi
 2950 0018 7047     		bx	lr
 2951              		.cfi_endproc
 2952              	.LFE175:
 2954 001a 00BF     		.section	.text.TIM_ICInit,"ax",%progbits
 2955              		.align	2
 2956              		.global	TIM_ICInit
 2957              		.thumb
 2958              		.thumb_func
 2960              	TIM_ICInit:
 2961              	.LFB165:
1887:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 2962              		.loc 1 1887 0
 2963              		.cfi_startproc
 2964              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 113


 2965              		@ frame_needed = 0, uses_anonymous_args = 0
 2966              	.LVL364:
 2967 0000 38B5     		push	{r3, r4, r5, lr}
 2968              	.LCFI25:
 2969              		.cfi_def_cfa_offset 16
 2970              		.cfi_offset 3, -16
 2971              		.cfi_offset 4, -12
 2972              		.cfi_offset 5, -8
 2973              		.cfi_offset 14, -4
 2974 0002 0546     		mov	r5, r0
 2975 0004 0C46     		mov	r4, r1
1896:../stdperiph/source/stm32f37x_tim.c ****   {
 2976              		.loc 1 1896 0
 2977 0006 0B88     		ldrh	r3, [r1]
 2978 0008 4BB9     		cbnz	r3, .L134
1900:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 2979              		.loc 1 1900 0
 2980 000a 0B89     		ldrh	r3, [r1, #8]
 2981 000c 8A88     		ldrh	r2, [r1, #4]
 2982 000e 4988     		ldrh	r1, [r1, #2]
 2983              	.LVL365:
 2984 0010 FFF7FEFF 		bl	TI1_Config
 2985              	.LVL366:
1904:../stdperiph/source/stm32f37x_tim.c ****   }
 2986              		.loc 1 1904 0
 2987 0014 E188     		ldrh	r1, [r4, #6]
 2988 0016 2846     		mov	r0, r5
 2989 0018 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 2990              	.LVL367:
 2991 001c 38BD     		pop	{r3, r4, r5, pc}
 2992              	.LVL368:
 2993              	.L134:
1906:../stdperiph/source/stm32f37x_tim.c ****   {
 2994              		.loc 1 1906 0
 2995 001e 042B     		cmp	r3, #4
 2996 0020 09D1     		bne	.L136
1910:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 2997              		.loc 1 1910 0
 2998 0022 0B89     		ldrh	r3, [r1, #8]
 2999 0024 8A88     		ldrh	r2, [r1, #4]
 3000 0026 4988     		ldrh	r1, [r1, #2]
 3001              	.LVL369:
 3002 0028 FFF7FEFF 		bl	TI2_Config
 3003              	.LVL370:
1914:../stdperiph/source/stm32f37x_tim.c ****   }
 3004              		.loc 1 1914 0
 3005 002c E188     		ldrh	r1, [r4, #6]
 3006 002e 2846     		mov	r0, r5
 3007 0030 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3008              	.LVL371:
 3009 0034 38BD     		pop	{r3, r4, r5, pc}
 3010              	.LVL372:
 3011              	.L136:
1916:../stdperiph/source/stm32f37x_tim.c ****   {
 3012              		.loc 1 1916 0
 3013 0036 082B     		cmp	r3, #8
 3014 0038 09D1     		bne	.L137
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 114


1920:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3015              		.loc 1 1920 0
 3016 003a 0B89     		ldrh	r3, [r1, #8]
 3017 003c 8A88     		ldrh	r2, [r1, #4]
 3018 003e 4988     		ldrh	r1, [r1, #2]
 3019              	.LVL373:
 3020 0040 FFF7FEFF 		bl	TI3_Config
 3021              	.LVL374:
1924:../stdperiph/source/stm32f37x_tim.c ****   }
 3022              		.loc 1 1924 0
 3023 0044 E188     		ldrh	r1, [r4, #6]
 3024 0046 2846     		mov	r0, r5
 3025 0048 FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3026              	.LVL375:
 3027 004c 38BD     		pop	{r3, r4, r5, pc}
 3028              	.LVL376:
 3029              	.L137:
1930:../stdperiph/source/stm32f37x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3030              		.loc 1 1930 0
 3031 004e 0B89     		ldrh	r3, [r1, #8]
 3032 0050 8A88     		ldrh	r2, [r1, #4]
 3033 0052 4988     		ldrh	r1, [r1, #2]
 3034              	.LVL377:
 3035 0054 FFF7FEFF 		bl	TI4_Config
 3036              	.LVL378:
1934:../stdperiph/source/stm32f37x_tim.c ****   }
 3037              		.loc 1 1934 0
 3038 0058 E188     		ldrh	r1, [r4, #6]
 3039 005a 2846     		mov	r0, r5
 3040 005c FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3041              	.LVL379:
 3042 0060 38BD     		pop	{r3, r4, r5, pc}
 3043              		.cfi_endproc
 3044              	.LFE165:
 3046 0062 00BF     		.section	.text.TIM_ITConfig,"ax",%progbits
 3047              		.align	2
 3048              		.global	TIM_ITConfig
 3049              		.thumb
 3050              		.thumb_func
 3052              	TIM_ITConfig:
 3053              	.LFB176:
2204:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3054              		.loc 1 2204 0
 3055              		.cfi_startproc
 3056              		@ args = 0, pretend = 0, frame = 0
 3057              		@ frame_needed = 0, uses_anonymous_args = 0
 3058              		@ link register save eliminated.
 3059              	.LVL380:
2210:../stdperiph/source/stm32f37x_tim.c ****   {
 3060              		.loc 1 2210 0
 3061 0000 22B1     		cbz	r2, .L140
2213:../stdperiph/source/stm32f37x_tim.c ****   }
 3062              		.loc 1 2213 0
 3063 0002 8389     		ldrh	r3, [r0, #12]
 3064 0004 9BB2     		uxth	r3, r3
 3065 0006 1943     		orrs	r1, r1, r3
 3066              	.LVL381:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 115


 3067 0008 8181     		strh	r1, [r0, #12]	@ movhi
 3068 000a 7047     		bx	lr
 3069              	.LVL382:
 3070              	.L140:
2218:../stdperiph/source/stm32f37x_tim.c ****   }
 3071              		.loc 1 2218 0
 3072 000c 8389     		ldrh	r3, [r0, #12]
 3073 000e C943     		mvns	r1, r1
 3074              	.LVL383:
 3075 0010 89B2     		uxth	r1, r1
 3076 0012 1940     		ands	r1, r1, r3
 3077 0014 8181     		strh	r1, [r0, #12]	@ movhi
 3078 0016 7047     		bx	lr
 3079              		.cfi_endproc
 3080              	.LFE176:
 3082              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 3083              		.align	2
 3084              		.global	TIM_GenerateEvent
 3085              		.thumb
 3086              		.thumb_func
 3088              	TIM_GenerateEvent:
 3089              	.LFB177:
2244:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3090              		.loc 1 2244 0
 3091              		.cfi_startproc
 3092              		@ args = 0, pretend = 0, frame = 0
 3093              		@ frame_needed = 0, uses_anonymous_args = 0
 3094              		@ link register save eliminated.
 3095              	.LVL384:
2249:../stdperiph/source/stm32f37x_tim.c **** }
 3096              		.loc 1 2249 0
 3097 0000 8182     		strh	r1, [r0, #20]	@ movhi
 3098 0002 7047     		bx	lr
 3099              		.cfi_endproc
 3100              	.LFE177:
 3102              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 3103              		.align	2
 3104              		.global	TIM_GetFlagStatus
 3105              		.thumb
 3106              		.thumb_func
 3108              	TIM_GetFlagStatus:
 3109              	.LFB178:
2280:../stdperiph/source/stm32f37x_tim.c ****   ITStatus bitstatus = RESET; 
 3110              		.loc 1 2280 0
 3111              		.cfi_startproc
 3112              		@ args = 0, pretend = 0, frame = 0
 3113              		@ frame_needed = 0, uses_anonymous_args = 0
 3114              		@ link register save eliminated.
 3115              	.LVL385:
2287:../stdperiph/source/stm32f37x_tim.c ****   {
 3116              		.loc 1 2287 0
 3117 0000 038A     		ldrh	r3, [r0, #16]
 3118 0002 1942     		tst	r1, r3
 3119 0004 01D0     		beq	.L145
2289:../stdperiph/source/stm32f37x_tim.c ****   }
 3120              		.loc 1 2289 0
 3121 0006 0120     		movs	r0, #1
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 116


 3122              	.LVL386:
 3123 0008 7047     		bx	lr
 3124              	.LVL387:
 3125              	.L145:
2293:../stdperiph/source/stm32f37x_tim.c ****   }
 3126              		.loc 1 2293 0
 3127 000a 0020     		movs	r0, #0
 3128              	.LVL388:
2296:../stdperiph/source/stm32f37x_tim.c **** 
 3129              		.loc 1 2296 0
 3130 000c 7047     		bx	lr
 3131              		.cfi_endproc
 3132              	.LFE178:
 3134 000e 00BF     		.section	.text.TIM_ClearFlag,"ax",%progbits
 3135              		.align	2
 3136              		.global	TIM_ClearFlag
 3137              		.thumb
 3138              		.thumb_func
 3140              	TIM_ClearFlag:
 3141              	.LFB179:
2325:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3142              		.loc 1 2325 0
 3143              		.cfi_startproc
 3144              		@ args = 0, pretend = 0, frame = 0
 3145              		@ frame_needed = 0, uses_anonymous_args = 0
 3146              		@ link register save eliminated.
 3147              	.LVL389:
2331:../stdperiph/source/stm32f37x_tim.c **** }
 3148              		.loc 1 2331 0
 3149 0000 C943     		mvns	r1, r1
 3150              	.LVL390:
 3151 0002 89B2     		uxth	r1, r1
 3152 0004 0182     		strh	r1, [r0, #16]	@ movhi
 3153 0006 7047     		bx	lr
 3154              		.cfi_endproc
 3155              	.LFE179:
 3157              		.section	.text.TIM_GetITStatus,"ax",%progbits
 3158              		.align	2
 3159              		.global	TIM_GetITStatus
 3160              		.thumb
 3161              		.thumb_func
 3163              	TIM_GetITStatus:
 3164              	.LFB180:
2357:../stdperiph/source/stm32f37x_tim.c ****   ITStatus bitstatus = RESET;  
 3165              		.loc 1 2357 0
 3166              		.cfi_startproc
 3167              		@ args = 0, pretend = 0, frame = 0
 3168              		@ frame_needed = 0, uses_anonymous_args = 0
 3169              		@ link register save eliminated.
 3170              	.LVL391:
2365:../stdperiph/source/stm32f37x_tim.c ****   
 3171              		.loc 1 2365 0
 3172 0000 028A     		ldrh	r2, [r0, #16]
 3173              	.LVL392:
2367:../stdperiph/source/stm32f37x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 3174              		.loc 1 2367 0
 3175 0002 8389     		ldrh	r3, [r0, #12]
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 117


 3176 0004 0B40     		ands	r3, r3, r1
 3177              	.LVL393:
2368:../stdperiph/source/stm32f37x_tim.c ****   {
 3178              		.loc 1 2368 0
 3179 0006 1142     		tst	r1, r2
 3180 0008 02D0     		beq	.L149
2368:../stdperiph/source/stm32f37x_tim.c ****   {
 3181              		.loc 1 2368 0 is_stmt 0 discriminator 1
 3182 000a 1BB9     		cbnz	r3, .L150
2374:../stdperiph/source/stm32f37x_tim.c ****   }
 3183              		.loc 1 2374 0 is_stmt 1
 3184 000c 0020     		movs	r0, #0
 3185              	.LVL394:
 3186 000e 7047     		bx	lr
 3187              	.LVL395:
 3188              	.L149:
 3189 0010 0020     		movs	r0, #0
 3190              	.LVL396:
 3191 0012 7047     		bx	lr
 3192              	.LVL397:
 3193              	.L150:
2370:../stdperiph/source/stm32f37x_tim.c ****   }
 3194              		.loc 1 2370 0
 3195 0014 0120     		movs	r0, #1
 3196              	.LVL398:
2377:../stdperiph/source/stm32f37x_tim.c **** 
 3197              		.loc 1 2377 0
 3198 0016 7047     		bx	lr
 3199              		.cfi_endproc
 3200              	.LFE180:
 3202              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 3203              		.align	2
 3204              		.global	TIM_ClearITPendingBit
 3205              		.thumb
 3206              		.thumb_func
 3208              	TIM_ClearITPendingBit:
 3209              	.LFB181:
2402:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3210              		.loc 1 2402 0
 3211              		.cfi_startproc
 3212              		@ args = 0, pretend = 0, frame = 0
 3213              		@ frame_needed = 0, uses_anonymous_args = 0
 3214              		@ link register save eliminated.
 3215              	.LVL399:
2408:../stdperiph/source/stm32f37x_tim.c **** }
 3216              		.loc 1 2408 0
 3217 0000 C943     		mvns	r1, r1
 3218              	.LVL400:
 3219 0002 89B2     		uxth	r1, r1
 3220 0004 0182     		strh	r1, [r0, #16]	@ movhi
 3221 0006 7047     		bx	lr
 3222              		.cfi_endproc
 3223              	.LFE181:
 3225              		.section	.text.TIM_DMAConfig,"ax",%progbits
 3226              		.align	2
 3227              		.global	TIM_DMAConfig
 3228              		.thumb
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 118


 3229              		.thumb_func
 3231              	TIM_DMAConfig:
 3232              	.LFB182:
2439:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3233              		.loc 1 2439 0
 3234              		.cfi_startproc
 3235              		@ args = 0, pretend = 0, frame = 0
 3236              		@ frame_needed = 0, uses_anonymous_args = 0
 3237              		@ link register save eliminated.
 3238              	.LVL401:
2445:../stdperiph/source/stm32f37x_tim.c **** }
 3239              		.loc 1 2445 0
 3240 0000 0A43     		orrs	r2, r2, r1
 3241              	.LVL402:
 3242 0002 A0F84820 		strh	r2, [r0, #72]	@ movhi
 3243 0006 7047     		bx	lr
 3244              		.cfi_endproc
 3245              	.LFE182:
 3247              		.section	.text.TIM_DMACmd,"ax",%progbits
 3248              		.align	2
 3249              		.global	TIM_DMACmd
 3250              		.thumb
 3251              		.thumb_func
 3253              	TIM_DMACmd:
 3254              	.LFB183:
2466:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3255              		.loc 1 2466 0
 3256              		.cfi_startproc
 3257              		@ args = 0, pretend = 0, frame = 0
 3258              		@ frame_needed = 0, uses_anonymous_args = 0
 3259              		@ link register save eliminated.
 3260              	.LVL403:
2472:../stdperiph/source/stm32f37x_tim.c ****   {
 3261              		.loc 1 2472 0
 3262 0000 22B1     		cbz	r2, .L154
2475:../stdperiph/source/stm32f37x_tim.c ****   }
 3263              		.loc 1 2475 0
 3264 0002 8389     		ldrh	r3, [r0, #12]
 3265 0004 9BB2     		uxth	r3, r3
 3266 0006 1943     		orrs	r1, r1, r3
 3267              	.LVL404:
 3268 0008 8181     		strh	r1, [r0, #12]	@ movhi
 3269 000a 7047     		bx	lr
 3270              	.LVL405:
 3271              	.L154:
2480:../stdperiph/source/stm32f37x_tim.c ****   }
 3272              		.loc 1 2480 0
 3273 000c 8389     		ldrh	r3, [r0, #12]
 3274 000e C943     		mvns	r1, r1
 3275              	.LVL406:
 3276 0010 89B2     		uxth	r1, r1
 3277 0012 1940     		ands	r1, r1, r3
 3278 0014 8181     		strh	r1, [r0, #12]	@ movhi
 3279 0016 7047     		bx	lr
 3280              		.cfi_endproc
 3281              	.LFE183:
 3283              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 119


 3284              		.align	2
 3285              		.global	TIM_SelectCCDMA
 3286              		.thumb
 3287              		.thumb_func
 3289              	TIM_SelectCCDMA:
 3290              	.LFB184:
2492:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3291              		.loc 1 2492 0
 3292              		.cfi_startproc
 3293              		@ args = 0, pretend = 0, frame = 0
 3294              		@ frame_needed = 0, uses_anonymous_args = 0
 3295              		@ link register save eliminated.
 3296              	.LVL407:
2497:../stdperiph/source/stm32f37x_tim.c ****   {
 3297              		.loc 1 2497 0
 3298 0000 29B1     		cbz	r1, .L157
2500:../stdperiph/source/stm32f37x_tim.c ****   }
 3299              		.loc 1 2500 0
 3300 0002 8388     		ldrh	r3, [r0, #4]
 3301 0004 9BB2     		uxth	r3, r3
 3302 0006 43F00803 		orr	r3, r3, #8
 3303 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3304 000c 7047     		bx	lr
 3305              	.L157:
2505:../stdperiph/source/stm32f37x_tim.c ****   }
 3306              		.loc 1 2505 0
 3307 000e 8388     		ldrh	r3, [r0, #4]
 3308 0010 9BB2     		uxth	r3, r3
 3309 0012 23F00803 		bic	r3, r3, #8
 3310 0016 9BB2     		uxth	r3, r3
 3311 0018 8380     		strh	r3, [r0, #4]	@ movhi
 3312 001a 7047     		bx	lr
 3313              		.cfi_endproc
 3314              	.LFE184:
 3316              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 3317              		.align	2
 3318              		.global	TIM_InternalClockConfig
 3319              		.thumb
 3320              		.thumb_func
 3322              	TIM_InternalClockConfig:
 3323              	.LFB185:
2531:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3324              		.loc 1 2531 0
 3325              		.cfi_startproc
 3326              		@ args = 0, pretend = 0, frame = 0
 3327              		@ frame_needed = 0, uses_anonymous_args = 0
 3328              		@ link register save eliminated.
 3329              	.LVL408:
2535:../stdperiph/source/stm32f37x_tim.c **** }
 3330              		.loc 1 2535 0
 3331 0000 0389     		ldrh	r3, [r0, #8]
 3332 0002 9BB2     		uxth	r3, r3
 3333 0004 23F00703 		bic	r3, r3, #7
 3334 0008 9BB2     		uxth	r3, r3
 3335 000a 0381     		strh	r3, [r0, #8]	@ movhi
 3336 000c 7047     		bx	lr
 3337              		.cfi_endproc
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 120


 3338              	.LFE185:
 3340 000e 00BF     		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 3341              		.align	2
 3342              		.global	TIM_SelectInputTrigger
 3343              		.thumb
 3344              		.thumb_func
 3346              	TIM_SelectInputTrigger:
 3347              	.LFB190:
2727:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
 3348              		.loc 1 2727 0
 3349              		.cfi_startproc
 3350              		@ args = 0, pretend = 0, frame = 0
 3351              		@ frame_needed = 0, uses_anonymous_args = 0
 3352              		@ link register save eliminated.
 3353              	.LVL409:
2735:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the TS Bits */
 3354              		.loc 1 2735 0
 3355 0000 0389     		ldrh	r3, [r0, #8]
 3356 0002 9BB2     		uxth	r3, r3
 3357              	.LVL410:
2737:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Input Trigger source */
 3358              		.loc 1 2737 0
 3359 0004 23F07003 		bic	r3, r3, #112
 3360              	.LVL411:
2739:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
 3361              		.loc 1 2739 0
 3362 0008 1943     		orrs	r1, r1, r3
 3363              	.LVL412:
2741:../stdperiph/source/stm32f37x_tim.c **** }
 3364              		.loc 1 2741 0
 3365 000a 0181     		strh	r1, [r0, #8]	@ movhi
 3366 000c 7047     		bx	lr
 3367              		.cfi_endproc
 3368              	.LFE190:
 3370 000e 00BF     		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 3371              		.align	2
 3372              		.global	TIM_ITRxExternalClockConfig
 3373              		.thumb
 3374              		.thumb_func
 3376              	TIM_ITRxExternalClockConfig:
 3377              	.LFB186:
2550:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3378              		.loc 1 2550 0
 3379              		.cfi_startproc
 3380              		@ args = 0, pretend = 0, frame = 0
 3381              		@ frame_needed = 0, uses_anonymous_args = 0
 3382              	.LVL413:
 3383 0000 10B5     		push	{r4, lr}
 3384              	.LCFI26:
 3385              		.cfi_def_cfa_offset 8
 3386              		.cfi_offset 4, -8
 3387              		.cfi_offset 14, -4
 3388 0002 0446     		mov	r4, r0
2555:../stdperiph/source/stm32f37x_tim.c ****   /* Select the External clock mode1 */
 3389              		.loc 1 2555 0
 3390 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 3391              	.LVL414:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 121


2557:../stdperiph/source/stm32f37x_tim.c **** }
 3392              		.loc 1 2557 0
 3393 0008 2389     		ldrh	r3, [r4, #8]
 3394 000a 9BB2     		uxth	r3, r3
 3395 000c 43F00703 		orr	r3, r3, #7
 3396 0010 2381     		strh	r3, [r4, #8]	@ movhi
 3397 0012 10BD     		pop	{r4, pc}
 3398              		.cfi_endproc
 3399              	.LFE186:
 3401              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 3402              		.align	2
 3403              		.global	TIM_TIxExternalClockConfig
 3404              		.thumb
 3405              		.thumb_func
 3407              	TIM_TIxExternalClockConfig:
 3408              	.LFB187:
2578:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3409              		.loc 1 2578 0
 3410              		.cfi_startproc
 3411              		@ args = 0, pretend = 0, frame = 0
 3412              		@ frame_needed = 0, uses_anonymous_args = 0
 3413              	.LVL415:
 3414 0000 38B5     		push	{r3, r4, r5, lr}
 3415              	.LCFI27:
 3416              		.cfi_def_cfa_offset 16
 3417              		.cfi_offset 3, -16
 3418              		.cfi_offset 4, -12
 3419              		.cfi_offset 5, -8
 3420              		.cfi_offset 14, -4
 3421 0002 0446     		mov	r4, r0
 3422 0004 0D46     		mov	r5, r1
 3423 0006 1146     		mov	r1, r2
 3424              	.LVL416:
2585:../stdperiph/source/stm32f37x_tim.c ****   {
 3425              		.loc 1 2585 0
 3426 0008 602D     		cmp	r5, #96
 3427 000a 03D1     		bne	.L164
2587:../stdperiph/source/stm32f37x_tim.c ****   }
 3428              		.loc 1 2587 0
 3429 000c 0122     		movs	r2, #1
 3430              	.LVL417:
 3431 000e FFF7FEFF 		bl	TI2_Config
 3432              	.LVL418:
 3433 0012 02E0     		b	.L165
 3434              	.LVL419:
 3435              	.L164:
2591:../stdperiph/source/stm32f37x_tim.c ****   }
 3436              		.loc 1 2591 0
 3437 0014 0122     		movs	r2, #1
 3438              	.LVL420:
 3439 0016 FFF7FEFF 		bl	TI1_Config
 3440              	.LVL421:
 3441              	.L165:
2594:../stdperiph/source/stm32f37x_tim.c ****   /* Select the External clock mode1 */
 3442              		.loc 1 2594 0
 3443 001a 2946     		mov	r1, r5
 3444 001c 2046     		mov	r0, r4
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 122


 3445 001e FFF7FEFF 		bl	TIM_SelectInputTrigger
 3446              	.LVL422:
2596:../stdperiph/source/stm32f37x_tim.c **** }
 3447              		.loc 1 2596 0
 3448 0022 2389     		ldrh	r3, [r4, #8]
 3449 0024 9BB2     		uxth	r3, r3
 3450 0026 43F00703 		orr	r3, r3, #7
 3451 002a 2381     		strh	r3, [r4, #8]	@ movhi
 3452 002c 38BD     		pop	{r3, r4, r5, pc}
 3453              		.cfi_endproc
 3454              	.LFE187:
 3456 002e 00BF     		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 3457              		.align	2
 3458              		.global	TIM_SelectOutputTrigger
 3459              		.thumb
 3460              		.thumb_func
 3462              	TIM_SelectOutputTrigger:
 3463              	.LFB191:
2767:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3464              		.loc 1 2767 0
 3465              		.cfi_startproc
 3466              		@ args = 0, pretend = 0, frame = 0
 3467              		@ frame_needed = 0, uses_anonymous_args = 0
 3468              		@ link register save eliminated.
 3469              	.LVL423:
2773:../stdperiph/source/stm32f37x_tim.c ****   /* Select the TRGO source */
 3470              		.loc 1 2773 0
 3471 0000 8388     		ldrh	r3, [r0, #4]
 3472 0002 9BB2     		uxth	r3, r3
 3473 0004 23F07003 		bic	r3, r3, #112
 3474 0008 9BB2     		uxth	r3, r3
 3475 000a 8380     		strh	r3, [r0, #4]	@ movhi
2775:../stdperiph/source/stm32f37x_tim.c **** }
 3476              		.loc 1 2775 0
 3477 000c 8388     		ldrh	r3, [r0, #4]
 3478 000e 9BB2     		uxth	r3, r3
 3479 0010 1943     		orrs	r1, r1, r3
 3480              	.LVL424:
 3481 0012 8180     		strh	r1, [r0, #4]	@ movhi
 3482 0014 7047     		bx	lr
 3483              		.cfi_endproc
 3484              	.LFE191:
 3486 0016 00BF     		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 3487              		.align	2
 3488              		.global	TIM_SelectSlaveMode
 3489              		.thumb
 3490              		.thumb_func
 3492              	TIM_SelectSlaveMode:
 3493              	.LFB192:
2791:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3494              		.loc 1 2791 0
 3495              		.cfi_startproc
 3496              		@ args = 0, pretend = 0, frame = 0
 3497              		@ frame_needed = 0, uses_anonymous_args = 0
 3498              		@ link register save eliminated.
 3499              	.LVL425:
2797:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Slave Mode */
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 123


 3500              		.loc 1 2797 0
 3501 0000 0389     		ldrh	r3, [r0, #8]
 3502 0002 9BB2     		uxth	r3, r3
 3503 0004 23F00703 		bic	r3, r3, #7
 3504 0008 9BB2     		uxth	r3, r3
 3505 000a 0381     		strh	r3, [r0, #8]	@ movhi
2799:../stdperiph/source/stm32f37x_tim.c **** }
 3506              		.loc 1 2799 0
 3507 000c 0389     		ldrh	r3, [r0, #8]
 3508 000e 9BB2     		uxth	r3, r3
 3509 0010 1943     		orrs	r1, r1, r3
 3510              	.LVL426:
 3511 0012 0181     		strh	r1, [r0, #8]	@ movhi
 3512 0014 7047     		bx	lr
 3513              		.cfi_endproc
 3514              	.LFE192:
 3516 0016 00BF     		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 3517              		.align	2
 3518              		.global	TIM_SelectMasterSlaveMode
 3519              		.thumb
 3520              		.thumb_func
 3522              	TIM_SelectMasterSlaveMode:
 3523              	.LFB193:
2813:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3524              		.loc 1 2813 0
 3525              		.cfi_startproc
 3526              		@ args = 0, pretend = 0, frame = 0
 3527              		@ frame_needed = 0, uses_anonymous_args = 0
 3528              		@ link register save eliminated.
 3529              	.LVL427:
2819:../stdperiph/source/stm32f37x_tim.c ****   
 3530              		.loc 1 2819 0
 3531 0000 0389     		ldrh	r3, [r0, #8]
 3532 0002 9BB2     		uxth	r3, r3
 3533 0004 23F08003 		bic	r3, r3, #128
 3534 0008 9BB2     		uxth	r3, r3
 3535 000a 0381     		strh	r3, [r0, #8]	@ movhi
2822:../stdperiph/source/stm32f37x_tim.c **** }
 3536              		.loc 1 2822 0
 3537 000c 0389     		ldrh	r3, [r0, #8]
 3538 000e 9BB2     		uxth	r3, r3
 3539 0010 1943     		orrs	r1, r1, r3
 3540              	.LVL428:
 3541 0012 0181     		strh	r1, [r0, #8]	@ movhi
 3542 0014 7047     		bx	lr
 3543              		.cfi_endproc
 3544              	.LFE193:
 3546 0016 00BF     		.section	.text.TIM_ETRConfig,"ax",%progbits
 3547              		.align	2
 3548              		.global	TIM_ETRConfig
 3549              		.thumb
 3550              		.thumb_func
 3552              	TIM_ETRConfig:
 3553              	.LFB194:
2844:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
 3554              		.loc 1 2844 0
 3555              		.cfi_startproc
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 124


 3556              		@ args = 0, pretend = 0, frame = 0
 3557              		@ frame_needed = 0, uses_anonymous_args = 0
 3558              		@ link register save eliminated.
 3559              	.LVL429:
 3560 0000 10B4     		push	{r4}
 3561              	.LCFI28:
 3562              		.cfi_def_cfa_offset 4
 3563              		.cfi_offset 4, -4
 3564              	.LVL430:
2853:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the ETR Bits */
 3565              		.loc 1 2853 0
 3566 0002 0489     		ldrh	r4, [r0, #8]
 3567              	.LVL431:
2855:../stdperiph/source/stm32f37x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 3568              		.loc 1 2855 0
 3569 0004 E4B2     		uxtb	r4, r4
 3570              	.LVL432:
2857:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
 3571              		.loc 1 2857 0
 3572 0006 1B02     		lsls	r3, r3, #8
 3573              	.LVL433:
 3574 0008 9BB2     		uxth	r3, r3
 3575 000a 1A43     		orrs	r2, r2, r3
 3576              	.LVL434:
 3577 000c 1143     		orrs	r1, r1, r2
 3578              	.LVL435:
 3579 000e 44EA0103 		orr	r3, r4, r1
 3580              	.LVL436:
2859:../stdperiph/source/stm32f37x_tim.c **** }
 3581              		.loc 1 2859 0
 3582 0012 0381     		strh	r3, [r0, #8]	@ movhi
2860:../stdperiph/source/stm32f37x_tim.c **** 
 3583              		.loc 1 2860 0
 3584 0014 5DF8044B 		ldr	r4, [sp], #4
 3585              	.LCFI29:
 3586              		.cfi_restore 4
 3587              		.cfi_def_cfa_offset 0
 3588 0018 7047     		bx	lr
 3589              		.cfi_endproc
 3590              	.LFE194:
 3592 001a 00BF     		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 3593              		.align	2
 3594              		.global	TIM_ETRClockMode1Config
 3595              		.thumb
 3596              		.thumb_func
 3598              	TIM_ETRClockMode1Config:
 3599              	.LFB188:
2618:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
 3600              		.loc 1 2618 0
 3601              		.cfi_startproc
 3602              		@ args = 0, pretend = 0, frame = 0
 3603              		@ frame_needed = 0, uses_anonymous_args = 0
 3604              	.LVL437:
 3605 0000 10B5     		push	{r4, lr}
 3606              	.LCFI30:
 3607              		.cfi_def_cfa_offset 8
 3608              		.cfi_offset 4, -8
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 125


 3609              		.cfi_offset 14, -4
 3610 0002 0446     		mov	r4, r0
 3611              	.LVL438:
2628:../stdperiph/source/stm32f37x_tim.c ****   
 3612              		.loc 1 2628 0
 3613 0004 FFF7FEFF 		bl	TIM_ETRConfig
 3614              	.LVL439:
2631:../stdperiph/source/stm32f37x_tim.c ****   /* Reset the SMS Bits */
 3615              		.loc 1 2631 0
 3616 0008 2389     		ldrh	r3, [r4, #8]
 3617 000a 9BB2     		uxth	r3, r3
 3618              	.LVL440:
2638:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
 3619              		.loc 1 2638 0
 3620 000c 43F07703 		orr	r3, r3, #119
 3621              	.LVL441:
2640:../stdperiph/source/stm32f37x_tim.c **** }
 3622              		.loc 1 2640 0
 3623 0010 2381     		strh	r3, [r4, #8]	@ movhi
 3624 0012 10BD     		pop	{r4, pc}
 3625              		.cfi_endproc
 3626              	.LFE188:
 3628              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 3629              		.align	2
 3630              		.global	TIM_ETRClockMode2Config
 3631              		.thumb
 3632              		.thumb_func
 3634              	TIM_ETRClockMode2Config:
 3635              	.LFB189:
2662:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3636              		.loc 1 2662 0
 3637              		.cfi_startproc
 3638              		@ args = 0, pretend = 0, frame = 0
 3639              		@ frame_needed = 0, uses_anonymous_args = 0
 3640              	.LVL442:
 3641 0000 10B5     		push	{r4, lr}
 3642              	.LCFI31:
 3643              		.cfi_def_cfa_offset 8
 3644              		.cfi_offset 4, -8
 3645              		.cfi_offset 14, -4
 3646 0002 0446     		mov	r4, r0
2670:../stdperiph/source/stm32f37x_tim.c ****   /* Enable the External clock mode2 */
 3647              		.loc 1 2670 0
 3648 0004 FFF7FEFF 		bl	TIM_ETRConfig
 3649              	.LVL443:
2672:../stdperiph/source/stm32f37x_tim.c **** }
 3650              		.loc 1 2672 0
 3651 0008 2389     		ldrh	r3, [r4, #8]
 3652 000a 9BB2     		uxth	r3, r3
 3653 000c 43F48043 		orr	r3, r3, #16384
 3654 0010 2381     		strh	r3, [r4, #8]	@ movhi
 3655 0012 10BD     		pop	{r4, pc}
 3656              		.cfi_endproc
 3657              	.LFE189:
 3659              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 3660              		.align	2
 3661              		.global	TIM_EncoderInterfaceConfig
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 126


 3662              		.thumb
 3663              		.thumb_func
 3665              	TIM_EncoderInterfaceConfig:
 3666              	.LFB195:
2899:../stdperiph/source/stm32f37x_tim.c ****   uint16_t tmpsmcr = 0;
 3667              		.loc 1 2899 0
 3668              		.cfi_startproc
 3669              		@ args = 0, pretend = 0, frame = 0
 3670              		@ frame_needed = 0, uses_anonymous_args = 0
 3671              		@ link register save eliminated.
 3672              	.LVL444:
 3673 0000 70B4     		push	{r4, r5, r6}
 3674              	.LCFI32:
 3675              		.cfi_def_cfa_offset 12
 3676              		.cfi_offset 4, -12
 3677              		.cfi_offset 5, -8
 3678              		.cfi_offset 6, -4
 3679              	.LVL445:
2911:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCMR1 register value */
 3680              		.loc 1 2911 0
 3681 0002 0589     		ldrh	r5, [r0, #8]
 3682 0004 ADB2     		uxth	r5, r5
 3683              	.LVL446:
2913:../stdperiph/source/stm32f37x_tim.c ****   /* Get the TIMx CCER register value */
 3684              		.loc 1 2913 0
 3685 0006 048B     		ldrh	r4, [r0, #24]
 3686 0008 A4B2     		uxth	r4, r4
 3687              	.LVL447:
2915:../stdperiph/source/stm32f37x_tim.c ****   /* Set the encoder Mode */
 3688              		.loc 1 2915 0
 3689 000a 068C     		ldrh	r6, [r0, #32]
 3690 000c B6B2     		uxth	r6, r6
 3691              	.LVL448:
2917:../stdperiph/source/stm32f37x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 3692              		.loc 1 2917 0
 3693 000e 25F00705 		bic	r5, r5, #7
 3694              	.LVL449:
2918:../stdperiph/source/stm32f37x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
 3695              		.loc 1 2918 0
 3696 0012 2943     		orrs	r1, r1, r5
 3697              	.LVL450:
2920:../stdperiph/source/stm32f37x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 3698              		.loc 1 2920 0
 3699 0014 24F44074 		bic	r4, r4, #768
 3700              	.LVL451:
 3701 0018 24F00304 		bic	r4, r4, #3
 3702              	.LVL452:
2921:../stdperiph/source/stm32f37x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
 3703              		.loc 1 2921 0
 3704 001c 44F48074 		orr	r4, r4, #256
 3705              	.LVL453:
 3706 0020 44F00104 		orr	r4, r4, #1
 3707              	.LVL454:
2923:../stdperiph/source/stm32f37x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 3708              		.loc 1 2923 0
 3709 0024 26F02206 		bic	r6, r6, #34
 3710              	.LVL455:
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 127


2924:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx SMCR */
 3711              		.loc 1 2924 0
 3712 0028 1B01     		lsls	r3, r3, #4
 3713              	.LVL456:
 3714 002a 9BB2     		uxth	r3, r3
 3715 002c 1A43     		orrs	r2, r2, r3
 3716              	.LVL457:
 3717 002e 46EA0203 		orr	r3, r6, r2
 3718              	.LVL458:
2926:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCMR1 */
 3719              		.loc 1 2926 0
 3720 0032 0181     		strh	r1, [r0, #8]	@ movhi
2928:../stdperiph/source/stm32f37x_tim.c ****   /* Write to TIMx CCER */
 3721              		.loc 1 2928 0
 3722 0034 0483     		strh	r4, [r0, #24]	@ movhi
2930:../stdperiph/source/stm32f37x_tim.c **** }
 3723              		.loc 1 2930 0
 3724 0036 0384     		strh	r3, [r0, #32]	@ movhi
2931:../stdperiph/source/stm32f37x_tim.c **** 
 3725              		.loc 1 2931 0
 3726 0038 70BC     		pop	{r4, r5, r6}
 3727              	.LCFI33:
 3728              		.cfi_restore 6
 3729              		.cfi_restore 5
 3730              		.cfi_restore 4
 3731              		.cfi_def_cfa_offset 0
 3732              	.LVL459:
 3733 003a 7047     		bx	lr
 3734              		.cfi_endproc
 3735              	.LFE195:
 3737              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 3738              		.align	2
 3739              		.global	TIM_SelectHallSensor
 3740              		.thumb
 3741              		.thumb_func
 3743              	TIM_SelectHallSensor:
 3744              	.LFB196:
2941:../stdperiph/source/stm32f37x_tim.c ****   /* Check the parameters */
 3745              		.loc 1 2941 0
 3746              		.cfi_startproc
 3747              		@ args = 0, pretend = 0, frame = 0
 3748              		@ frame_needed = 0, uses_anonymous_args = 0
 3749              		@ link register save eliminated.
 3750              	.LVL460:
2946:../stdperiph/source/stm32f37x_tim.c ****   {
 3751              		.loc 1 2946 0
 3752 0000 29B1     		cbz	r1, .L179
2949:../stdperiph/source/stm32f37x_tim.c ****   }
 3753              		.loc 1 2949 0
 3754 0002 8388     		ldrh	r3, [r0, #4]
 3755 0004 9BB2     		uxth	r3, r3
 3756 0006 43F08003 		orr	r3, r3, #128
 3757 000a 8380     		strh	r3, [r0, #4]	@ movhi
 3758 000c 7047     		bx	lr
 3759              	.L179:
2954:../stdperiph/source/stm32f37x_tim.c ****   }
 3760              		.loc 1 2954 0
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 128


 3761 000e 8388     		ldrh	r3, [r0, #4]
 3762 0010 9BB2     		uxth	r3, r3
 3763 0012 23F08003 		bic	r3, r3, #128
 3764 0016 9BB2     		uxth	r3, r3
 3765 0018 8380     		strh	r3, [r0, #4]	@ movhi
 3766 001a 7047     		bx	lr
 3767              		.cfi_endproc
 3768              	.LFE196:
 3770              		.section	.text.TIM_RemapConfig,"ax",%progbits
 3771              		.align	2
 3772              		.global	TIM_RemapConfig
 3773              		.thumb
 3774              		.thumb_func
 3776              	TIM_RemapConfig:
 3777              	.LFB197:
2988:../stdperiph/source/stm32f37x_tim.c ****  /* Check the parameters */
 3778              		.loc 1 2988 0
 3779              		.cfi_startproc
 3780              		@ args = 0, pretend = 0, frame = 0
 3781              		@ frame_needed = 0, uses_anonymous_args = 0
 3782              		@ link register save eliminated.
 3783              	.LVL461:
2994:../stdperiph/source/stm32f37x_tim.c **** }
 3784              		.loc 1 2994 0
 3785 0000 A0F85010 		strh	r1, [r0, #80]	@ movhi
 3786 0004 7047     		bx	lr
 3787              		.cfi_endproc
 3788              	.LFE197:
 3790 0006 00BF     		.text
 3791              	.Letext0:
 3792              		.file 2 "d:\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\\include\\machine\\_defaul
 3793              		.file 3 "d:\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none-eabi\\include\\sys\\_stdint.h"
 3794              		.file 4 "../cmsis/include/stm32f37x.h"
 3795              		.file 5 "../stdperiph/include/stm32f37x_tim.h"
 3796              		.file 6 "../stdperiph/include/stm32f37x_rcc.h"
 3797              		.file 7 "../cmsis/include/core_cm4.h"
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 129


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f37x_tim.c
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:22     .text.TI1_Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:26     .text.TI1_Config:00000000 TI1_Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:90     .text.TI2_Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:94     .text.TI2_Config:00000000 TI2_Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:167    .text.TI3_Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:171    .text.TI3_Config:00000000 TI3_Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:238    .text.TI4_Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:242    .text.TI4_Config:00000000 TI4_Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:318    .text.TIM_DeInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:323    .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:588    .text.TIM_DeInit:0000016c $d
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:605    .text.TIM_TimeBaseInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:610    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:706    .text.TIM_TimeBaseInit:0000007c $d
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:713    .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:718    .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:743    .text.TIM_PrescalerConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:748    .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:765    .text.TIM_CounterModeConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:770    .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:795    .text.TIM_SetCounter:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:800    .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:815    .text.TIM_SetAutoreload:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:820    .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:835    .text.TIM_GetCounter:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:840    .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:857    .text.TIM_GetPrescaler:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:862    .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:880    .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:885    .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:913    .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:918    .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:946    .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:951    .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:979    .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:984    .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1009   .text.TIM_SetClockDivision:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1014   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1039   .text.TIM_Cmd:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1044   .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1072   .text.TIM_BDTRConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1077   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1120   .text.TIM_BDTRStructInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1125   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1153   .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1158   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1185   .text.TIM_OC1Init:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1190   .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1300   .text.TIM_OC1Init:00000070 $d
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1305   .text.TIM_OC2Init:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1310   .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1389   .text.TIM_OC3Init:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1394   .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1469   .text.TIM_OC4Init:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1474   .text.TIM_OC4Init:00000000 TIM_OC4Init
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 130


C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1553   .text.TIM_OCStructInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1558   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1588   .text.TIM_SelectOCxM:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1593   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1673   .text.TIM_SetCompare1:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1678   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1693   .text.TIM_SetCompare2:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1698   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1713   .text.TIM_SetCompare3:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1718   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1733   .text.TIM_SetCompare4:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1738   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1753   .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1758   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1783   .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1788   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1816   .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1821   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1846   .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1851   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1879   .text.TIM_CCPreloadControl:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1884   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1912   .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1917   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1942   .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1947   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1975   .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:1980   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2005   .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2010   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2038   .text.TIM_OC1FastConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2043   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2068   .text.TIM_OC2FastConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2073   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2101   .text.TIM_OC3FastConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2106   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2131   .text.TIM_OC4FastConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2136   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2164   .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2169   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2194   .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2199   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2226   .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2231   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2256   .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2261   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2288   .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2293   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2318   .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2323   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2348   .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2353   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2381   .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2386   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2414   .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2419   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2447   .text.TIM_SelectOCREFClear:00000000 $t
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 131


C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2452   .text.TIM_SelectOCREFClear:00000000 TIM_SelectOCREFClear
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2477   .text.TIM_CCxCmd:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2482   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2526   .text.TIM_CCxNCmd:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2531   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2575   .text.TIM_SelectCOM:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2580   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2608   .text.TIM_ICStructInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2613   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2638   .text.TIM_GetCapture1:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2643   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2660   .text.TIM_GetCapture2:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2665   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2682   .text.TIM_GetCapture3:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2687   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2704   .text.TIM_GetCapture4:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2709   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2726   .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2731   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2756   .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2761   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2788   .text.TIM_PWMIConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2793   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2893   .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2898   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2923   .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2928   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2955   .text.TIM_ICInit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:2960   .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3047   .text.TIM_ITConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3052   .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3083   .text.TIM_GenerateEvent:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3088   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3103   .text.TIM_GetFlagStatus:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3108   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3135   .text.TIM_ClearFlag:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3140   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3158   .text.TIM_GetITStatus:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3163   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3203   .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3208   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3226   .text.TIM_DMAConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3231   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3248   .text.TIM_DMACmd:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3253   .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3284   .text.TIM_SelectCCDMA:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3289   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3317   .text.TIM_InternalClockConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3322   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3341   .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3346   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3371   .text.TIM_ITRxExternalClockConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3376   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3402   .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3407   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3457   .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3462   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
ARM GAS  C:\Users\strag\AppData\Local\Temp\ccJE58bm.s 			page 132


C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3487   .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3492   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3517   .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3522   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3547   .text.TIM_ETRConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3552   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3593   .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3598   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3629   .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3634   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3660   .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3665   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3738   .text.TIM_SelectHallSensor:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3743   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3771   .text.TIM_RemapConfig:00000000 $t
C:\Users\strag\AppData\Local\Temp\ccJE58bm.s:3776   .text.TIM_RemapConfig:00000000 TIM_RemapConfig
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_APB2PeriphResetCmd
