// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1971\sampleModel1971_1_sub\cfblk124.v
// Created: 2024-08-16 03:56:21
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: cfblk124
// Source Path: sampleModel1971_1_sub/Subsystem/cfblk124
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module cfblk124
          (In1,
           Out1);


  input   In1;
  output  Out1;




  assign Out1 = In1;

endmodule  // cfblk124

