// Verilog instantiation template created from schematic C:\Users\User\Documents\GitHub\proiectare-logica\lab4\lab4_2.sch - Thu Jan 18 12:08:39 2024
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   lab4_2 UUT (
		.sw3(    ), 
		.segment_a(    ), 
		.sw1(    ), 
		.sw0(    ), 
		.sw2(    ), 
		.led0(    ), 
		.led1(    ), 
		.led2(    )
   );
