

================================================================
== Vitis HLS Report for 'Loop_L1_proc_Pipeline_SUM'
================================================================
* Date:           Thu May  4 14:33:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matrix-multiplyer-kv260
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1029|  20.000 ns|  10.290 us|    2|  1029|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+
        |- SUM     |        0|     1027|         5|          1|          1|  0 ~ 1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_V = alloca i32 1"   --->   Operation 8 'alloca' 'acc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln14_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln14"   --->   Operation 10 'read' 'select_ln14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %trunc_ln"   --->   Operation 11 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln22_mid2_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %shl_ln22_mid2"   --->   Operation 12 'read' 'shl_ln22_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_cast"   --->   Operation 13 'read' 'n_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_cast_cast = sext i32 %n_cast_read"   --->   Operation 14 'sext' 'n_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %k"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %acc_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body10.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%k_1 = load i64 %k"   --->   Operation 22 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln18 = icmp_eq  i64 %k_1, i64 %n_cast_cast" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 24 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.08ns)   --->   "%k_2 = add i64 %k_1, i64 1" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 25 'add' 'k_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.body10.i.split, void %for.cond.cleanup9.i.loopexit.exitStub" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 26 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i64 %k_1"   --->   Operation 27 'trunc' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i64 %k_1"   --->   Operation 28 'trunc' 'trunc_ln1271' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.89ns)   --->   "%add_ln1271 = add i20 %empty, i20 %shl_ln22_mid2_read"   --->   Operation 29 'add' 'add_ln1271' <Predicate = (!icmp_ln18)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %add_ln1271, i32 10, i32 19"   --->   Operation 30 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %lshr_ln1, i10 %trunc_ln1271"   --->   Operation 31 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i20 %tmp_2"   --->   Operation 32 'zext' 'zext_ln1271' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln1271"   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.23ns)   --->   "%A_load = load i20 %A_addr"   --->   Operation 34 'load' 'A_load' <Predicate = (!icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1048576> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %trunc_ln1271, i10 0"   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln1273 = add i20 %shl_ln, i20 %trunc_ln_read"   --->   Operation 36 'add' 'add_ln1273' <Predicate = (!icmp_ln18)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %add_ln1273, i32 10, i32 19"   --->   Operation 37 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %lshr_ln2, i10 %select_ln14_read"   --->   Operation 38 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i20 %tmp_4"   --->   Operation 39 'zext' 'zext_ln1273' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln1273"   --->   Operation 40 'getelementptr' 'B_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%B_load = load i20 %B_addr"   --->   Operation 41 'load' 'B_load' <Predicate = (!icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1048576> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln18 = store i64 %k_2, i64 %k" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 42 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 43 [1/2] (1.23ns)   --->   "%A_load = load i20 %A_addr"   --->   Operation 43 'load' 'A_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1048576> <RAM>
ST_3 : Operation 44 [1/2] (1.23ns)   --->   "%B_load = load i20 %B_addr"   --->   Operation 44 'load' 'B_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 1048576> <RAM>
ST_3 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln813 = mul i8 %B_load, i8 %A_load"   --->   Operation 45 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 46 [2/3] (0.99ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln813 = mul i8 %B_load, i8 %A_load"   --->   Operation 46 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%acc_V_load = load i8 %acc_V"   --->   Operation 47 'load' 'acc_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node acc_V_1)   --->   "%mul_ln813 = mul i8 %B_load, i8 %A_load"   --->   Operation 48 'mul' 'mul_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_1 = add i8 %mul_ln813, i8 %acc_V_load"   --->   Operation 49 'add' 'acc_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%acc_V_load_1 = load i8 %acc_V"   --->   Operation 55 'load' 'acc_V_load_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %acc_V_out, i8 %acc_V_load_1"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.07>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1024, i64 512" [matrix-multiplyer-kv260/dot_product.cpp:19]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matrix-multiplyer-kv260/dot_product.cpp:13]   --->   Operation 51 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V_1 = add i8 %mul_ln813, i8 %acc_V_load"   --->   Operation 52 'add' 'acc_V_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln18 = store i8 %acc_V_1, i8 %acc_V" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 53 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body10.i" [matrix-multiplyer-kv260/dot_product.cpp:18]   --->   Operation 54 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln22_mid2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ acc_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V                  (alloca           ) [ 0111111]
k                      (alloca           ) [ 0110000]
select_ln14_read       (read             ) [ 0110000]
trunc_ln_read          (read             ) [ 0110000]
shl_ln22_mid2_read     (read             ) [ 0110000]
n_cast_read            (read             ) [ 0000000]
n_cast_cast            (sext             ) [ 0110000]
specmemcore_ln0        (specmemcore      ) [ 0000000]
specmemcore_ln0        (specmemcore      ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
store_ln0              (store            ) [ 0000000]
store_ln0              (store            ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
k_1                    (load             ) [ 0000000]
specpipeline_ln0       (specpipeline     ) [ 0000000]
icmp_ln18              (icmp             ) [ 0111110]
k_2                    (add              ) [ 0000000]
br_ln18                (br               ) [ 0000000]
empty                  (trunc            ) [ 0000000]
trunc_ln1271           (trunc            ) [ 0000000]
add_ln1271             (add              ) [ 0000000]
lshr_ln1               (partselect       ) [ 0000000]
tmp_2                  (bitconcatenate   ) [ 0000000]
zext_ln1271            (zext             ) [ 0000000]
A_addr                 (getelementptr    ) [ 0101000]
shl_ln                 (bitconcatenate   ) [ 0000000]
add_ln1273             (add              ) [ 0000000]
lshr_ln2               (partselect       ) [ 0000000]
tmp_4                  (bitconcatenate   ) [ 0000000]
zext_ln1273            (zext             ) [ 0000000]
B_addr                 (getelementptr    ) [ 0101000]
store_ln18             (store            ) [ 0000000]
A_load                 (load             ) [ 0100110]
B_load                 (load             ) [ 0100110]
acc_V_load             (load             ) [ 0100001]
mul_ln813              (mul              ) [ 0100001]
speclooptripcount_ln19 (speclooptripcount) [ 0000000]
specloopname_ln13      (specloopname     ) [ 0000000]
acc_V_1                (add              ) [ 0000000]
store_ln18             (store            ) [ 0000000]
br_ln18                (br               ) [ 0000000]
acc_V_load_1           (load             ) [ 0000000]
write_ln0              (write            ) [ 0000000]
ret_ln0                (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln22_mid2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln22_mid2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc_V_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_V_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="acc_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="select_ln14_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln14_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="20" slack="0"/>
<pin id="86" dir="0" index="1" bw="20" slack="0"/>
<pin id="87" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln22_mid2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="20" slack="0"/>
<pin id="92" dir="0" index="1" bw="20" slack="0"/>
<pin id="93" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln22_mid2_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="n_cast_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_cast_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln0_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="8" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="20" slack="0"/>
<pin id="113" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="20" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="20" slack="0"/>
<pin id="126" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="20" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="n_cast_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="n_cast_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="k_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="1"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln18_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln1271_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1271/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln1271_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="20" slack="0"/>
<pin id="173" dir="0" index="1" bw="20" slack="1"/>
<pin id="174" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lshr_ln1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="20" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="6" slack="0"/>
<pin id="181" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="20" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln1271_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="20" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shl_ln_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="20" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln1273_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="20" slack="0"/>
<pin id="209" dir="0" index="1" bw="20" slack="1"/>
<pin id="210" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1273/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="lshr_ln2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="20" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="6" slack="0"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_4_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="0"/>
<pin id="224" dir="0" index="1" bw="10" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="1"/>
<pin id="226" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln1273_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="20" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln18_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="acc_V_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="4"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln18_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="5"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="acc_V_load_1_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="4"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load_1/5 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln813/3 acc_V_1/5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="acc_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="k_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln14_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="trunc_ln_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="20" slack="1"/>
<pin id="281" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="shl_ln22_mid2_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="1"/>
<pin id="286" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln22_mid2_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="n_cast_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="n_cast_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln18_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="3"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="298" class="1005" name="A_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="20" slack="1"/>
<pin id="300" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="B_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="20" slack="1"/>
<pin id="305" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="A_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="B_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="318" class="1005" name="acc_V_load_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="96" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="149" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="149" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="176" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="167" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="167" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="212" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="238"><net_src comp="157" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="255"><net_src comp="129" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="116" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="239" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="262"><net_src comp="70" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="270"><net_src comp="74" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="277"><net_src comp="78" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="282"><net_src comp="84" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="287"><net_src comp="90" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="292"><net_src comp="135" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="297"><net_src comp="152" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="109" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="306"><net_src comp="122" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="311"><net_src comp="116" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="316"><net_src comp="129" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="321"><net_src comp="239" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_V_out | {5 }
 - Input state : 
	Port: Loop_L1_proc_Pipeline_SUM : n_cast | {1 }
	Port: Loop_L1_proc_Pipeline_SUM : shl_ln22_mid2 | {1 }
	Port: Loop_L1_proc_Pipeline_SUM : A | {2 3 }
	Port: Loop_L1_proc_Pipeline_SUM : trunc_ln | {1 }
	Port: Loop_L1_proc_Pipeline_SUM : select_ln14 | {1 }
	Port: Loop_L1_proc_Pipeline_SUM : B | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln18 : 1
		k_2 : 1
		br_ln18 : 2
		empty : 1
		trunc_ln1271 : 1
		add_ln1271 : 2
		lshr_ln1 : 3
		tmp_2 : 4
		zext_ln1271 : 5
		A_addr : 6
		A_load : 7
		shl_ln : 2
		add_ln1273 : 3
		lshr_ln2 : 4
		tmp_4 : 5
		zext_ln1273 : 6
		B_addr : 7
		B_load : 8
		store_ln18 : 2
	State 3
		mul_ln813 : 1
	State 4
	State 5
		acc_V_1 : 1
		write_ln0 : 1
	State 6
		store_ln18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           k_2_fu_157          |    0    |    0    |    71   |
|    add   |       add_ln1271_fu_171       |    0    |    0    |    27   |
|          |       add_ln1273_fu_207       |    0    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln18_fu_152       |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_250          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  select_ln14_read_read_fu_78  |    0    |    0    |    0    |
|   read   |    trunc_ln_read_read_fu_84   |    0    |    0    |    0    |
|          | shl_ln22_mid2_read_read_fu_90 |    0    |    0    |    0    |
|          |     n_cast_read_read_fu_96    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_102    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       n_cast_cast_fu_135      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |          empty_fu_163         |    0    |    0    |    0    |
|          |      trunc_ln1271_fu_167      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        lshr_ln1_fu_176        |    0    |    0    |    0    |
|          |        lshr_ln2_fu_212        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_186         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_199         |    0    |    0    |    0    |
|          |          tmp_4_fu_222         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln1271_fu_194      |    0    |    0    |    0    |
|          |       zext_ln1273_fu_229      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   154   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      A_addr_reg_298      |   20   |
|      A_load_reg_308      |    8   |
|      B_addr_reg_303      |   20   |
|      B_load_reg_313      |    8   |
|    acc_V_load_reg_318    |    8   |
|       acc_V_reg_259      |    8   |
|     icmp_ln18_reg_294    |    1   |
|         k_reg_267        |   64   |
|    n_cast_cast_reg_289   |   64   |
| select_ln14_read_reg_274 |   10   |
|shl_ln22_mid2_read_reg_284|   20   |
|   trunc_ln_read_reg_279  |   20   |
+--------------------------+--------+
|           Total          |   251  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_129 |  p0  |   2  |  20  |   40   ||    9    |
|     grp_fu_250    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_250    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  1.757  ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   251  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   251  |   195  |
+-----------+--------+--------+--------+--------+
