{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.4345",
   "Default View_TopLeft":"-895,-274",
   "ExpandedHierarchyInLayout":"",
   "comment_1":"PL ETHERNET SGMII DESIGN",
   "commentid":"comment_1|",
   "font_comment_1":"14",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port mdio_rtl -pg 1 -lvl 3 -x 1380 -y 560 -defaultsOSRD
preplace port mgt_clk -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW0 -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW1 -pg 1 -lvl 0 -x 0 -y 650 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW2 -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW3 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW4 -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW5 -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW6 -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port port-id_GPIO_DIP_SW7 -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace port port-id_axil_reset_led -pg 1 -lvl 3 -x 1380 -y 630 -defaultsOSRD
preplace port port-id_s0_rxn -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace port port-id_s0_rxp -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace port port-id_s0_txn -pg 1 -lvl 3 -x 1380 -y 650 -defaultsOSRD
preplace port port-id_s0_txp -pg 1 -lvl 3 -x 1380 -y 670 -defaultsOSRD
preplace portBus axi_lite_clk_led -pg 1 -lvl 3 -x 1380 -y 540 -defaultsOSRD
preplace portBus mgt_clk_led -pg 1 -lvl 3 -x 1380 -y 610 -defaultsOSRD
preplace portBus reset_rtl -pg 1 -lvl 3 -x 1380 -y 720 -defaultsOSRD
preplace portBus rx_clk_led -pg 1 -lvl 3 -x 1380 -y 1610 -defaultsOSRD
preplace portBus sfp_tx_dis -pg 1 -lvl 3 -x 1380 -y 1760 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 2 -x 960 -y 320 -defaultsOSRD
preplace inst axi_eth -pg 1 -lvl 2 -x 960 -y 700 -defaultsOSRD
preplace inst buffer_io_0 -pg 1 -lvl 2 -x 960 -y 1020 -defaultsOSRD
preplace inst io_wrapper -pg 1 -lvl 2 -x 960 -y 1660 -defaultsOSRD
preplace inst switch_handler_0 -pg 1 -lvl 1 -x 410 -y 218 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 1 -x 410 -y 458 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 1 -x 410 -y 738 -defaultsOSRD
preplace netloc CLK1_1 1 1 2 710 1150 1160
preplace netloc GPIO_DIP_SW0_0_1 1 0 2 100 870 560
preplace netloc GPIO_DIP_SW1_0_1 1 0 1 80 268n
preplace netloc GPIO_DIP_SW2_0_1 1 0 1 70 248n
preplace netloc GPIO_DIP_SW3_0_1 1 0 1 60 228n
preplace netloc GPIO_DIP_SW4_0_1 1 0 1 50 208n
preplace netloc GPIO_DIP_SW5_0_1 1 0 1 40 188n
preplace netloc GPIO_DIP_SW6_0_1 1 0 1 30 168n
preplace netloc GPIO_DIP_SW7_0_1 1 0 1 20 148n
preplace netloc In2_1 1 0 3 110 -2 NJ -2 1300
preplace netloc axi_eth_0_dma_mm2s_cntrl_reset_out_n 1 1 2 640 90 1210
preplace netloc axi_eth_0_dma_mm2s_introut 1 0 3 140 38 NJ 38 1260
preplace netloc axi_eth_0_dma_mm2s_prmry_reset_out_n 1 1 2 660 100 1170
preplace netloc axi_eth_0_dma_s2mm_introut 1 0 3 150 48 NJ 48 1250
preplace netloc axi_eth_0_dma_s2mm_prmry_reset_out_n 1 1 2 670 120 1160
preplace netloc axi_eth_0_dma_s2mm_sts_reset_out_n 1 1 2 650 110 1200
preplace netloc axi_eth_0_rxuserclk2_out 1 1 2 700 1140 1170
preplace netloc axi_eth_phy_rst_n 1 2 1 N 720
preplace netloc axi_eth_sgmii_txn 1 2 1 1340 640n
preplace netloc axi_eth_sgmii_txp 1 2 1 1310 660n
preplace netloc buffer_io_0_rxn_out 1 0 3 200 58 NJ 58 1280
preplace netloc buffer_io_0_rxp_out 1 0 3 210 68 NJ 68 1270
preplace netloc buffer_io_0_txn_out 1 0 3 210 1120 NJ 1120 1140
preplace netloc buffer_io_0_txp_out 1 0 3 180 1130 NJ 1130 1150
preplace netloc other_perph_Dout1 1 2 1 N 1610
preplace netloc other_perph_Dout2 1 2 1 1330 610n
preplace netloc other_perph_Dout3 1 2 1 1320 540n
preplace netloc other_perph_Res 1 2 1 1350 630n
preplace netloc other_perph_interrupt 1 0 3 170 78 NJ 78 1290
preplace netloc s0_rxn_1 1 0 3 NJ 1960 NJ 1960 1190
preplace netloc s0_rxp_1 1 0 3 NJ 1980 NJ 1980 1180
preplace netloc s_axi_aclk_1 1 0 2 240 88 620
preplace netloc s_axi_aresetn_1 1 0 2 190 858 590
preplace netloc switch_handler_0_sfp_tx 1 1 2 570J 1760 N
preplace netloc zynq_ps_clk_50 1 1 1 600 728n
preplace netloc S_AXI_1 1 0 2 220 598 610
preplace netloc axi_eth_0_dma_M_AXIS_CNTRL 1 1 2 680 130 1150
preplace netloc axi_eth_0_dma_M_AXIS_MM2S 1 1 2 690 140 1140
preplace netloc axi_eth_0_dma_M_AXI_MM2S 1 0 3 120 8 NJ 8 1240
preplace netloc axi_eth_0_dma_M_AXI_S2MM 1 0 3 130 28 NJ 28 1230
preplace netloc axi_eth_0_dma_M_AXI_SG 1 0 3 160 18 NJ 18 1220
preplace netloc axi_eth_0_m_axis_rxd 1 1 2 700 150 1190
preplace netloc axi_eth_0_m_axis_rxs 1 1 2 710 160 1180
preplace netloc axi_eth_mdio 1 2 1 N 560
preplace netloc mgt_clk_0_1 1 0 2 90J 608 630
preplace netloc zynq_ps_M00_AXI 1 1 1 580 250n
preplace netloc zynq_ps_M01_AXI 1 0 2 230 588 560
preplace cgraphic comment_1 place top 129 207 textcolor 4 linecolor 3
levelinfo -pg 1 0 410 960 1380
pagesize -pg 1 -db -bbox -sgen -160 -20 1570 2000
",
   "linktoobj_comment_1":"",
   "linktotype_comment_1":"bd_design"
}
{
   "da_axi4_cnt":"6",
   "da_zynq_ultra_ps_e_cnt":"1"
}
{
   "/comment_2":"comment_1"
}