#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce7c90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cb6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cbd8a0 .functor NOT 1, L_0x1d13e30, C4<0>, C4<0>, C4<0>;
L_0x1d13c10 .functor XOR 2, L_0x1d13ab0, L_0x1d13b70, C4<00>, C4<00>;
L_0x1d13d20 .functor XOR 2, L_0x1d13c10, L_0x1d13c80, C4<00>, C4<00>;
v0x1d10450_0 .net *"_ivl_10", 1 0, L_0x1d13c80;  1 drivers
v0x1d10550_0 .net *"_ivl_12", 1 0, L_0x1d13d20;  1 drivers
v0x1d10630_0 .net *"_ivl_2", 1 0, L_0x1d139f0;  1 drivers
v0x1d106f0_0 .net *"_ivl_4", 1 0, L_0x1d13ab0;  1 drivers
v0x1d107d0_0 .net *"_ivl_6", 1 0, L_0x1d13b70;  1 drivers
v0x1d10900_0 .net *"_ivl_8", 1 0, L_0x1d13c10;  1 drivers
v0x1d109e0_0 .net "a", 0 0, v0x1d0e290_0;  1 drivers
v0x1d10a80_0 .net "b", 0 0, v0x1d0e330_0;  1 drivers
v0x1d10b20_0 .net "c", 0 0, v0x1d0e3d0_0;  1 drivers
v0x1d10bc0_0 .var "clk", 0 0;
v0x1d10c60_0 .net "d", 0 0, v0x1d0e510_0;  1 drivers
v0x1d10d00_0 .net "out_pos_dut", 0 0, L_0x1d13860;  1 drivers
v0x1d10da0_0 .net "out_pos_ref", 0 0, L_0x1d123e0;  1 drivers
v0x1d10e40_0 .net "out_sop_dut", 0 0, L_0x1d12da0;  1 drivers
v0x1d10ee0_0 .net "out_sop_ref", 0 0, L_0x1ce91a0;  1 drivers
v0x1d10f80_0 .var/2u "stats1", 223 0;
v0x1d11020_0 .var/2u "strobe", 0 0;
v0x1d111d0_0 .net "tb_match", 0 0, L_0x1d13e30;  1 drivers
v0x1d112a0_0 .net "tb_mismatch", 0 0, L_0x1cbd8a0;  1 drivers
v0x1d11340_0 .net "wavedrom_enable", 0 0, v0x1d0e7e0_0;  1 drivers
v0x1d11410_0 .net "wavedrom_title", 511 0, v0x1d0e880_0;  1 drivers
L_0x1d139f0 .concat [ 1 1 0 0], L_0x1d123e0, L_0x1ce91a0;
L_0x1d13ab0 .concat [ 1 1 0 0], L_0x1d123e0, L_0x1ce91a0;
L_0x1d13b70 .concat [ 1 1 0 0], L_0x1d13860, L_0x1d12da0;
L_0x1d13c80 .concat [ 1 1 0 0], L_0x1d123e0, L_0x1ce91a0;
L_0x1d13e30 .cmp/eeq 2, L_0x1d139f0, L_0x1d13d20;
S_0x1cba5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cb6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cbdc80 .functor AND 1, v0x1d0e3d0_0, v0x1d0e510_0, C4<1>, C4<1>;
L_0x1cbe060 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe440 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe6c0 .functor AND 1, L_0x1cbe060, L_0x1cbe440, C4<1>, C4<1>;
L_0x1cd5660 .functor AND 1, L_0x1cbe6c0, v0x1d0e3d0_0, C4<1>, C4<1>;
L_0x1ce91a0 .functor OR 1, L_0x1cbdc80, L_0x1cd5660, C4<0>, C4<0>;
L_0x1d11860 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
L_0x1d118d0 .functor OR 1, L_0x1d11860, v0x1d0e510_0, C4<0>, C4<0>;
L_0x1d119e0 .functor AND 1, v0x1d0e3d0_0, L_0x1d118d0, C4<1>, C4<1>;
L_0x1d11aa0 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1d11b70 .functor OR 1, L_0x1d11aa0, v0x1d0e330_0, C4<0>, C4<0>;
L_0x1d11be0 .functor AND 1, L_0x1d119e0, L_0x1d11b70, C4<1>, C4<1>;
L_0x1d11d60 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
L_0x1d11dd0 .functor OR 1, L_0x1d11d60, v0x1d0e510_0, C4<0>, C4<0>;
L_0x1d11cf0 .functor AND 1, v0x1d0e3d0_0, L_0x1d11dd0, C4<1>, C4<1>;
L_0x1d11f60 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1d12060 .functor OR 1, L_0x1d11f60, v0x1d0e510_0, C4<0>, C4<0>;
L_0x1d12120 .functor AND 1, L_0x1d11cf0, L_0x1d12060, C4<1>, C4<1>;
L_0x1d122d0 .functor XNOR 1, L_0x1d11be0, L_0x1d12120, C4<0>, C4<0>;
v0x1cbd1d0_0 .net *"_ivl_0", 0 0, L_0x1cbdc80;  1 drivers
v0x1cbd5d0_0 .net *"_ivl_12", 0 0, L_0x1d11860;  1 drivers
v0x1cbd9b0_0 .net *"_ivl_14", 0 0, L_0x1d118d0;  1 drivers
v0x1cbdd90_0 .net *"_ivl_16", 0 0, L_0x1d119e0;  1 drivers
v0x1cbe170_0 .net *"_ivl_18", 0 0, L_0x1d11aa0;  1 drivers
v0x1cbe550_0 .net *"_ivl_2", 0 0, L_0x1cbe060;  1 drivers
v0x1cbe7d0_0 .net *"_ivl_20", 0 0, L_0x1d11b70;  1 drivers
v0x1d0c800_0 .net *"_ivl_24", 0 0, L_0x1d11d60;  1 drivers
v0x1d0c8e0_0 .net *"_ivl_26", 0 0, L_0x1d11dd0;  1 drivers
v0x1d0c9c0_0 .net *"_ivl_28", 0 0, L_0x1d11cf0;  1 drivers
v0x1d0caa0_0 .net *"_ivl_30", 0 0, L_0x1d11f60;  1 drivers
v0x1d0cb80_0 .net *"_ivl_32", 0 0, L_0x1d12060;  1 drivers
v0x1d0cc60_0 .net *"_ivl_36", 0 0, L_0x1d122d0;  1 drivers
L_0x7f32b1649018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d0cd20_0 .net *"_ivl_38", 0 0, L_0x7f32b1649018;  1 drivers
v0x1d0ce00_0 .net *"_ivl_4", 0 0, L_0x1cbe440;  1 drivers
v0x1d0cee0_0 .net *"_ivl_6", 0 0, L_0x1cbe6c0;  1 drivers
v0x1d0cfc0_0 .net *"_ivl_8", 0 0, L_0x1cd5660;  1 drivers
v0x1d0d0a0_0 .net "a", 0 0, v0x1d0e290_0;  alias, 1 drivers
v0x1d0d160_0 .net "b", 0 0, v0x1d0e330_0;  alias, 1 drivers
v0x1d0d220_0 .net "c", 0 0, v0x1d0e3d0_0;  alias, 1 drivers
v0x1d0d2e0_0 .net "d", 0 0, v0x1d0e510_0;  alias, 1 drivers
v0x1d0d3a0_0 .net "out_pos", 0 0, L_0x1d123e0;  alias, 1 drivers
v0x1d0d460_0 .net "out_sop", 0 0, L_0x1ce91a0;  alias, 1 drivers
v0x1d0d520_0 .net "pos0", 0 0, L_0x1d11be0;  1 drivers
v0x1d0d5e0_0 .net "pos1", 0 0, L_0x1d12120;  1 drivers
L_0x1d123e0 .functor MUXZ 1, L_0x7f32b1649018, L_0x1d11be0, L_0x1d122d0, C4<>;
S_0x1d0d760 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cb6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d0e290_0 .var "a", 0 0;
v0x1d0e330_0 .var "b", 0 0;
v0x1d0e3d0_0 .var "c", 0 0;
v0x1d0e470_0 .net "clk", 0 0, v0x1d10bc0_0;  1 drivers
v0x1d0e510_0 .var "d", 0 0;
v0x1d0e600_0 .var/2u "fail", 0 0;
v0x1d0e6a0_0 .var/2u "fail1", 0 0;
v0x1d0e740_0 .net "tb_match", 0 0, L_0x1d13e30;  alias, 1 drivers
v0x1d0e7e0_0 .var "wavedrom_enable", 0 0;
v0x1d0e880_0 .var "wavedrom_title", 511 0;
E_0x1cc9040/0 .event negedge, v0x1d0e470_0;
E_0x1cc9040/1 .event posedge, v0x1d0e470_0;
E_0x1cc9040 .event/or E_0x1cc9040/0, E_0x1cc9040/1;
S_0x1d0da90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d0d760;
 .timescale -12 -12;
v0x1d0dcd0_0 .var/2s "i", 31 0;
E_0x1cc8ee0 .event posedge, v0x1d0e470_0;
S_0x1d0ddd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d0d760;
 .timescale -12 -12;
v0x1d0dfd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d0e0b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d0d760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d0ea60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cb6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d12590 .functor AND 1, v0x1d0e3d0_0, v0x1d0e510_0, C4<1>, C4<1>;
L_0x1d12840 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1d128d0 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
L_0x1d12a50 .functor AND 1, L_0x1d12840, L_0x1d128d0, C4<1>, C4<1>;
L_0x1d12b90 .functor AND 1, L_0x1d12a50, v0x1d0e3d0_0, C4<1>, C4<1>;
L_0x1d12c50 .functor OR 1, L_0x1d12590, L_0x1d12b90, C4<0>, C4<0>;
L_0x1d12da0 .functor BUFZ 1, L_0x1d12c50, C4<0>, C4<0>, C4<0>;
L_0x1d12eb0 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
L_0x1d12f70 .functor OR 1, L_0x1d12eb0, v0x1d0e510_0, C4<0>, C4<0>;
L_0x1d13030 .functor AND 1, v0x1d0e3d0_0, L_0x1d12f70, C4<1>, C4<1>;
L_0x1d13150 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1d132d0 .functor OR 1, L_0x1d13150, v0x1d0e330_0, C4<0>, C4<0>;
L_0x1d133b0 .functor AND 1, L_0x1d13030, L_0x1d132d0, C4<1>, C4<1>;
L_0x1d134c0 .functor NOT 1, v0x1d0e290_0, C4<0>, C4<0>, C4<0>;
L_0x1d13340 .functor OR 1, L_0x1d134c0, v0x1d0e510_0, C4<0>, C4<0>;
L_0x1d13600 .functor AND 1, v0x1d0e3d0_0, L_0x1d13340, C4<1>, C4<1>;
L_0x1d13750 .functor XNOR 1, L_0x1d133b0, L_0x1d13600, C4<0>, C4<0>;
v0x1d0ec20_0 .net *"_ivl_0", 0 0, L_0x1d12590;  1 drivers
v0x1d0ed00_0 .net *"_ivl_14", 0 0, L_0x1d12eb0;  1 drivers
v0x1d0ede0_0 .net *"_ivl_16", 0 0, L_0x1d12f70;  1 drivers
v0x1d0eed0_0 .net *"_ivl_18", 0 0, L_0x1d13030;  1 drivers
v0x1d0efb0_0 .net *"_ivl_2", 0 0, L_0x1d12840;  1 drivers
v0x1d0f0e0_0 .net *"_ivl_20", 0 0, L_0x1d13150;  1 drivers
v0x1d0f1c0_0 .net *"_ivl_22", 0 0, L_0x1d132d0;  1 drivers
v0x1d0f2a0_0 .net *"_ivl_26", 0 0, L_0x1d134c0;  1 drivers
v0x1d0f380_0 .net *"_ivl_28", 0 0, L_0x1d13340;  1 drivers
v0x1d0f4f0_0 .net *"_ivl_32", 0 0, L_0x1d13750;  1 drivers
L_0x7f32b1649060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d0f5b0_0 .net *"_ivl_34", 0 0, L_0x7f32b1649060;  1 drivers
v0x1d0f690_0 .net *"_ivl_4", 0 0, L_0x1d128d0;  1 drivers
v0x1d0f770_0 .net *"_ivl_6", 0 0, L_0x1d12a50;  1 drivers
v0x1d0f850_0 .net *"_ivl_8", 0 0, L_0x1d12b90;  1 drivers
v0x1d0f930_0 .net "a", 0 0, v0x1d0e290_0;  alias, 1 drivers
v0x1d0f9d0_0 .net "b", 0 0, v0x1d0e330_0;  alias, 1 drivers
v0x1d0fac0_0 .net "c", 0 0, v0x1d0e3d0_0;  alias, 1 drivers
v0x1d0fcc0_0 .net "d", 0 0, v0x1d0e510_0;  alias, 1 drivers
v0x1d0fdb0_0 .net "out_pos", 0 0, L_0x1d13860;  alias, 1 drivers
v0x1d0fe70_0 .net "out_sop", 0 0, L_0x1d12da0;  alias, 1 drivers
v0x1d0ff30_0 .net "pos0", 0 0, L_0x1d133b0;  1 drivers
v0x1d0fff0_0 .net "pos1", 0 0, L_0x1d13600;  1 drivers
v0x1d100b0_0 .net "sop", 0 0, L_0x1d12c50;  1 drivers
L_0x1d13860 .functor MUXZ 1, L_0x7f32b1649060, L_0x1d133b0, L_0x1d13750, C4<>;
S_0x1d10230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cb6320;
 .timescale -12 -12;
E_0x1cb29f0 .event anyedge, v0x1d11020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d11020_0;
    %nor/r;
    %assign/vec4 v0x1d11020_0, 0;
    %wait E_0x1cb29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d0d760;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d0e6a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d0d760;
T_4 ;
    %wait E_0x1cc9040;
    %load/vec4 v0x1d0e740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d0e600_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d0d760;
T_5 ;
    %wait E_0x1cc8ee0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %wait E_0x1cc8ee0;
    %load/vec4 v0x1d0e600_0;
    %store/vec4 v0x1d0e6a0_0, 0, 1;
    %fork t_1, S_0x1d0da90;
    %jmp t_0;
    .scope S_0x1d0da90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d0dcd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d0dcd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cc8ee0;
    %load/vec4 v0x1d0dcd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d0dcd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d0dcd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d0d760;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc9040;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d0e510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %assign/vec4 v0x1d0e290_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d0e600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d0e6a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cb6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d10bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d11020_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cb6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d10bc0_0;
    %inv;
    %store/vec4 v0x1d10bc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cb6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d0e470_0, v0x1d112a0_0, v0x1d109e0_0, v0x1d10a80_0, v0x1d10b20_0, v0x1d10c60_0, v0x1d10ee0_0, v0x1d10e40_0, v0x1d10da0_0, v0x1d10d00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cb6320;
T_9 ;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cb6320;
T_10 ;
    %wait E_0x1cc9040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
    %load/vec4 v0x1d111d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10f80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d10ee0_0;
    %load/vec4 v0x1d10ee0_0;
    %load/vec4 v0x1d10e40_0;
    %xor;
    %load/vec4 v0x1d10ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d10da0_0;
    %load/vec4 v0x1d10da0_0;
    %load/vec4 v0x1d10d00_0;
    %xor;
    %load/vec4 v0x1d10da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d10f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10f80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response51/top_module.sv";
