// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="init_memory_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.375000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module init_memory_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_points_in_dout,
        data_points_in_empty_n,
        data_points_in_read,
        centres_in_dout,
        centres_in_empty_n,
        centres_in_read,
        data_points_out_req_din,
        data_points_out_req_full_n,
        data_points_out_req_write,
        data_points_out_rsp_empty_n,
        data_points_out_rsp_read,
        data_points_out_address,
        data_points_out_datain,
        data_points_out_dataout,
        data_points_out_size,
        centres_out_req_din,
        centres_out_req_full_n,
        centres_out_req_write,
        centres_out_rsp_empty_n,
        centres_out_rsp_read,
        centres_out_address,
        centres_out_datain,
        centres_out_dataout,
        centres_out_size,
        n,
        k_V
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] data_points_in_dout;
input   data_points_in_empty_n;
output   data_points_in_read;
input  [31:0] centres_in_dout;
input   centres_in_empty_n;
output   centres_in_read;
output   data_points_out_req_din;
input   data_points_out_req_full_n;
output   data_points_out_req_write;
input   data_points_out_rsp_empty_n;
output   data_points_out_rsp_read;
output  [31:0] data_points_out_address;
input  [31:0] data_points_out_datain;
output  [31:0] data_points_out_dataout;
output  [31:0] data_points_out_size;
output   centres_out_req_din;
input   centres_out_req_full_n;
output   centres_out_req_write;
input   centres_out_rsp_empty_n;
output   centres_out_rsp_read;
output  [31:0] centres_out_address;
input  [31:0] centres_out_datain;
output  [31:0] centres_out_dataout;
output  [31:0] centres_out_size;
input  [31:0] n;
input  [7:0] k_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_points_in_read;
reg centres_in_read;
reg data_points_out_req_din;
reg data_points_out_req_write;
reg centres_out_req_din;
reg centres_out_req_write;
reg   [3:0] ap_CS_fsm = 4'b0000;
reg   [5:0] indvar_reg_252;
reg   [31:0] indvars_iv_reg_263;
reg   [7:0] t_V_reg_275;
reg   [31:0] c_2_reg_287;
reg   [9:0] indvar9_reg_299;
wire   [31:0] lim_fu_320_p2;
reg   [31:0] lim_reg_508;
wire   [31:0] c_5_fu_331_p2;
reg   [31:0] c_5_reg_516;
wire   [0:0] tmp_1_fu_326_p2;
wire   [5:0] ii_1_fu_343_p2;
wire   [0:0] exitcond1_fu_337_p2;
reg    ap_sig_bdd_94;
wire   [31:0] tmp_2_fu_354_p2;
reg   [31:0] data_points_out_addr_reg_534;
wire   [0:0] exitcond2_fu_370_p2;
reg   [0:0] exitcond2_reg_539;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_539_pp0_it1;
reg    ap_sig_bdd_116;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [5:0] indvar_next_fu_376_p2;
wire   [0:0] isIter0_fu_387_p2;
reg   [0:0] isIter0_reg_553;
reg   [0:0] ap_reg_ppstg_isIter0_reg_553_pp0_it1;
wire   [31:0] p_buffer_q0;
reg   [31:0] p_buffer_load_reg_557;
wire   [31:0] indvars_iv_next1_fu_393_p2;
wire   [0:0] tmp_3_fu_399_p2;
reg   [0:0] tmp_3_reg_567;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_sig_bdd_152;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [7:0] i_V_fu_404_p2;
reg   [7:0] i_V_reg_571;
wire   [31:0] c_4_fu_410_p2;
reg   [31:0] c_4_reg_576;
wire   [10:0] tmp_6_fu_432_p2;
reg   [10:0] tmp_6_reg_581;
wire   [0:0] exitcond_3_fu_443_p2;
reg   [0:0] exitcond_3_reg_587;
wire   [0:0] tmp_4_fu_448_p2;
reg   [0:0] tmp_4_reg_591;
wire   [31:0] indvars_iv_next_fu_453_p2;
reg   [31:0] indvars_iv_next_reg_595;
wire   [0:0] exitcond_fu_479_p2;
reg   [0:0] exitcond_reg_600;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_600_pp2_it1;
reg    ap_sig_bdd_197;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
wire   [9:0] indvar_next1_fu_485_p2;
reg   [9:0] indvar_next1_reg_604;
wire   [0:0] isIter_fu_496_p2;
reg   [0:0] isIter_reg_614;
reg   [0:0] ap_reg_ppstg_isIter_reg_614_pp2_it1;
wire   [31:0] c_buffer_q0;
reg   [31:0] c_buffer_load_reg_618;
reg   [5:0] p_buffer_address0;
reg    p_buffer_ce0;
reg    p_buffer_we0;
wire   [31:0] p_buffer_d0;
reg   [9:0] c_buffer_address0;
reg    c_buffer_ce0;
reg    c_buffer_we0;
wire   [31:0] c_buffer_d0;
reg   [31:0] indvars_iv1_reg_207;
reg   [31:0] c_reg_219;
reg   [31:0] c_1_reg_231;
reg   [5:0] ii_reg_241;
reg   [7:0] t_V_phi_fu_279_p4;
reg   [31:0] c_2_phi_fu_291_p4;
reg   [9:0] indvar9_phi_fu_303_p6;
wire   [63:0] tmp_s_fu_349_p1;
wire   [63:0] tmp_9_fu_382_p1;
wire   [63:0] tmp_6_cast_fu_438_p1;
wire   [63:0] tmp_12_1_cast_fu_464_p1;
wire   [63:0] tmp_12_2_cast_fu_474_p1;
wire   [63:0] tmp_8_fu_491_p1;
wire   [63:0] tmp_7_fu_360_p1;
wire   [31:0] tmp_5_fu_314_p2;
wire   [9:0] p_shl1_fu_420_p3;
wire   [10:0] p_shl1_cast_fu_428_p1;
wire   [10:0] tmp_5_cast1_fu_416_p1;
wire   [10:0] tmp_12_1_fu_459_p2;
wire   [10:0] tmp_12_2_fu_469_p2;
reg   [3:0] ap_NS_fsm;
reg   [1:0] ap_reg_ppexitbr_pp1;
reg    ap_sig_bdd_231;
reg    ap_sig_bdd_238;
reg    ap_sig_bdd_523;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b0000;
parameter    ap_ST_st2_fsm_1 = 4'b1;
parameter    ap_ST_st3_fsm_2 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_3 = 4'b11;
parameter    ap_ST_st7_fsm_4 = 4'b100;
parameter    ap_ST_pp1_stg0_fsm_5 = 4'b101;
parameter    ap_ST_pp1_stg1_fsm_6 = 4'b110;
parameter    ap_ST_pp1_stg2_fsm_7 = 4'b111;
parameter    ap_ST_st12_fsm_8 = 4'b1000;
parameter    ap_ST_pp2_stg0_fsm_9 = 4'b1001;
parameter    ap_ST_st16_fsm_10 = 4'b1010;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_300 = 32'b1100000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv6_30 = 6'b110000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv10_300 = 10'b1100000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_true = 1'b1;


init_memory_top_p_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
p_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( p_buffer_address0 ),
    .ce0( p_buffer_ce0 ),
    .we0( p_buffer_we0 ),
    .d0( p_buffer_d0 ),
    .q0( p_buffer_q0 )
);

init_memory_top_c_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
c_buffer_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( c_buffer_address0 ),
    .ce0( c_buffer_ce0 ),
    .we0( c_buffer_we0 ),
    .d0( c_buffer_d0 ),
    .q0( c_buffer_q0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_370_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & (ap_const_lv1_0 == exitcond2_fu_370_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_370_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm) & (((ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_lv1_0 == exitcond_3_reg_587)) | ~(ap_const_lv1_0 == tmp_3_reg_567) | ((ap_const_lv1_0 == tmp_3_reg_567) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & ~(ap_const_lv1_0 == tmp_4_reg_591))))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if ((~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm))) begin
            ap_reg_ppiten_pp1_it1 <= ap_reg_ppiten_pp1_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == exitcond_fu_479_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (~(ap_const_lv1_0 == tmp_3_reg_567) | ((ap_const_lv1_0 == tmp_3_reg_567) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & ~(ap_const_lv1_0 == tmp_4_reg_591))))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (~(ap_const_lv1_0 == tmp_3_reg_567) | ((ap_const_lv1_0 == tmp_3_reg_567) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & ~(ap_const_lv1_0 == tmp_4_reg_591)))) | ((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == exitcond_fu_479_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (~(ap_const_lv1_0 == tmp_3_reg_567) | ((ap_const_lv1_0 == tmp_3_reg_567) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & ~(ap_const_lv1_0 == tmp_4_reg_591))))) begin
            ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_523) begin
        if (ap_sig_bdd_238) begin
            ap_reg_ppexitbr_pp1[0] <= 1'b1;
        end else if (ap_sig_bdd_231) begin
            ap_reg_ppexitbr_pp1[0] <= 1'b0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_337_p2) & ~ap_sig_bdd_94)) begin
        c_1_reg_231 <= tmp_2_fu_354_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        c_1_reg_231 <= c_reg_219;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        c_2_reg_287 <= ap_const_lv32_0;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & (ap_const_lv1_0 == tmp_4_reg_591))) begin
        c_2_reg_287 <= indvars_iv_reg_263;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        c_reg_219 <= ap_const_lv32_0;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        c_reg_219 <= c_5_reg_516;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_337_p2) & ~ap_sig_bdd_94)) begin
        ii_reg_241 <= ii_1_fu_343_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        ii_reg_241 <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == tmp_3_fu_399_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & ~(ap_const_lv1_0 == exitcond_3_fu_443_p2) & ~(ap_const_lv1_0 == tmp_4_fu_448_p2)))) begin
        indvar9_reg_299 <= ap_const_lv10_0;
    end else if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & (ap_const_lv1_0 == exitcond_reg_600))) begin
        indvar9_reg_299 <= indvar_next1_reg_604;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2))) begin
        indvar_reg_252 <= ap_const_lv6_0;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & (ap_const_lv1_0 == exitcond2_fu_370_p2))) begin
        indvar_reg_252 <= indvar_next_fu_376_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvars_iv1_reg_207 <= ap_const_lv32_30;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        indvars_iv1_reg_207 <= indvars_iv_next1_fu_393_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        indvars_iv_reg_263 <= ap_const_lv32_3;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & (ap_const_lv1_0 == tmp_4_reg_591))) begin
        indvars_iv_reg_263 <= indvars_iv_next_reg_595;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        t_V_reg_275 <= ap_const_lv8_0;
    end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & (ap_const_lv1_0 == tmp_4_reg_591))) begin
        t_V_reg_275 <= i_V_reg_571;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
        ap_reg_ppstg_exitcond2_reg_539_pp0_it1 <= exitcond2_reg_539;
        ap_reg_ppstg_isIter0_reg_553_pp0_it1 <= isIter0_reg_553;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)))) begin
        ap_reg_ppstg_exitcond_reg_600_pp2_it1 <= exitcond_reg_600;
        ap_reg_ppstg_isIter_reg_614_pp2_it1 <= isIter_reg_614;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == tmp_3_fu_399_p2))) begin
        c_4_reg_576 <= c_4_fu_410_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_1_fu_326_p2 == ap_const_lv1_0))) begin
        c_5_reg_516 <= c_5_fu_331_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & (ap_const_lv1_0 == exitcond_reg_600))) begin
        c_buffer_load_reg_618 <= c_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2))) begin
        data_points_out_addr_reg_534 <= tmp_7_fu_360_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
        exitcond2_reg_539 <= exitcond2_fu_370_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152))) begin
        exitcond_3_reg_587 <= exitcond_3_fu_443_p2;
        tmp_6_reg_581 <= tmp_6_fu_432_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)))) begin
        exitcond_reg_600 <= exitcond_fu_479_p2;
        indvar_next1_reg_604 <= indvar_next1_fu_485_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        i_V_reg_571 <= i_V_fu_404_p2;
        tmp_3_reg_567 <= tmp_3_fu_399_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & ~(ap_const_lv1_0 == exitcond_3_fu_443_p2) & (ap_const_lv1_0 == tmp_4_fu_448_p2))) begin
        indvars_iv_next_reg_595 <= indvars_iv_next_fu_453_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & (ap_const_lv1_0 == exitcond2_fu_370_p2))) begin
        isIter0_reg_553 <= isIter0_fu_387_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & (ap_const_lv1_0 == exitcond_fu_479_p2))) begin
        isIter_reg_614 <= isIter_fu_496_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        lim_reg_508 <= lim_fu_320_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & (ap_const_lv1_0 == exitcond2_reg_539))) begin
        p_buffer_load_reg_557 <= p_buffer_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & ~(ap_const_lv1_0 == exitcond_3_fu_443_p2))) begin
        tmp_4_reg_591 <= tmp_4_fu_448_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st16_fsm_10 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st16_fsm_10 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// c_2_phi_fu_291_p4 assign process. ///
always @ (ap_CS_fsm or indvars_iv_reg_263 or c_2_reg_287 or tmp_3_reg_567 or ap_reg_ppiten_pp1_it1 or exitcond_3_reg_587 or tmp_4_reg_591)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & (ap_const_lv1_0 == tmp_4_reg_591))) begin
        c_2_phi_fu_291_p4 = indvars_iv_reg_263;
    end else begin
        c_2_phi_fu_291_p4 = c_2_reg_287;
    end
end

/// c_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp2_it0 or tmp_6_cast_fu_438_p1 or tmp_12_1_cast_fu_464_p1 or tmp_12_2_cast_fu_474_p1 or tmp_8_fu_491_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        c_buffer_address0 = tmp_12_2_cast_fu_474_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm))) begin
        c_buffer_address0 = tmp_12_1_cast_fu_464_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm))) begin
        c_buffer_address0 = tmp_6_cast_fu_438_p1;
    end else if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        c_buffer_address0 = tmp_8_fu_491_p1;
    end else begin
        c_buffer_address0 = 'bx;
    end
end

/// c_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_152 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_197 or ap_reg_ppiten_pp2_it2)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152)) | ((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2))) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm)))) begin
        c_buffer_ce0 = ap_const_logic_1;
    end else begin
        c_buffer_ce0 = ap_const_logic_0;
    end
end

/// c_buffer_we0 assign process. ///
always @ (ap_CS_fsm or tmp_3_reg_567 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_152 or ap_reg_ppiten_pp1_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm)) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        c_buffer_we0 = ap_const_logic_1;
    end else begin
        c_buffer_we0 = ap_const_logic_0;
    end
end

/// centres_in_read assign process. ///
always @ (ap_CS_fsm or centres_in_empty_n or tmp_3_reg_567 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_152 or ap_reg_ppiten_pp1_it1)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_ST_pp1_stg1_fsm_6 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv1_0 == tmp_3_reg_567) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152) & (ap_ST_pp1_stg2_fsm_7 == ap_CS_fsm)) | ((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) | ((ap_ST_st12_fsm_8 == ap_CS_fsm) & ~(centres_in_empty_n == ap_const_logic_0)))) begin
        centres_in_read = ap_const_logic_1;
    end else begin
        centres_in_read = ap_const_logic_0;
    end
end

/// centres_out_req_din assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_600_pp2_it1 or ap_sig_bdd_197 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_isIter_reg_614_pp2_it1)
begin
    if ((((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_600_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_614_pp2_it1)) | ((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_600_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2))))) begin
        centres_out_req_din = ap_const_logic_1;
    end else begin
        centres_out_req_din = ap_const_logic_0;
    end
end

/// centres_out_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond_reg_600_pp2_it1 or ap_sig_bdd_197 or ap_reg_ppiten_pp2_it2 or ap_reg_ppstg_isIter_reg_614_pp2_it1)
begin
    if ((((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_600_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter_reg_614_pp2_it1)) | ((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_600_pp2_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2))))) begin
        centres_out_req_write = ap_const_logic_1;
    end else begin
        centres_out_req_write = ap_const_logic_0;
    end
end

/// data_points_in_read assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_337_p2 or ap_sig_bdd_94)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_337_p2) & ~ap_sig_bdd_94)) begin
        data_points_in_read = ap_const_logic_1;
    end else begin
        data_points_in_read = ap_const_logic_0;
    end
end

/// data_points_out_req_din assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond2_reg_539_pp0_it1 or ap_sig_bdd_116 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_isIter0_reg_553_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_539_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter0_reg_553_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_539_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        data_points_out_req_din = ap_const_logic_1;
    end else begin
        data_points_out_req_din = ap_const_logic_0;
    end
end

/// data_points_out_req_write assign process. ///
always @ (ap_CS_fsm or ap_reg_ppstg_exitcond2_reg_539_pp0_it1 or ap_sig_bdd_116 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_isIter0_reg_553_pp0_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_539_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == ap_reg_ppstg_isIter0_reg_553_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_539_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        data_points_out_req_write = ap_const_logic_1;
    end else begin
        data_points_out_req_write = ap_const_logic_0;
    end
end

/// indvar9_phi_fu_303_p6 assign process. ///
always @ (ap_CS_fsm or indvar9_reg_299 or exitcond_reg_600 or ap_reg_ppiten_pp2_it1 or indvar_next1_reg_604)
begin
    if (((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_reg_600))) begin
        indvar9_phi_fu_303_p6 = indvar_next1_reg_604;
    end else begin
        indvar9_phi_fu_303_p6 = indvar9_reg_299;
    end
end

/// p_buffer_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or tmp_s_fu_349_p1 or tmp_9_fu_382_p1)
begin
    if ((ap_ST_st3_fsm_2 == ap_CS_fsm)) begin
        p_buffer_address0 = tmp_s_fu_349_p1;
    end else if (((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        p_buffer_address0 = tmp_9_fu_382_p1;
    end else begin
        p_buffer_address0 = 'bx;
    end
end

/// p_buffer_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_94 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_116 or ap_reg_ppiten_pp0_it2)
begin
    if ((((ap_ST_st3_fsm_2 == ap_CS_fsm) & ~ap_sig_bdd_94) | ((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_buffer_ce0 = ap_const_logic_1;
    end else begin
        p_buffer_ce0 = ap_const_logic_0;
    end
end

/// p_buffer_we0 assign process. ///
always @ (ap_CS_fsm or exitcond1_fu_337_p2 or ap_sig_bdd_94)
begin
    if (((ap_ST_st3_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond1_fu_337_p2) & ~ap_sig_bdd_94)) begin
        p_buffer_we0 = ap_const_logic_1;
    end else begin
        p_buffer_we0 = ap_const_logic_0;
    end
end

/// t_V_phi_fu_279_p4 assign process. ///
always @ (ap_CS_fsm or t_V_reg_275 or tmp_3_reg_567 or ap_reg_ppiten_pp1_it1 or i_V_reg_571 or exitcond_3_reg_587 or tmp_4_reg_591)
begin
    if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & (ap_const_lv1_0 == tmp_4_reg_591))) begin
        t_V_phi_fu_279_p4 = i_V_reg_571;
    end else begin
        t_V_phi_fu_279_p4 = t_V_reg_275;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_1_fu_326_p2 or exitcond1_fu_337_p2 or ap_sig_bdd_94 or exitcond2_fu_370_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_116 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_152 or ap_reg_ppiten_pp1_it1 or exitcond_fu_479_p2 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_sig_bdd_197 or ap_reg_ppiten_pp2_it2 or ap_reg_ppexitbr_pp1)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_1_fu_326_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end
        ap_ST_st3_fsm_2 : 
            if ((~ap_sig_bdd_94 & ~(ap_const_lv1_0 == exitcond1_fu_337_p2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if (((ap_const_lv1_0 == exitcond1_fu_337_p2) & ~ap_sig_bdd_94)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_3 : 
            if ((~((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_370_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_ST_pp0_stg0_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_116 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) & ~(ap_const_lv1_0 == exitcond2_fu_370_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        ap_ST_st7_fsm_4 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        ap_ST_pp1_stg0_fsm_5 : 
            if ((~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0)))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_6;
            end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_reg_ppexitbr_pp1 == ap_const_lv2_1))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_9;
            end else if (((ap_ST_pp1_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_152 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_lv2_0 == ap_reg_ppexitbr_pp1))) begin
                ap_NS_fsm = ap_ST_st12_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end
        ap_ST_pp1_stg1_fsm_6 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152)) begin
                ap_NS_fsm = ap_ST_pp1_stg2_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_6;
            end
        ap_ST_pp1_stg2_fsm_7 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152)) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg2_fsm_7;
            end
        ap_ST_pp2_stg0_fsm_9 : 
            if ((~((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_9;
            end else if ((((ap_ST_pp2_stg0_fsm_9 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_197 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it2)) & ~(ap_const_lv1_0 == exitcond_fu_479_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_st16_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_9;
            end
        ap_ST_st16_fsm_10 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_116 assign process. ///
always @ (data_points_out_req_full_n or ap_reg_ppstg_exitcond2_reg_539_pp0_it1)
begin
    ap_sig_bdd_116 = ((data_points_out_req_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_reg_539_pp0_it1));
end

/// ap_sig_bdd_152 assign process. ///
always @ (centres_in_empty_n or tmp_3_reg_567)
begin
    ap_sig_bdd_152 = ((centres_in_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_3_reg_567));
end

/// ap_sig_bdd_197 assign process. ///
always @ (centres_out_req_full_n or ap_reg_ppstg_exitcond_reg_600_pp2_it1)
begin
    ap_sig_bdd_197 = ((centres_out_req_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_600_pp2_it1));
end

/// ap_sig_bdd_231 assign process. ///
always @ (tmp_3_reg_567 or exitcond_3_reg_587)
begin
    ap_sig_bdd_231 = ((ap_const_lv1_0 == tmp_3_reg_567) & (ap_const_lv1_0 == exitcond_3_reg_587));
end

/// ap_sig_bdd_238 assign process. ///
always @ (tmp_3_reg_567 or exitcond_3_reg_587 or tmp_4_reg_591)
begin
    ap_sig_bdd_238 = (~(ap_const_lv1_0 == tmp_3_reg_567) | ((ap_const_lv1_0 == tmp_3_reg_567) & ~(ap_const_lv1_0 == exitcond_3_reg_587) & ~(ap_const_lv1_0 == tmp_4_reg_591)));
end

/// ap_sig_bdd_523 assign process. ///
always @ (ap_reg_ppiten_pp1_it0 or ap_sig_bdd_152)
begin
    ap_sig_bdd_523 = ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ap_sig_bdd_152));
end

/// ap_sig_bdd_94 assign process. ///
always @ (data_points_in_empty_n or exitcond1_fu_337_p2)
begin
    ap_sig_bdd_94 = ((data_points_in_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == exitcond1_fu_337_p2));
end
assign c_4_fu_410_p2 = (c_2_phi_fu_291_p4 + ap_const_lv32_3);
assign c_5_fu_331_p2 = (c_reg_219 + ap_const_lv32_30);
assign c_buffer_d0 = centres_in_dout;
assign centres_out_address = ap_const_lv32_0;
assign centres_out_dataout = c_buffer_load_reg_618;
assign centres_out_rsp_read = ap_const_logic_0;
assign centres_out_size = ap_const_lv32_300;
assign data_points_out_address = data_points_out_addr_reg_534;
assign data_points_out_dataout = p_buffer_load_reg_557;
assign data_points_out_rsp_read = ap_const_logic_0;
assign data_points_out_size = ap_const_lv32_30;
assign exitcond1_fu_337_p2 = (c_1_reg_231 == indvars_iv1_reg_207? 1'b1: 1'b0);
assign exitcond2_fu_370_p2 = (indvar_reg_252 == ap_const_lv6_30? 1'b1: 1'b0);
assign exitcond_3_fu_443_p2 = (c_4_reg_576 == indvars_iv_reg_263? 1'b1: 1'b0);
assign exitcond_fu_479_p2 = (indvar9_phi_fu_303_p6 == ap_const_lv10_300? 1'b1: 1'b0);
assign i_V_fu_404_p2 = (t_V_phi_fu_279_p4 + ap_const_lv8_1);
assign ii_1_fu_343_p2 = (ii_reg_241 + ap_const_lv6_1);
assign indvar_next1_fu_485_p2 = (indvar9_phi_fu_303_p6 + ap_const_lv10_1);
assign indvar_next_fu_376_p2 = (indvar_reg_252 + ap_const_lv6_1);
assign indvars_iv_next1_fu_393_p2 = (indvars_iv1_reg_207 + ap_const_lv32_30);
assign indvars_iv_next_fu_453_p2 = (indvars_iv_reg_263 + ap_const_lv32_3);
assign isIter0_fu_387_p2 = (indvar_reg_252 == ap_const_lv6_0? 1'b1: 1'b0);
assign isIter_fu_496_p2 = (indvar9_phi_fu_303_p6 == ap_const_lv10_0? 1'b1: 1'b0);
assign lim_fu_320_p2 = (tmp_5_fu_314_p2 - n);
assign p_buffer_d0 = data_points_in_dout;
assign p_shl1_cast_fu_428_p1 = $unsigned(p_shl1_fu_420_p3);
assign p_shl1_fu_420_p3 = {{t_V_reg_275}, {ap_const_lv2_0}};
assign tmp_12_1_cast_fu_464_p1 = $signed(tmp_12_1_fu_459_p2);
assign tmp_12_1_fu_459_p2 = (tmp_6_reg_581 + ap_const_lv11_1);
assign tmp_12_2_cast_fu_474_p1 = $signed(tmp_12_2_fu_469_p2);
assign tmp_12_2_fu_469_p2 = (tmp_6_reg_581 + ap_const_lv11_2);
assign tmp_1_fu_326_p2 = (c_reg_219 > lim_reg_508? 1'b1: 1'b0);
assign tmp_2_fu_354_p2 = (c_1_reg_231 + ap_const_lv32_1);
assign tmp_3_fu_399_p2 = (t_V_phi_fu_279_p4 > k_V? 1'b1: 1'b0);
assign tmp_4_fu_448_p2 = (t_V_reg_275 == k_V? 1'b1: 1'b0);
assign tmp_5_cast1_fu_416_p1 = $unsigned(t_V_reg_275);
assign tmp_5_fu_314_p2 = n << ap_const_lv32_2;
assign tmp_6_cast_fu_438_p1 = $signed(tmp_6_fu_432_p2);
assign tmp_6_fu_432_p2 = (p_shl1_cast_fu_428_p1 - tmp_5_cast1_fu_416_p1);
assign tmp_7_fu_360_p1 = $unsigned(c_reg_219);
assign tmp_8_fu_491_p1 = $unsigned(indvar9_phi_fu_303_p6);
assign tmp_9_fu_382_p1 = $unsigned(indvar_reg_252);
assign tmp_s_fu_349_p1 = $unsigned(ii_reg_241);
always @ (posedge ap_clk)
begin
    ap_reg_ppexitbr_pp1[1] <= 1'b0;
end



endmodule //init_memory_top

