
             Lattice Mapping Report File for Design Module 'ALU'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     Proyecto2doParcial_impl1.ngd -o Proyecto2doParcial_impl1_map.ncd -pr
     Proyecto2doParcial_impl1.prf -mp Proyecto2doParcial_impl1.mrp -lpf C:/Users
     /asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1/Proyecto2doParcial_
     impl1_synplify.lpf -lpf C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doP
     arcial/Proyecto2doParcial.lpf -c 0 -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  10/29/18  20:45:20

Design Summary
--------------

   Number of registers:     72 out of  7209 (1%)
      PFU registers:           72 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       217 out of  3432 (6%)
      SLICEs as Logic/ROM:    217 out of  3432 (6%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         21 out of  3432 (1%)
   Number of LUT4s:        427 out of  6864 (6%)
      Number used as logic LUTs:        385
      Number used as distributed RAM:     0
      Number used as ripple logic:       42
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  13
     Net clk_0_c: 25 loads, 25 rising, 0 falling (Driver: OSCInst0 )

                                    Page 1




Design:  ALU                                           Date:  10/29/18  20:45:20

Design Summary (cont)
---------------------
     Net un2_sel_13: 1 loads, 1 rising, 0 falling (Driver: un2_sel_13 )
     Net un1_z_0_sqmuxa: 10 loads, 10 rising, 0 falling (Driver: un1_z_0_sqmuxa
     )
     Net proceso_bcd.un159_sel: 6 loads, 6 rising, 0 falling (Driver:
     un3_sum_resta_1 )
     Net division_p.un18_sel: 4 loads, 4 rising, 0 falling (Driver:
     division_p.un18_sel )
     Net un2_sel_9: 1 loads, 1 rising, 0 falling (Driver: un2_sel_9 )
     Net un2_sel_21: 1 loads, 1 rising, 0 falling (Driver: un2_sel_21 )
     Net un2_sel_18: 1 loads, 1 rising, 0 falling (Driver: un2_sel_18 )
     Net un2_sel_10: 1 loads, 1 rising, 0 falling (Driver: un2_sel_10 )
     Net un2_sel_12: 1 loads, 1 rising, 0 falling (Driver: un2_sel_12 )
     Net un2_sel_11: 1 loads, 1 rising, 0 falling (Driver: un2_sel_11 )
     Net un2_sel_19: 1 loads, 1 rising, 0 falling (Driver: un2_sel_19 )
     Net un2_sel_24_clk: 1 loads, 1 rising, 0 falling (Driver: un2_sel_24 )
   Number of Clock Enables:  1
     Net un2_sel_10_0: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net proceso_bcd.un261_sel merged into
     GSR:  12
   Number of LSRs:  17
     Net un2_sel_17: 2 loads, 2 LSLICEs
     Net un2_sel_13: 1 loads, 1 LSLICEs
     Net un2_sel_6_3: 5 loads, 5 LSLICEs
     Net un2_sel_9: 1 loads, 1 LSLICEs
     Net un2_sel_7: 2 loads, 2 LSLICEs
     Net un2_sel_21: 1 loads, 1 LSLICEs
     Net un2_sel_6: 2 loads, 2 LSLICEs
     Net un2_sel_18: 1 loads, 1 LSLICEs
     Net un2_sel_8: 2 loads, 2 LSLICEs
     Net un2_sel_10: 1 loads, 1 LSLICEs
     Net un2_sel_16: 2 loads, 2 LSLICEs
     Net un2_sel_12: 1 loads, 1 LSLICEs
     Net un2_sel_15: 2 loads, 2 LSLICEs
     Net un2_sel_11: 1 loads, 1 LSLICEs
     Net un2_sel_14: 2 loads, 2 LSLICEs
     Net un2_sel_19: 1 loads, 1 LSLICEs
     Net un2_sel_20: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c[0]: 48 loads
     Net sel_c[1]: 31 loads
     Net sel_c[3]: 24 loads
     Net sel_c[2]: 21 loads
     Net un2_sel_10_0: 20 loads
     Net un2_sel_6_3: 13 loads
     Net z[10]: 13 loads
     Net z[11]: 13 loads
     Net z[9]: 13 loads
     Net un3_sum_resta: 12 loads




   Number of warnings:  1
   Number of errors:    0
     

                                    Page 2




Design:  ALU                                           Date:  10/29/18  20:45:20


Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'proceso_bcd.un261_sel' to infer global
     GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk_0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[9]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[8]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[7]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| slog[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[6]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[5]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[4]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[3]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[2]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[1]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp[0]             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  ALU                                           Date:  10/29/18  20:45:20

IO (PIO) Attributes (cont)
--------------------------
| sel[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| b[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[9]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[8]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| a[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| mux[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal GND undriven or does not drive anything - clipped.
Signal cociente_s_0_S1[7] undriven or does not drive anything - clipped.
Signal cociente_s_0_COUT[7] undriven or does not drive anything - clipped.
Signal un1_a_8_cry_0_0_S0 undriven or does not drive anything - clipped.

                                    Page 4




Design:  ALU                                           Date:  10/29/18  20:45:20

Removed logic (cont)
--------------------
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_a_8_s_7_0_S1 undriven or does not drive anything - clipped.
Signal un1_a_8_s_7_0_COUT undriven or does not drive anything - clipped.
Signal division_p.residuo_2_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal division_p.residuo_2_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_3 undriven or does not drive anything - clipped.
Signal division_p.residuo_2_s_7_0_S1 undriven or does not drive anything -
     clipped.
Signal division_p.residuo_2_s_7_0_COUT undriven or does not drive anything -
     clipped.
Signal un1_slog_3_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_4 undriven or does not drive anything - clipped.
Signal un1_slog_3_s_9_0_S1 undriven or does not drive anything - clipped.
Signal un1_slog_3_s_9_0_COUT undriven or does not drive anything - clipped.
Signal cociente_cry_0_S0[0] undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE clk_0_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'proceso_bcd.un261_sel' of the design has been
        inferred as Global Set Reset (GSR). The reset signal used for GSR
        control is 'proceso_bcd.un261_sel'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

                                    Page 5




Design:  ALU                                           Date:  10/29/18  20:45:20

GSR Usage (cont)
----------------
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        
















































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
