
*** Running vivado
    with args -log design_1_adc_ctrl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adc_ctrl_0_1.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_adc_ctrl_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1313.027 ; gain = 0.023 ; free physical = 5065 ; free virtual = 11003
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_adc_ctrl_0_1
Command: synth_design -top design_1_adc_ctrl_0_1 -part xczu7ev-ffvc1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1042493
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.234 ; gain = 241.730 ; free physical = 261 ; free virtual = 5268
Synthesis current peak Physical Memory [PSS] (MB): peak = 1834.930; parent = 1690.666; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3559.414; parent = 2576.203; children = 983.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_ctrl_0_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_ctrl_0_1/synth/design_1_adc_ctrl_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'adc_ctrl' [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/new/adc_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/new/adc_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_ctrl_0_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_ctrl_0_1/synth/design_1_adc_ctrl_0_1.v:53]
WARNING: [Synth 8-3848] Net spi_csn in module/entity adc_ctrl does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/new/adc_ctrl.v:39]
WARNING: [Synth 8-3848] Net spi_clk in module/entity adc_ctrl does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/new/adc_ctrl.v:40]
WARNING: [Synth 8-3848] Net spi_sdio in module/entity adc_ctrl does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/new/adc_ctrl.v:41]
WARNING: [Synth 8-7129] Port led[3] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_csn in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_clk in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_sdio in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125p in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125n in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[15] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[14] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[13] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[12] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[11] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[10] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[9] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[8] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[7] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[6] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[5] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[4] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[3] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[2] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[1] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[0] in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog_en in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_en in module adc_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module adc_ctrl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2651.172 ; gain = 320.668 ; free physical = 373 ; free virtual = 5277
Synthesis current peak Physical Memory [PSS] (MB): peak = 1834.930; parent = 1690.666; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3634.383; parent = 2651.172; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2668.984 ; gain = 338.480 ; free physical = 332 ; free virtual = 5237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1834.930; parent = 1690.666; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3652.195; parent = 2668.984; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2668.984 ; gain = 338.480 ; free physical = 316 ; free virtual = 5220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1834.930; parent = 1690.666; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3652.195; parent = 2668.984; children = 983.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2668.984 ; gain = 0.000 ; free physical = 297 ; free virtual = 5202
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.891 ; gain = 0.000 ; free physical = 260 ; free virtual = 4950
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2813.703 ; gain = 23.812 ; free physical = 261 ; free virtual = 4945
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2813.703 ; gain = 483.199 ; free physical = 668 ; free virtual = 5115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1835.375; parent = 1691.111; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.898; parent = 2781.688; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2813.703 ; gain = 483.199 ; free physical = 668 ; free virtual = 5115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1835.375; parent = 1691.111; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.898; parent = 2781.688; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2813.703 ; gain = 483.199 ; free physical = 667 ; free virtual = 5114
Synthesis current peak Physical Memory [PSS] (MB): peak = 1835.375; parent = 1691.111; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.898; parent = 2781.688; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2813.703 ; gain = 483.199 ; free physical = 647 ; free virtual = 5096
Synthesis current peak Physical Memory [PSS] (MB): peak = 1835.375; parent = 1691.111; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.898; parent = 2781.688; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[3] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_csn in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_clk in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_sdio in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125p in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125n in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[15] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[14] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[13] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[12] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[11] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[10] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[9] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[8] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[7] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[6] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[5] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[4] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[3] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[2] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[1] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog[0] in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_prog_en in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_en in module design_1_adc_ctrl_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module design_1_adc_ctrl_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2813.703 ; gain = 483.199 ; free physical = 547 ; free virtual = 4999
Synthesis current peak Physical Memory [PSS] (MB): peak = 1835.375; parent = 1691.111; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.898; parent = 2781.688; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3219.047 ; gain = 888.543 ; free physical = 259 ; free virtual = 4692
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.513; parent = 2256.295; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4202.258; parent = 3219.047; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3219.047 ; gain = 888.543 ; free physical = 275 ; free virtual = 4694
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.583; parent = 2256.365; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4202.258; parent = 3219.047; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 3238.078 ; gain = 907.574 ; free physical = 282 ; free virtual = 4676
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.993; parent = 2256.775; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4221.289; parent = 3238.078; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 254 ; free virtual = 4505
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 259 ; free virtual = 4507
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 270 ; free virtual = 4500
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 266 ; free virtual = 4496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 259 ; free virtual = 4490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 255 ; free virtual = 4486
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.157; parent = 2256.939; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     8|
|3     |FDRE |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.016 ; gain = 913.512 ; free physical = 251 ; free virtual = 4482
Synthesis current peak Physical Memory [PSS] (MB): peak = 2401.187; parent = 2256.970; children = 144.264
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.227; parent = 3244.016; children = 983.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 3244.016 ; gain = 768.793 ; free physical = 287 ; free virtual = 4518
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 3244.023 ; gain = 913.512 ; free physical = 283 ; free virtual = 4514
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3249.953 ; gain = 0.000 ; free physical = 371 ; free virtual = 4602
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.684 ; gain = 0.000 ; free physical = 254 ; free virtual = 4485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 18dbb85c
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 3305.684 ; gain = 1992.656 ; free physical = 443 ; free virtual = 4674
INFO: [Common 17-1381] The checkpoint '/home/kali/blt_tech_challenge/blt_tech_challenge.runs/design_1_adc_ctrl_0_1_synth_1/design_1_adc_ctrl_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adc_ctrl_0_1, cache-ID = 6b5b343d7898c4a0
INFO: [Common 17-1381] The checkpoint '/home/kali/blt_tech_challenge/blt_tech_challenge.runs/design_1_adc_ctrl_0_1_synth_1/design_1_adc_ctrl_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adc_ctrl_0_1_utilization_synth.rpt -pb design_1_adc_ctrl_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 23:03:37 2023...
