unit soc;

interface

const
  PRO_CPU_NUM = 0;
  APP_CPU_NUM = 1;
  SOC_MAX_CONTIGUOUS_RAM_SIZE = $400000;
  DR_REG_DPORT_BASE = $3ff00000;
  DR_REG_AES_BASE = $3ff01000;
  DR_REG_RSA_BASE = $3ff02000;
  DR_REG_SHA_BASE = $3ff03000;
  DR_REG_FLASH_MMU_TABLE_PRO = $3ff10000;
  DR_REG_FLASH_MMU_TABLE_APP = $3ff12000;
  DR_REG_DPORT_END = $3ff13FFC;
  DR_REG_UART_BASE = $3ff40000;
  DR_REG_SPI1_BASE = $3ff42000;
  DR_REG_SPI0_BASE = $3ff43000;
  DR_REG_GPIO_BASE = $3ff44000;
  DR_REG_GPIO_SD_BASE = $3ff44f00;
  DR_REG_FE2_BASE = $3ff45000;
  DR_REG_FE_BASE = $3ff46000;
  DR_REG_FRC_TIMER_BASE = $3ff47000;
  DR_REG_RTCCNTL_BASE = $3ff48000;
  DR_REG_RTCIO_BASE = $3ff48400;
  DR_REG_SENS_BASE = $3ff48800;
  DR_REG_RTC_I2C_BASE = $3ff48C00;
  DR_REG_IO_MUX_BASE = $3ff49000;
  DR_REG_HINF_BASE = $3ff4B000;
  DR_REG_UHCI1_BASE = $3ff4C000;
  DR_REG_I2S_BASE = $3ff4F000;
  DR_REG_UART1_BASE = $3ff50000;
  DR_REG_BT_BASE = $3ff51000;
  DR_REG_I2C_EXT_BASE = $3ff53000;
  DR_REG_UHCI0_BASE = $3ff54000;
  DR_REG_SLCHOST_BASE = $3ff55000;
  DR_REG_RMT_BASE = $3ff56000;
  DR_REG_PCNT_BASE = $3ff57000;
  DR_REG_SLC_BASE = $3ff58000;
  DR_REG_LEDC_BASE = $3ff59000;
  DR_REG_EFUSE_BASE = $3ff5A000;
  DR_REG_SPI_ENCRYPT_BASE = $3ff5B000;
  DR_REG_NRX_BASE = $3ff5CC00;
  DR_REG_BB_BASE = $3ff5D000;
  DR_REG_PWM_BASE = $3ff5E000;
  DR_REG_TIMERGROUP0_BASE = $3ff5F000;
  DR_REG_TIMERGROUP1_BASE = $3ff60000;
  DR_REG_RTCMEM0_BASE = $3ff61000;
  DR_REG_RTCMEM1_BASE = $3ff62000;
  DR_REG_RTCMEM2_BASE = $3ff63000;
  DR_REG_SPI2_BASE = $3ff64000;
  DR_REG_SPI3_BASE = $3ff65000;
  DR_REG_SYSCON_BASE = $3ff66000;
  DR_REG_APB_CTRL_BASE = $3ff66000;
  DR_REG_I2C1_EXT_BASE = $3ff67000;
  DR_REG_SDMMC_BASE = $3ff68000;
  DR_REG_EMAC_BASE = $3ff69000;
  DR_REG_CAN_BASE = $3ff6B000;
  DR_REG_PWM1_BASE = $3ff6C000;
  DR_REG_I2S1_BASE = $3ff6D000;
  DR_REG_UART2_BASE = $3ff6E000;
  DR_REG_PWM2_BASE = $3ff6F000;
  DR_REG_PWM3_BASE = $3ff70000;
  PERIPHS_SPI_ENCRYPT_BASEADDR = DR_REG_SPI_ENCRYPT_BASE;
  APB_CLK_FREQ = 80000000;
  APB_CLK_FREQ_ROM = 26000000;
  CPU_CLK_FREQ_ROM = APB_CLK_FREQ_ROM;
  CPU_CLK_FREQ = APB_CLK_FREQ;
  REF_CLK_FREQ = 1000000;
  UART_CLK_FREQ = APB_CLK_FREQ;
  WDT_CLK_FREQ = APB_CLK_FREQ;
  TIMER_CLK_FREQ = 80000000 shr 4;
  SPI_CLK_DIV = 4;
  TICKS_PER_US_ROM = 26;
  GPIO_MATRIX_DELAY_NS = 25;
  SOC_DROM_LOW = $3F400000;
  SOC_DROM_HIGH = $3F800000;
  SOC_DRAM_LOW = $3FFAE000;
  SOC_DRAM_HIGH = $40000000;
  SOC_IROM_LOW = $400D0000;
  SOC_IROM_HIGH = $40400000;
  SOC_IROM_MASK_LOW = $40000000;
  SOC_IROM_MASK_HIGH = $40064F00;
  SOC_CACHE_PRO_LOW = $40070000;
  SOC_CACHE_PRO_HIGH = $40078000;
  SOC_CACHE_APP_LOW = $40078000;
  SOC_CACHE_APP_HIGH = $40080000;
  SOC_IRAM_LOW = $40080000;
  SOC_IRAM_HIGH = $400A0000;
  SOC_RTC_IRAM_LOW = $400C0000;
  SOC_RTC_IRAM_HIGH = $400C2000;
  SOC_RTC_DRAM_LOW = $3FF80000;
  SOC_RTC_DRAM_HIGH = $3FF82000;
  SOC_RTC_DATA_LOW = $50000000;
  SOC_RTC_DATA_HIGH = $50002000;
  SOC_EXTRAM_DATA_LOW = $3F800000;
  SOC_EXTRAM_DATA_HIGH = $3FC00000;
  SOC_DIRAM_IRAM_LOW = $400A0000;
  SOC_DIRAM_IRAM_HIGH = $400C0000;
  SOC_DIRAM_DRAM_LOW = $3FFE0000;
  SOC_DIRAM_DRAM_HIGH = $40000000;
  SOC_DIRAM_INVERTED = 1;
  SOC_DMA_LOW = $3FFAE000;
  SOC_DMA_HIGH = $40000000;
  SOC_BYTE_ACCESSIBLE_LOW = $3FF90000;
  SOC_BYTE_ACCESSIBLE_HIGH = $40000000;
  SOC_MEM_INTERNAL_LOW = $3FF90000;
  SOC_MEM_INTERNAL_HIGH = $400C2000;
  SOC_ROM_STACK_START = $3ffe3f20;
  ETS_WIFI_MAC_INTR_SOURCE = 0;
  ETS_WIFI_MAC_NMI_SOURCE = 1;
  ETS_WIFI_BB_INTR_SOURCE = 2;
  ETS_BT_MAC_INTR_SOURCE = 3;
  ETS_BT_BB_INTR_SOURCE = 4;
  ETS_BT_BB_NMI_SOURCE = 5;
  ETS_RWBT_INTR_SOURCE = 6;
  ETS_RWBLE_INTR_SOURCE = 7;
  ETS_RWBT_NMI_SOURCE = 8;
  ETS_RWBLE_NMI_SOURCE = 9;
  ETS_SLC0_INTR_SOURCE = 10;
  ETS_SLC1_INTR_SOURCE = 11;
  ETS_UHCI0_INTR_SOURCE = 12;
  ETS_UHCI1_INTR_SOURCE = 13;
  ETS_TG0_T0_LEVEL_INTR_SOURCE = 14;
  ETS_TG0_T1_LEVEL_INTR_SOURCE = 15;
  ETS_TG0_WDT_LEVEL_INTR_SOURCE = 16;
  ETS_TG0_LACT_LEVEL_INTR_SOURCE = 17;
  ETS_TG1_T0_LEVEL_INTR_SOURCE = 18;
  ETS_TG1_T1_LEVEL_INTR_SOURCE = 19;
  ETS_TG1_WDT_LEVEL_INTR_SOURCE = 20;
  ETS_TG1_LACT_LEVEL_INTR_SOURCE = 21;
  ETS_GPIO_INTR_SOURCE = 22;
  ETS_GPIO_NMI_SOURCE = 23;
  ETS_FROM_CPU_INTR0_SOURCE = 24;
  ETS_FROM_CPU_INTR1_SOURCE = 25;
  ETS_FROM_CPU_INTR2_SOURCE = 26;
  ETS_FROM_CPU_INTR3_SOURCE = 27;
  ETS_SPI0_INTR_SOURCE = 28;
  ETS_SPI1_INTR_SOURCE = 29;
  ETS_SPI2_INTR_SOURCE = 30;
  ETS_SPI3_INTR_SOURCE = 31;
  ETS_I2S0_INTR_SOURCE = 32;
  ETS_I2S1_INTR_SOURCE = 33;
  ETS_UART0_INTR_SOURCE = 34;
  ETS_UART1_INTR_SOURCE = 35;
  ETS_UART2_INTR_SOURCE = 36;
  ETS_SDIO_HOST_INTR_SOURCE = 37;
  ETS_ETH_MAC_INTR_SOURCE = 38;
  ETS_PWM0_INTR_SOURCE = 39;
  ETS_PWM1_INTR_SOURCE = 40;
  ETS_PWM2_INTR_SOURCE = 41;
  ETS_PWM3_INTR_SOURCE = 42;
  ETS_LEDC_INTR_SOURCE = 43;
  ETS_EFUSE_INTR_SOURCE = 44;
  ETS_CAN_INTR_SOURCE = 45;
  ETS_RTC_CORE_INTR_SOURCE = 46;
  ETS_RMT_INTR_SOURCE = 47;
  ETS_PCNT_INTR_SOURCE = 48;
  ETS_I2C_EXT0_INTR_SOURCE = 49;
  ETS_I2C_EXT1_INTR_SOURCE = 50;
  ETS_RSA_INTR_SOURCE = 51;
  ETS_SPI1_DMA_INTR_SOURCE = 52;
  ETS_SPI2_DMA_INTR_SOURCE = 53;
  ETS_SPI3_DMA_INTR_SOURCE = 54;
  ETS_WDT_INTR_SOURCE = 55;
  ETS_TIMER1_INTR_SOURCE = 56;
  ETS_TIMER2_INTR_SOURCE = 57;
  ETS_TG0_T0_EDGE_INTR_SOURCE = 58;
  ETS_TG0_T1_EDGE_INTR_SOURCE = 59;
  ETS_TG0_WDT_EDGE_INTR_SOURCE = 60;
  ETS_TG0_LACT_EDGE_INTR_SOURCE = 61;
  ETS_TG1_T0_EDGE_INTR_SOURCE = 62;
  ETS_TG1_T1_EDGE_INTR_SOURCE = 63;
  ETS_TG1_WDT_EDGE_INTR_SOURCE = 64;
  ETS_TG1_LACT_EDGE_INTR_SOURCE = 65;
  ETS_MMU_IA_INTR_SOURCE = 66;
  ETS_MPU_IA_INTR_SOURCE = 67;
  ETS_CACHE_IA_INTR_SOURCE = 68;
  ETS_MAX_INTR_SOURCE = 69;
  ETS_WMAC_INUM = 0;
  ETS_BT_HOST_INUM = 1;
  ETS_WBB_INUM = 4;
  ETS_TG0_T1_INUM = 10;
  ETS_FRC1_INUM = 22;
  ETS_T1_WDT_INUM = 24;
  ETS_CACHEERR_INUM = 25;
  ETS_DPORT_INUM = 28;
  ETS_SLC_INUM = 1;
  ETS_UART0_INUM = 5;
  ETS_UART1_INUM = 5;
  ETS_INVALID_INUM = 6;

implementation

end.
