<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="lattice_ecp3_fifo_18x1k" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2011 09 13 10:20:33.521" version="4.8" type="Module" synthesis="" source_format="VHDL">
  <Package>
		<File name="lattice_ecp3_fifo_18x1k.lpc" type="lpc" modified="2011 09 13 10:20:31.000"/>
		<File name="lattice_ecp3_fifo_18x1k.vhd" type="top_level_vhdl" modified="2011 09 13 10:20:31.000"/>
		<File name="lattice_ecp3_fifo_18x1k_tmpl.vhd" type="template_vhdl" modified="2011 09 13 10:20:31.000"/>
		<File name="tb_lattice_ecp3_fifo_18x1k_tmpl.vhd" type="testbench_vhdl" modified="2011 09 13 10:20:31.000"/>
  </Package>
</DiamondModule>
