#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jul 11 22:26:33 2023
# Process ID: 23280
# Current directory: C:/Users/samar/Downloads/Barrel_Shifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16936 C:\Users\samar\Downloads\Barrel_Shifter\Barrel_Shifter.xpr
# Log file: C:/Users/samar/Downloads/Barrel_Shifter/vivado.log
# Journal file: C:/Users/samar/Downloads/Barrel_Shifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ssoni/Barrel_Shifter' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Barrel_Shifter.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 811.125 ; gain = 154.617
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj shifter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-311] analyzing module mux2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sim_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
"xelab -wto 363f55796b6944f8b1f478b5bb8569c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_behav xil_defaultlib.shifter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 363f55796b6944f8b1f478b5bb8569c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_behav xil_defaultlib.shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2X1
Compiling module xil_defaultlib.shift
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.glbl
Built simulation snapshot shifter_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim/xsim.dir/shifter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim/xsim.dir/shifter_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 11 22:27:43 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 11 22:27:43 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 819.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_behav -key {Behavioral:sim_1:Functional:shifter} -tclbatch {shifter.tcl} -view {C:/Users/samar/Downloads/Barrel_Shifter/shifter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/samar/Downloads/Barrel_Shifter/shifter_behav.wcfg
source shifter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 << Starting the Simulation >>
Input=00000000, Control=000, Output=  0
Input=00000001, Control=001, Output=128
Input=00000001, Control=010, Output= 64
Input=00000001, Control=011, Output= 32
Input=00000001, Control=100, Output= 16
Input=00000001, Control=101, Output=  8
Input=00000001, Control=110, Output=  4
Input=00000001, Control=111, Output=  2
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 820.391 ; gain = 1.336
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 820.391 ; gain = 1.336
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Jul 11 22:28:58 2023] Launched synth_1...
Run output will be captured here: C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Tue Jul 11 22:29:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1094.699 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1173.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1173.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1174.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1308.184 ; gain = 463.445
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: shift
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.527 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shift' [C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2X1' [C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:63]
INFO: [Synth 8-6155] done synthesizing module 'mux2X1' (1#1) [C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:63]
INFO: [Synth 8-6155] done synthesizing module 'shift' (2#1) [C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.srcs/sources_1/new/shift.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.527 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.527 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.527 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.527 ; gain = 0.000
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2122.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2122.527 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj shifter_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
"xelab -wto 363f55796b6944f8b1f478b5bb8569c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_behav xil_defaultlib.shifter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 363f55796b6944f8b1f478b5bb8569c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shifter_behav xil_defaultlib.shifter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/samar/Downloads/Barrel_Shifter/Barrel_Shifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_behav -key {Behavioral:sim_1:Functional:shifter} -tclbatch {shifter.tcl} -view {C:/Users/samar/Downloads/Barrel_Shifter/shifter_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/samar/Downloads/Barrel_Shifter/shifter_behav.wcfg
source shifter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 << Starting the Simulation >>
Input=00000000, Control=000, Output=  0
Input=00000001, Control=001, Output=128
Input=00000001, Control=010, Output= 64
Input=00000001, Control=011, Output= 32
Input=00000001, Control=100, Output= 16
Input=00000001, Control=101, Output=  8
Input=00000001, Control=110, Output=  4
Input=00000001, Control=111, Output=  2
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.527 ; gain = 0.000
