Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Feb  5 09:22:51 2018
| Host         : corerain1 running 64-bit unknown
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 50 -input_pins -name timing_1 -file /home/yanxu.yang/corerain1/rainman_dev_opt_150_1/rainmanOS/rainman_board_v2_parallel/rainman_board_v2/timing_report.txt
| Design       : design_1_wrapper
| Device       : 7z045-fbg676
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report


1234455ssdfsd

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.177    -4441.879                  13548               359526        0.014        0.000                      0               359526        2.590        0.000                       0                218321  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.177    -4441.879                  13548               340763        0.014        0.000                      0               340763        2.590        0.000                       0                218321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.071        0.000                      0                18763        0.133        0.000                      0                18763  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        13548  Failing Endpoints,  Worst Slack       -1.177ns,  Total Violation    -4441.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 0.282ns (3.441%)  route 7.913ns (96.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 10.168 - 7.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.428     3.008    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X36Y107        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.282     3.290 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/Q
                         net (fo=16, routed)          7.913    11.203    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[17]
    SLICE_X102Y345       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.695    10.168    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X102Y345       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/CLK
                         clock pessimism              0.107    10.275    
                         clock uncertainty           -0.111    10.164    
    SLICE_X102Y345       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138    10.026    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 0.361ns (4.540%)  route 7.591ns (95.460%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 10.020 - 7.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553     3.133    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y149         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.308     3.441 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/Q
                         net (fo=264, routed)         7.336    10.777    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_180_182/ADDRA2
    SLICE_X58Y272                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_180_182/RAMA/RADR2
    SLICE_X58Y272        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053    10.830 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_180_182/RAMA/O
                         net (fo=1, routed)           0.255    11.085    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[180]
    SLICE_X58Y270        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.547    10.020    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X58Y270        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[180]/C
                         clock pessimism              0.107    10.127    
                         clock uncertainty           -0.111    10.016    
    SLICE_X58Y270        FDRE (Setup_fdre_C_D)       -0.009    10.007    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[180]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.435ns (5.475%)  route 7.510ns (94.525%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns = ( 10.019 - 7.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553     3.133    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y149         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.282     3.415 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/Q
                         net (fo=265, routed)         7.125    10.540    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/ADDRA1
    SLICE_X58Y273                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/RAMA/RADR1
    SLICE_X58Y273        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153    10.693 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/RAMA/O
                         net (fo=1, routed)           0.384    11.078    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[171]
    SLICE_X58Y271        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.546    10.019    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X58Y271        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/C
                         clock pessimism              0.107    10.126    
                         clock uncertainty           -0.111    10.015    
    SLICE_X58Y271        FDRE (Setup_fdre_C_D)       -0.007    10.008    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]
  -------------------------------------------------------------------
                         required time                         10.008    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.064ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[1].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/s_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 2.651ns (35.482%)  route 4.820ns (64.518%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    3.394ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.814     3.394    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[1].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y59         RAMB36E1                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[1].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y59         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     5.474 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[1].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=2, routed)           4.268     9.742    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK1[1].u_conv_output_buffer1/fifo/ram_1r1w/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0[170]
    SLICE_X61Y155                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK1[1].u_conv_output_buffer1/fifo/ram_1r1w/s_r[15]_i_6__27/I5
    SLICE_X61Y155        LUT6 (Prop_lut6_I5_O)        0.053     9.795 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK1[1].u_conv_output_buffer1/fifo/ram_1r1w/s_r[15]_i_6__27/O
                         net (fo=1, routed)           0.000     9.795    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/accu_1_vld_r_reg_18[3]
    SLICE_X61Y155                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[15]_i_1__230/S[3]
    SLICE_X61Y155        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233    10.028 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[15]_i_1__230/CO[3]
                         net (fo=1, routed)           0.000    10.028    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[15]_i_1__230_n_0
    SLICE_X61Y156                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[19]_i_1__230/CI
    SLICE_X61Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.086 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[19]_i_1__230/CO[3]
                         net (fo=1, routed)           0.000    10.086    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[19]_i_1__230_n_0
    SLICE_X61Y157                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[23]_i_1__230/CI
    SLICE_X61Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.144 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[23]_i_1__230/CO[3]
                         net (fo=1, routed)           0.000    10.144    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[23]_i_1__230_n_0
    SLICE_X61Y158                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[27]_i_1__230/CI
    SLICE_X61Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.202 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[27]_i_1__230/CO[3]
                         net (fo=1, routed)           0.000    10.202    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[27]_i_1__230_n_0
    SLICE_X61Y159                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[30]_i_1__230/CI
    SLICE_X61Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    10.260 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D/s_r_reg[30]_i_1__230/CO[3]
                         net (fo=1, routed)           0.552    10.812    design_1_i/engine_top_0/inst/conv_top_0/GENERATE_PARTIAL_ADD[13].partial_0/add/cm
    SLICE_X63Y163                                                     r  design_1_i/engine_top_0/inst/conv_top_0/add/sm0_inferred__12/I5
    SLICE_X63Y163        LUT6 (Prop_lut6_I5_O)        0.053    10.865 r  design_1_i/engine_top_0/inst/conv_top_0/add/sm0_inferred__12/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/p_0_in_12[31]
    SLICE_X63Y163        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/s_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.287     9.760    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/clk_mem
    SLICE_X63Y163        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/s_r_reg[31]/C
                         clock pessimism              0.117     9.877    
                         clock uncertainty           -0.111     9.766    
    SLICE_X63Y163        FDCE (Setup_fdce_C_D)        0.035     9.801    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_PARTIAL_ADD[13].partial_0/add/s_r_reg[31]
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                 -1.064    

Slack (VIOLATED) :        -1.053ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 0.246ns (3.201%)  route 7.439ns (96.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.205ns = ( 10.205 - 7.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.417     2.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X40Y118        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.246     3.243 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/Q
                         net (fo=117, routed)         7.439    10.682    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.732    10.205    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117    10.322    
                         clock uncertainty           -0.111    10.211    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.582     9.629    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 -1.053    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[5].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 0.269ns (3.332%)  route 7.804ns (96.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.487     3.067    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X31Y103        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.269     3.336 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/Q
                         net (fo=16, routed)          7.804    11.140    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[11]
    SLICE_X94Y337        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[5].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X94Y337        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[5].i_srl16e1/CLK
                         clock pessimism              0.107    10.263    
                         clock uncertainty           -0.111    10.152    
    SLICE_X94Y337        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    10.117    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[5].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.117    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                 -1.022    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 0.399ns (5.059%)  route 7.488ns (94.941%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 10.036 - 7.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.552     3.132    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/clk_mem
    SLICE_X5Y145         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDCE (Prop_fdce_C_Q)         0.246     3.378 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/Q
                         net (fo=263, routed)         7.120    10.498    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/ADDRA3
    SLICE_X46Y261                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/RAMA/RADR3
    SLICE_X46Y261        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.153    10.651 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_171_173/RAMA/O
                         net (fo=1, routed)           0.368    11.019    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[171]
    SLICE_X43Y259        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.563    10.036    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X43Y259        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]/C
                         clock pessimism              0.107    10.143    
                         clock uncertainty           -0.111    10.032    
    SLICE_X43Y259        FDRE (Setup_fdre_C_D)       -0.034     9.998    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[171]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.282ns (3.517%)  route 7.735ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 10.147 - 7.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.428     3.008    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X36Y107        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.282     3.290 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][24]/Q
                         net (fo=16, routed)          7.735    11.025    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[17]
    SLICE_X90Y338        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.674    10.147    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X90Y338        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1/CLK
                         clock pessimism              0.107    10.254    
                         clock uncertainty           -0.111    10.143    
    SLICE_X90Y338        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138    10.005    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                 -1.020    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 0.246ns (3.225%)  route 7.381ns (96.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 10.187 - 7.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.417     2.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X40Y118        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.246     3.243 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/Q
                         net (fo=117, routed)         7.381    10.624    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.714    10.187    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y4          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117    10.304    
                         clock uncertainty           -0.111    10.193    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.582     9.611    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -1.012ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[21].coef_reg_reg[21][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.269ns (3.440%)  route 7.550ns (96.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 9.857 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.420     3.000    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X57Y106        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[21].coef_reg_reg[21][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.269     3.269 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[21].coef_reg_reg[21][12]/Q
                         net (fo=16, routed)          7.550    10.819    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[5]
    SLICE_X158Y146       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.384     9.857    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X158Y146       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.117     9.974    
                         clock uncertainty           -0.111     9.863    
    SLICE_X158Y146       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056     9.807    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                 -1.012    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.777ns  (logic 0.282ns (3.626%)  route 7.495ns (96.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 10.167 - 7.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.688     3.268    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X16Y92         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_fdre_C_Q)         0.282     3.550 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/Q
                         net (fo=16, routed)          7.495    11.045    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[16]
    SLICE_X52Y345        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.694    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X52Y345        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.107    10.274    
                         clock uncertainty           -0.111    10.163    
    SLICE_X52Y345        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129    10.034    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[20].coef_reg_reg[20][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 0.308ns (3.763%)  route 7.877ns (96.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 10.227 - 7.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.410     2.990    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X78Y106        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[20].coef_reg_reg[20][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.308     3.298 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[20].coef_reg_reg[20][20]/Q
                         net (fo=17, routed)          7.877    11.175    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[13]
    SLICE_X160Y326       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.754    10.227    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X160Y326       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.107    10.334    
                         clock uncertainty           -0.111    10.223    
    SLICE_X160Y326       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -1.007ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.399ns (5.052%)  route 7.498ns (94.948%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 10.035 - 7.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.552     3.132    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/clk_mem
    SLICE_X5Y145         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDCE (Prop_fdce_C_Q)         0.246     3.378 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[3]/Q
                         net (fo=263, routed)         7.130    10.508    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_174_176/ADDRA3
    SLICE_X46Y263                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_174_176/RAMA/RADR3
    SLICE_X46Y263        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.153    10.661 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_174_176/RAMA/O
                         net (fo=1, routed)           0.368    11.029    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[174]
    SLICE_X42Y261        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.562    10.035    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X42Y261        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[174]/C
                         clock pessimism              0.107    10.142    
                         clock uncertainty           -0.111    10.031    
    SLICE_X42Y261        FDRE (Setup_fdre_C_D)       -0.009    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[174]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                 -1.007    

Slack (VIOLATED) :        -0.987ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 0.361ns (4.563%)  route 7.551ns (95.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 10.163 - 7.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.625     3.205    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/clk_mem
    SLICE_X38Y95         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.308     3.513 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/Q
                         net (fo=128, routed)         0.982     4.495    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1_n_0
    SLICE_X37Y115                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_28__14/I0
    SLICE_X37Y115        LUT2 (Prop_lut2_I0_O)        0.053     4.548 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_28__14/O
                         net (fo=12, routed)          6.569    11.117    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/A[4]
    SLICE_X108Y333       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.690    10.163    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/CLK
    SLICE_X108Y333       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[4]/C
                         clock pessimism              0.107    10.270    
                         clock uncertainty           -0.111    10.159    
    SLICE_X108Y333       FDRE (Setup_fdre_C_D)       -0.030    10.129    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                 -0.987    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.269ns (3.709%)  route 6.983ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns = ( 9.806 - 7.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.484     3.064    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X13Y117        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.269     3.333 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[7]/Q
                         net (fo=117, routed)         6.983    10.316    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X4Y27         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.333     9.806    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y27         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     9.923    
                         clock uncertainty           -0.111     9.812    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.479     9.333    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.333    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[6].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.361ns (4.576%)  route 7.529ns (95.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 10.172 - 7.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.625     3.205    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/clk_mem
    SLICE_X38Y95         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.308     3.513 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1/Q
                         net (fo=128, routed)         1.194     4.707    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__1_n_0
    SLICE_X49Y120                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_5__14/I0
    SLICE_X49Y120        LUT2 (Prop_lut2_I0_O)        0.053     4.760 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_5__14/O
                         net (fo=18, routed)          6.335    11.095    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/A[13]
    SLICE_X122Y336       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[6].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.699    10.172    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/CLK
    SLICE_X122Y336       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[6].i_srl16e1/CLK
                         clock pessimism              0.107    10.279    
                         clock uncertainty           -0.111    10.168    
    SLICE_X122Y336       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056    10.112    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[6].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.112    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.981ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[4].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 0.374ns (4.672%)  route 7.631ns (95.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 10.175 - 7.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.417     2.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/clk_mem
    SLICE_X36Y119        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.308     3.305 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/Q
                         net (fo=64, routed)          1.637     4.942    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5_n_0
    SLICE_X85Y120                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_9__0/I0
    SLICE_X85Y120        LUT2 (Prop_lut2_I0_O)        0.066     5.008 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_9__0/O
                         net (fo=12, routed)          5.994    11.002    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/A[9]
    SLICE_X142Y318       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[4].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.702    10.175    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/CLK
    SLICE_X142Y318       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[4].i_srl16e1/CLK
                         clock pessimism              0.107    10.282    
                         clock uncertainty           -0.111    10.171    
    SLICE_X142Y318       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.150    10.021    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_b/dN_hlutnm.srl_loop[4].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                 -0.981    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 2.260ns (32.175%)  route 4.764ns (67.825%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.760 - 7.000 ) 
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.801     3.381    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y55         RAMB36E1                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y55         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.080     5.461 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_2048/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=2, routed)           4.312     9.773    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dn_dat[19]
    SLICE_X59Y167                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_64_i_731/I0
    SLICE_X59Y167        LUT6 (Prop_lut6_I0_O)        0.053     9.826 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_64_i_731/O
                         net (fo=1, routed)           0.000     9.826    design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_64_i_731_n_0
    SLICE_X59Y167                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_64_i_237/I0
    SLICE_X59Y167        MUXF7 (Prop_muxf7_I0_O)      0.127     9.953 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_out_buffer/GENERATE_FIFO_OUT_BANK0[3].u_conv_output_buffer0/fifo/ram_1r1w/dpram_256_64_i_237/O
                         net (fo=1, routed)           0.452    10.405    design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/DIB
    SLICE_X58Y167        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.287     9.760    design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/WCLK
    SLICE_X58Y167        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/CLK
                         clock pessimism              0.117     9.877    
                         clock uncertainty           -0.111     9.766    
    SLICE_X58Y167        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.337     9.429    design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 0.246ns (3.083%)  route 7.733ns (96.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 10.204 - 7.000 ) 
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.494     3.074    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X17Y102        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE (Prop_fdre_C_Q)         0.246     3.320 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][15]/Q
                         net (fo=16, routed)          7.733    11.053    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[8]
    SLICE_X27Y345        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.731    10.204    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X27Y345        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[8]/C
                         clock pessimism              0.107    10.311    
                         clock uncertainty           -0.111    10.200    
    SLICE_X27Y345        FDRE (Setup_fdre_C_D)       -0.119    10.081    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.081    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 0.246ns (3.393%)  route 7.004ns (96.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 9.863 - 7.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.417     2.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X40Y118        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.246     3.243 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[10]/Q
                         net (fo=117, routed)         7.004    10.247    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.390     9.863    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.107     9.970    
                         clock uncertainty           -0.111     9.859    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.582     9.277    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 0.322ns (4.236%)  route 7.280ns (95.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 9.775 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.280    10.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X56Y133                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][12]_i_1__79/I0
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.053    10.785 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][12]_i_1__79/O
                         net (fo=1, routed)           0.000    10.785    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/vld_reg_delay_reg[0][12]
    SLICE_X56Y133        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.302     9.775    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X56Y133        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][12]/C
                         clock pessimism              0.117     9.892    
                         clock uncertainty           -0.111     9.781    
    SLICE_X56Y133        FDRE (Setup_fdre_C_D)        0.035     9.816    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][12]
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[29].coef_reg_reg[29][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 0.282ns (3.487%)  route 7.806ns (96.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 10.236 - 7.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.410     2.990    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X78Y106        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[29].coef_reg_reg[29][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.282     3.272 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[29].coef_reg_reg[29][9]/Q
                         net (fo=16, routed)          7.806    11.078    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[2]
    SLICE_X163Y334       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.763    10.236    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X163Y334       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/C
                         clock pessimism              0.107    10.343    
                         clock uncertainty           -0.111    10.232    
    SLICE_X163Y334       FDRE (Setup_fdre_C_D)       -0.122    10.110    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.967ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.269ns (3.318%)  route 7.838ns (96.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 10.168 - 7.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.409     2.989    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X71Y114        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.269     3.258 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][26]/Q
                         net (fo=16, routed)          7.838    11.096    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[19]
    SLICE_X102Y346       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.695    10.168    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X102Y346       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e1/CLK
                         clock pessimism              0.107    10.275    
                         clock uncertainty           -0.111    10.164    
    SLICE_X102Y346       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.035    10.129    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.129    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                 -0.967    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 0.404ns (5.167%)  route 7.415ns (94.833%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 10.026 - 7.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553     3.133    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X7Y149         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDCE (Prop_fdce_C_Q)         0.246     3.379 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[4]/Q
                         net (fo=262, routed)         6.656    10.035    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_186_188/ADDRA4
    SLICE_X62Y262                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_186_188/RAMA/RADR4
    SLICE_X62Y262        RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.158    10.193 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_186_188/RAMA/O
                         net (fo=1, routed)           0.759    10.952    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[186]
    SLICE_X57Y286        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553    10.026    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X57Y286        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[186]/C
                         clock pessimism              0.107    10.133    
                         clock uncertainty           -0.111    10.022    
    SLICE_X57Y286        FDRE (Setup_fdre_C_D)       -0.034     9.988    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[186]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.269ns (3.687%)  route 7.027ns (96.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 9.809 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.420     3.000    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X35Y117        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y117        FDRE (Prop_fdre_C_Q)         0.269     3.269 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[11]/Q
                         net (fo=117, routed)         7.027    10.296    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.336     9.809    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     9.926    
                         clock uncertainty           -0.111     9.815    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.479     9.336    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.951ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.332ns (4.362%)  route 7.280ns (95.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 9.775 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.280    10.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X56Y133                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][13]_i_1__79/I0
    SLICE_X56Y133        LUT2 (Prop_lut2_I0_O)        0.063    10.795 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][13]_i_1__79/O
                         net (fo=1, routed)           0.000    10.795    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/vld_reg_delay_reg[0][13]
    SLICE_X56Y133        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.302     9.775    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X56Y133        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][13]/C
                         clock pessimism              0.117     9.892    
                         clock uncertainty           -0.111     9.781    
    SLICE_X56Y133        FDRE (Setup_fdre_C_D)        0.063     9.844    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][13]
  -------------------------------------------------------------------
                         required time                          9.844    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                 -0.951    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 0.361ns (4.612%)  route 7.467ns (95.388%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 10.022 - 7.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553     3.133    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y149         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.308     3.441 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[2]/Q
                         net (fo=264, routed)         7.092    10.533    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_141_143/ADDRA2
    SLICE_X62Y270                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_141_143/RAMA/RADR2
    SLICE_X62Y270        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.053    10.586 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_141_143/RAMA/O
                         net (fo=1, routed)           0.375    10.961    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[141]
    SLICE_X58Y268        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.549    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X58Y268        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[141]/C
                         clock pessimism              0.107    10.129    
                         clock uncertainty           -0.111    10.018    
    SLICE_X58Y268        FDRE (Setup_fdre_C_D)       -0.007    10.011    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[141]
  -------------------------------------------------------------------
                         required time                         10.011    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 0.269ns (3.361%)  route 7.734ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 10.154 - 7.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.487     3.067    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X31Y103        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.269     3.336 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[33].coef_reg_reg[33][18]/Q
                         net (fo=16, routed)          7.734    11.070    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[11]
    SLICE_X95Y334        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.681    10.154    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X95Y334        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[11]/C
                         clock pessimism              0.107    10.261    
                         clock uncertainty           -0.111    10.150    
    SLICE_X95Y334        FDRE (Setup_fdre_C_D)       -0.030    10.120    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.948ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.322ns (4.224%)  route 7.301ns (95.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 9.779 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.301    10.753    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X48Y131                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][24]_i_1__79/I0
    SLICE_X48Y131        LUT2 (Prop_lut2_I0_O)        0.053    10.806 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][24]_i_1__79/O
                         net (fo=1, routed)           0.000    10.806    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/vld_reg_delay_reg[0][24]
    SLICE_X48Y131        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.306     9.779    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X48Y131        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][24]/C
                         clock pessimism              0.117     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X48Y131        FDRE (Setup_fdre_C_D)        0.072     9.857    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][24]
  -------------------------------------------------------------------
                         required time                          9.857    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                 -0.948    

Slack (VIOLATED) :        -0.944ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 0.246ns (3.256%)  route 7.310ns (96.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.190ns = ( 10.190 - 7.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.422     3.002    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X41Y115        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.246     3.248 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[9]/Q
                         net (fo=117, routed)         7.310    10.558    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.717    10.190    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117    10.307    
                         clock uncertainty           -0.111    10.196    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.582     9.614    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                         -10.558    
  -------------------------------------------------------------------
                         slack                                 -0.944    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[32].coef_reg_reg[32][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 0.308ns (4.141%)  route 7.129ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 9.783 - 7.000 ) 
    Source Clock Delay      (SCD):    3.264ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.684     3.264    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X30Y99         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[32].coef_reg_reg[32][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.308     3.572 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[32].coef_reg_reg[32][30]/Q
                         net (fo=17, routed)          7.129    10.701    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[23]
    SLICE_X124Y189       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.310     9.783    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X124Y189       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[23]/C
                         clock pessimism              0.107     9.890    
                         clock uncertainty           -0.111     9.779    
    SLICE_X124Y189       FDRE (Setup_fdre_C_D)       -0.020     9.759    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 0.322ns (4.061%)  route 7.607ns (95.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 10.028 - 7.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.424     3.004    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/clk_mem
    SLICE_X37Y114        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.269     3.273 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg/Q
                         net (fo=137, routed)         0.938     4.211    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/d1.dout_i_reg[31]
    SLICE_X39Y100                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_29__25/I0
    SLICE_X39Y100        LUT2 (Prop_lut2_I0_O)        0.053     4.264 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_29__25/O
                         net (fo=8, routed)           6.669    10.933    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/A[3]
    SLICE_X95Y297        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.555    10.028    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/CLK
    SLICE_X95Y297        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[3]/C
                         clock pessimism              0.107    10.135    
                         clock uncertainty           -0.111    10.024    
    SLICE_X95Y297        FDRE (Setup_fdre_C_D)       -0.030     9.994    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.994    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                 -0.939    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 0.331ns (4.337%)  route 7.301ns (95.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 9.779 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.301    10.753    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X48Y131                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][25]_i_1__79/I0
    SLICE_X48Y131        LUT2 (Prop_lut2_I0_O)        0.062    10.815 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][25]_i_1__79/O
                         net (fo=1, routed)           0.000    10.815    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/vld_reg_delay_reg[0][25]
    SLICE_X48Y131        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.306     9.779    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X48Y131        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][25]/C
                         clock pessimism              0.117     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X48Y131        FDRE (Setup_fdre_C_D)        0.092     9.877    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D/GENERATE_CONV_KERNEL[2].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][25]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.879ns  (logic 0.322ns (4.087%)  route 7.557ns (95.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 10.048 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.557    11.009    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X148Y57                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][14]_i_1__81/I0
    SLICE_X148Y57        LUT2 (Prop_lut2_I0_O)        0.053    11.062 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][14]_i_1__81/O
                         net (fo=1, routed)           0.000    11.062    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/vld_reg_delay_reg[0][14]
    SLICE_X148Y57        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.575    10.048    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/clk_mem
    SLICE_X148Y57        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][14]/C
                         clock pessimism              0.119    10.167    
                         clock uncertainty           -0.111    10.056    
    SLICE_X148Y57        FDRE (Setup_fdre_C_D)        0.071    10.127    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][14]
  -------------------------------------------------------------------
                         required time                         10.127    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.269ns (3.642%)  route 7.117ns (96.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 9.991 - 7.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.485     3.065    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X13Y116        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.269     3.334 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/Q
                         net (fo=116, routed)         7.117    10.451    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.518     9.991    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117    10.108    
                         clock uncertainty           -0.111     9.997    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479     9.518    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.933ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.374ns (4.757%)  route 7.488ns (95.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 10.051 - 7.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.417     2.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/clk_mem
    SLICE_X36Y119        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.308     3.305 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5/Q
                         net (fo=64, routed)          1.637     4.942    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/out_vld_reg_rep__5_n_0
    SLICE_X85Y120                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_9__0/I0
    SLICE_X85Y120        LUT2 (Prop_lut2_I0_O)        0.066     5.008 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_reg_matrix/mult_32_l_i_9__0/O
                         net (fo=12, routed)          5.851    10.859    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/A[23]
    SLICE_X138Y298       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.578    10.051    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/CLK
    SLICE_X138Y298       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[23]/C
                         clock pessimism              0.107    10.158    
                         clock uncertainty           -0.111    10.047    
    SLICE_X138Y298       FDRE (Setup_fdre_C_D)       -0.121     9.926    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                 -0.933    

Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.810ns  (logic 0.435ns (5.570%)  route 7.375ns (94.430%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 10.025 - 7.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.553     3.133    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y149         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDCE (Prop_fdce_C_Q)         0.282     3.415 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ar_reg[1]/Q
                         net (fo=265, routed)         7.006    10.421    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_159_161/ADDRA1
    SLICE_X62Y267                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_159_161/RAMA/RADR1
    SLICE_X62Y267        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153    10.574 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_159_161/RAMA/O
                         net (fo=1, routed)           0.369    10.943    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[159]
    SLICE_X58Y265        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.552    10.025    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X58Y265        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[159]/C
                         clock pessimism              0.107    10.132    
                         clock uncertainty           -0.111    10.021    
    SLICE_X58Y265        FDRE (Setup_fdre_C_D)       -0.009    10.012    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[159]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                         -10.943    
  -------------------------------------------------------------------
                         slack                                 -0.931    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.269ns (3.334%)  route 7.800ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 10.167 - 7.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.404     2.984    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X81Y111        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDRE (Prop_fdre_C_Q)         0.269     3.253 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[25].coef_reg_reg[25][8]/Q
                         net (fo=16, routed)          7.800    11.053    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[1]
    SLICE_X50Y340        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.694    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X50Y340        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.107    10.274    
                         clock uncertainty           -0.111    10.163    
    SLICE_X50Y340        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038    10.125    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                         10.125    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                 -0.928    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 0.335ns (4.245%)  route 7.557ns (95.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 10.048 - 7.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.603     3.183    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/clk_mem
    SLICE_X81Y96         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDCE (Prop_fdce_C_Q)         0.269     3.452 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay_reg[0]/Q
                         net (fo=1036, routed)        7.557    11.009    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/vld_reg_delay[0]
    SLICE_X148Y57                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][15]_i_1__81/I0
    SLICE_X148Y57        LUT2 (Prop_lut2_I0_O)        0.066    11.075 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult/MUL_PIPELINE[1].mult_result_r[1][15]_i_1__81/O
                         net (fo=1, routed)           0.000    11.075    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/vld_reg_delay_reg[0][15]
    SLICE_X148Y57        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.575    10.048    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/clk_mem
    SLICE_X148Y57        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][15]/C
                         clock pessimism              0.119    10.167    
                         clock uncertainty           -0.111    10.056    
    SLICE_X148Y57        FDRE (Setup_fdre_C_D)        0.092    10.148    design_1_i/engine_top_0/inst/conv_top_0/genblk3[1].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[1].mult_result_r_reg[1][15]
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                 -0.927    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[22].coef_reg_reg[22][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[11].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 0.246ns (3.141%)  route 7.586ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.917ns = ( 9.917 - 7.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.405     2.985    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X84Y104        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[22].coef_reg_reg[22][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y104        FDRE (Prop_fdre_C_Q)         0.246     3.231 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[22].coef_reg_reg[22][29]/Q
                         net (fo=16, routed)          7.586    10.817    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[22]
    SLICE_X140Y237       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[11].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.444     9.917    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X140Y237       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[11].i_srl16e0/CLK
                         clock pessimism              0.107    10.024    
                         clock uncertainty           -0.111     9.913    
    SLICE_X140Y237       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     9.894    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 -0.923    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.944ns  (logic 0.246ns (3.097%)  route 7.698ns (96.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 10.168 - 7.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.425     3.005    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X53Y105        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.246     3.251 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[35].coef_reg_reg[35][25]/Q
                         net (fo=16, routed)          7.698    10.949    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/B[18]
    SLICE_X102Y345       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.695    10.168    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/CLK
    SLICE_X102Y345       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e0/CLK
                         clock pessimism              0.107    10.275    
                         clock uncertainty           -0.111    10.164    
    SLICE_X102Y345       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.135    10.029    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.block_predelay_a/dN_hlutnm.srl_loop[9].i_srl16e0
  -------------------------------------------------------------------
                         required time                         10.029    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.916ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 0.269ns (3.734%)  route 6.934ns (96.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 9.824 - 7.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.484     3.064    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X13Y117        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_fdre_C_Q)         0.269     3.333 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[8]/Q
                         net (fo=117, routed)         6.934    10.267    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.351     9.824    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117     9.941    
                         clock uncertainty           -0.111     9.830    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.479     9.351    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                 -0.916    

Slack (VIOLATED) :        -0.913ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 0.322ns (4.140%)  route 7.456ns (95.860%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 10.035 - 7.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.552     3.132    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/clk_mem
    SLICE_X5Y145         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDCE (Prop_fdce_C_Q)         0.269     3.401 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ar_reg[0]/Q
                         net (fo=266, routed)         6.811    10.212    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_162_164/ADDRB0
    SLICE_X46Y256                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_162_164/RAMB/RADR0
    SLICE_X46Y256        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.053    10.265 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_162_164/RAMB/O
                         net (fo=1, routed)           0.645    10.910    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/sdpo_int[163]
    SLICE_X35Y262        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.562    10.035    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X35Y262        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[163]/C
                         clock pessimism              0.107    10.142    
                         clock uncertainty           -0.111    10.031    
    SLICE_X35Y262        FDRE (Setup_fdre_C_D)       -0.034     9.997    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line0_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[163]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                 -0.913    

Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 0.269ns (3.651%)  route 7.099ns (96.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 9.996 - 7.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.485     3.065    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/clk_mem
    SLICE_X13Y116        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.269     3.334 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_cache/wr_idx_delay_reg[0]/Q
                         net (fo=116, routed)         7.099    10.433    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.523     9.996    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y16         RAMB36E1                                     r  design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.117    10.113    
                         clock uncertainty           -0.111    10.002    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.479     9.523    design_1_i/engine_top_0/inst/in_cache/Data_RAM/dpram_256_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.905ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[26].coef_reg_reg[26][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.246ns (3.069%)  route 7.771ns (96.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 10.238 - 7.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.411     2.991    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X75Y107        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[26].coef_reg_reg[26][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDRE (Prop_fdre_C_Q)         0.246     3.237 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[26].coef_reg_reg[26][13]/Q
                         net (fo=16, routed)          7.771    11.008    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[6]
    SLICE_X155Y340       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.765    10.238    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X155Y340       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[6]/C
                         clock pessimism              0.107    10.345    
                         clock uncertainty           -0.111    10.234    
    SLICE_X155Y340       FDRE (Setup_fdre_C_D)       -0.132    10.102    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                 -0.905    

Slack (VIOLATED) :        -0.904ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 0.282ns (3.655%)  route 7.434ns (96.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.204ns = ( 10.204 - 7.000 ) 
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.688     3.268    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/clk_mem
    SLICE_X16Y92         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y92         FDRE (Prop_fdre_C_Q)         0.282     3.550 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/REGISTE[34].coef_reg_reg[34][23]/Q
                         net (fo=16, routed)          7.434    10.984    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/B[16]
    SLICE_X27Y343        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.731    10.204    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X27Y343        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[16]/C
                         clock pessimism              0.107    10.311    
                         clock uncertainty           -0.111    10.200    
    SLICE_X27Y343        FDRE (Setup_fdre_C_D)       -0.120    10.080    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         10.080    
                         arrival time                         -10.984    
  -------------------------------------------------------------------
                         slack                                 -0.904    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.308ns (3.996%)  route 7.400ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 10.022 - 7.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.543     3.123    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y157         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_fdce_C_Q)         0.308     3.431 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/Q
                         net (fo=434, routed)         7.400    10.831    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/ADDRD4
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.549    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/WCLK
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMA/CLK
                         clock pessimism              0.117    10.139    
                         clock uncertainty           -0.111    10.028    
    SLICE_X58Y268        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.095     9.933    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMA
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.308ns (3.996%)  route 7.400ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 10.022 - 7.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.543     3.123    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y157         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_fdce_C_Q)         0.308     3.431 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/Q
                         net (fo=434, routed)         7.400    10.831    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/ADDRD4
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.549    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/WCLK
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMB/CLK
                         clock pessimism              0.117    10.139    
                         clock uncertainty           -0.111    10.028    
    SLICE_X58Y268        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.095     9.933    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMB
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.308ns (3.996%)  route 7.400ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 10.022 - 7.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.543     3.123    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y157         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_fdce_C_Q)         0.308     3.431 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/Q
                         net (fo=434, routed)         7.400    10.831    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/ADDRD4
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.549    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/WCLK
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMC/CLK
                         clock pessimism              0.117    10.139    
                         clock uncertainty           -0.111    10.028    
    SLICE_X58Y268        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.095     9.933    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMC
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 -0.898    

Slack (VIOLATED) :        -0.898ns  (required time - arrival time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 0.308ns (3.996%)  route 7.400ns (96.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns = ( 10.022 - 7.000 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.543     3.123    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/clk_mem
    SLICE_X6Y157         FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDCE (Prop_fdce_C_Q)         0.308     3.431 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/aw_reg[4]/Q
                         net (fo=434, routed)         7.400    10.831    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/ADDRD4
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.549    10.022    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/WCLK
    SLICE_X58Y268        RAMD64E                                      r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMD/CLK
                         clock pessimism              0.117    10.139    
                         clock uncertainty           -0.111    10.028    
    SLICE_X58Y268        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.095     9.933    design_1_i/engine_top_0/inst/conv_top_0/u_conv_pooling/u_pooling_line1_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_132_134/RAMD
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                 -0.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.265ns (69.152%)  route 0.118ns (30.848%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.556     1.307    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X124Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     1.407 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/Q
                         net (fo=2, routed)           0.118     1.525    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][17]
    SLICE_X125Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/DI[1]
    SLICE_X125Y199       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.124     1.649 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X125Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X125Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.690 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.690    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_7
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.862     1.661    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/C
                         clock pessimism             -0.056     1.605    
    SLICE_X125Y200       FDRE (Hold_fdre_C_D)         0.071     1.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.204ns (50.097%)  route 0.203ns (49.903%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.732     1.483    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/CLK
    SLICE_X31Y299        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y299        FDRE (Prop_fdre_C_Q)         0.091     1.574 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[5]/Q
                         net (fo=35, routed)          0.203     1.777    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/Q[5]
    SLICE_X30Y300                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[3].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1__0/I2
    SLICE_X30Y300        LUT4 (Prop_lut4_I2_O)        0.066     1.843 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[3].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/lut_sig27_out
    SLICE_X30Y300                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/S[1]
    SLICE_X30Y300        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.890 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.890    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[3]_9[5]
    SLICE_X30Y300        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.079     1.878    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X30Y300        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][5]/C
                         clock pessimism             -0.096     1.782    
    SLICE_X30Y300        FDRE (Hold_fdre_C_D)         0.092     1.874    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.272ns (69.927%)  route 0.117ns (30.073%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.539     1.290    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X96Y199        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_fdre_C_Q)         0.118     1.408 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.116     1.524    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/R[4]
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/I1
    SLICE_X97Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.552 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/O
                         net (fo=1, routed)           0.000     1.552    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3_n_0
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/S[2]
    SLICE_X97Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.637 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.638    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1_n_0
    SLICE_X97Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/CI
    SLICE_X97Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.679 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.679    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp[4]
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.845     1.644    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]/C
                         clock pessimism             -0.056     1.588    
    SLICE_X97Y200        FDRE (Hold_fdre_C_D)         0.071     1.659    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.276ns (70.013%)  route 0.118ns (29.987%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.556     1.307    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X124Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     1.407 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/Q
                         net (fo=2, routed)           0.118     1.525    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][17]
    SLICE_X125Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/DI[1]
    SLICE_X125Y199       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.124     1.649 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X125Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X125Y200       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.701 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.701    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_5
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.862     1.661    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][23]/C
                         clock pessimism             -0.056     1.605    
    SLICE_X125Y200       FDRE (Hold_fdre_C_D)         0.071     1.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.229ns (57.473%)  route 0.169ns (42.527%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.709     1.460    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X44Y299        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/Q
                         net (fo=2, routed)           0.169     1.729    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg_n_0_[2][13]
    SLICE_X45Y300                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/DI[3]
    SLICE_X45Y300        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     1.817 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.817    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1_n_0
    SLICE_X45Y301                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CI
    SLICE_X45Y301        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.858 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp14[12]
    SLICE_X45Y301        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.056     1.855    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X45Y301        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/C
                         clock pessimism             -0.096     1.759    
    SLICE_X45Y301        FDRE (Hold_fdre_C_D)         0.071     1.830    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.195ns (61.076%)  route 0.124ns (38.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.549     1.300    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X46Y150        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        FDRE (Prop_fdre_C_Q)         0.118     1.418 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][17]/Q
                         net (fo=2, routed)           0.124     1.542    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][17]
    SLICE_X49Y149                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][17]_i_2/I0
    SLICE_X49Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.570 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][17]_i_2/O
                         net (fo=1, routed)           0.000     1.570    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][17]_i_2_n_0
    SLICE_X49Y149                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]_i_1/S[3]
    SLICE_X49Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.619 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.619    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp5[15]
    SLICE_X49Y149        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.768     1.567    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X49Y149        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]/C
                         clock pessimism             -0.048     1.519    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.071     1.590    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.208ns (52.186%)  route 0.191ns (47.814%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.553     1.304    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/CLK
    SLICE_X123Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y199       FDRE (Prop_fdre_C_Q)         0.091     1.395 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[3]/Q
                         net (fo=35, routed)          0.191     1.586    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/Q[3]
    SLICE_X123Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[2].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1__0/I2
    SLICE_X123Y200       LUT4 (Prop_lut4_I2_O)        0.066     1.652 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[2].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1__0/O
                         net (fo=1, routed)           0.000     1.652    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/lut_sig59_out
    SLICE_X123Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/S[2]
    SLICE_X123Y200       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.703 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.703    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[2]_8[6]
    SLICE_X123Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.859     1.658    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X123Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][6]/C
                         clock pessimism             -0.056     1.602    
    SLICE_X123Y200       FDRE (Hold_fdre_C_D)         0.071     1.673    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/CACHE_MULT_RESULT[1].mult_result_temp_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.264ns (62.658%)  route 0.157ns (37.342%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.748     1.499    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X148Y297       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/CACHE_MULT_RESULT[1].mult_result_temp_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y297       FDRE (Prop_fdre_C_Q)         0.118     1.617 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/CACHE_MULT_RESULT[1].mult_result_temp_reg[1][3]/Q
                         net (fo=1, routed)           0.157     1.774    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/CACHE_MULT_RESULT[1].mult_result_temp_reg[1][31][3]
    SLICE_X152Y299                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r[3]_i_2__46/I1
    SLICE_X152Y299       LUT2 (Prop_lut2_I1_O)        0.028     1.802 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r[3]_i_2__46/O
                         net (fo=1, routed)           0.000     1.802    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r[3]_i_2__46_n_0
    SLICE_X152Y299                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[3]_i_1__132/S[3]
    SLICE_X152Y299       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.879 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[3]_i_1__132/CO[3]
                         net (fo=1, routed)           0.001     1.879    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[3]_i_1__132_n_0
    SLICE_X152Y300                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[7]_i_1__132/CI
    SLICE_X152Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.920 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[7]_i_1__132/O[0]
                         net (fo=1, routed)           0.000     1.920    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[7]_i_1__132_n_7
    SLICE_X152Y300       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.095     1.894    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X152Y300       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[4]/C
                         clock pessimism             -0.096     1.798    
    SLICE_X152Y300       FDCE (Hold_fdce_C_D)         0.092     1.890    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.183ns (60.869%)  route 0.118ns (39.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.686     1.437    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X89Y256        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y256        FDRE (Prop_fdre_C_Q)         0.100     1.537 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][10]/Q
                         net (fo=2, routed)           0.118     1.655    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/L[10]
    SLICE_X91Y256                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/I0
    SLICE_X91Y256        LUT2 (Prop_lut2_I0_O)        0.028     1.683 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5/O
                         net (fo=1, routed)           0.000     1.683    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][13]_i_5_n_0
    SLICE_X91Y256                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/S[0]
    SLICE_X91Y256        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.738 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.738    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp[8]
    SLICE_X91Y256        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.933     1.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X91Y256        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]/C
                         clock pessimism             -0.096     1.636    
    SLICE_X91Y256        FDRE (Hold_fdre_C_D)         0.071     1.707    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.183ns (60.869%)  route 0.118ns (39.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.686     1.437    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X89Y254        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y254        FDRE (Prop_fdre_C_Q)         0.100     1.537 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][2]/Q
                         net (fo=2, routed)           0.118     1.655    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/L[2]
    SLICE_X91Y254                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_5/I0
    SLICE_X91Y254        LUT2 (Prop_lut2_I0_O)        0.028     1.683 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_5/O
                         net (fo=1, routed)           0.000     1.683    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_5_n_0
    SLICE_X91Y254                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/S[0]
    SLICE_X91Y254        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     1.738 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.738    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp[0]
    SLICE_X91Y254        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.933     1.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X91Y254        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
                         clock pessimism             -0.096     1.636    
    SLICE_X91Y254        FDRE (Hold_fdre_C_D)         0.071     1.707    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.282ns (70.559%)  route 0.118ns (29.441%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.618     1.369    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X71Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        FDRE (Prop_fdre_C_Q)         0.091     1.460 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/Q
                         net (fo=1, routed)           0.117     1.577    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/p_13_in
    SLICE_X71Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1/I1
    SLICE_X71Y249        LUT3 (Prop_lut3_I1_O)        0.066     1.643 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.643    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1_n_0
    SLICE_X71Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/S[3]
    SLICE_X71Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.727 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.728    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_n_0
    SLICE_X71Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CI
    SLICE_X71Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.769 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.769    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_n_7
    SLICE_X71Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.944     1.743    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X71Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/C
                         clock pessimism             -0.076     1.667    
    SLICE_X71Y250        FDRE (Hold_fdre_C_D)         0.071     1.738    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.283ns (70.754%)  route 0.117ns (29.246%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.539     1.290    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X96Y199        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_fdre_C_Q)         0.118     1.408 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.116     1.524    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/R[4]
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/I1
    SLICE_X97Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.552 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/O
                         net (fo=1, routed)           0.000     1.552    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3_n_0
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/S[2]
    SLICE_X97Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.637 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.638    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1_n_0
    SLICE_X97Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/CI
    SLICE_X97Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.690 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.690    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp[6]
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.845     1.644    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][8]/C
                         clock pessimism             -0.056     1.588    
    SLICE_X97Y200        FDRE (Hold_fdre_C_D)         0.071     1.659    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[15].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.276%)  route 0.172ns (42.724%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.532     1.283    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X82Y199        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[15].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y199        FDRE (Prop_fdre_C_Q)         0.107     1.390 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[15].i_fdre0/Q
                         net (fo=2, routed)           0.172     1.562    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/top_mult_out[30]
    SLICE_X77Y204                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[31]_i_3/I0
    SLICE_X77Y204        LUT2 (Prop_lut2_I0_O)        0.072     1.634 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[31]_i_3/O
                         net (fo=1, routed)           0.000     1.634    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[31]_i_3_n_0
    SLICE_X77Y204                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[31]_i_1/S[2]
    SLICE_X77Y204        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.685 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.685    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[31]_i_1_n_5
    SLICE_X77Y204        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.839     1.638    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/CLK
    SLICE_X77Y204        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[30]/C
                         clock pessimism             -0.056     1.582    
    SLICE_X77Y204        FDRE (Hold_fdre_C_D)         0.071     1.653    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.329ns (77.966%)  route 0.093ns (22.034%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.617     1.368    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X95Y247        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y247        FDRE (Prop_fdre_C_Q)         0.100     1.468 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][0]/Q
                         net (fo=2, routed)           0.092     1.560    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][0]
    SLICE_X94Y247                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry_i_4/I2
    SLICE_X94Y247        LUT3 (Prop_lut3_I2_O)        0.028     1.588 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.588    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry_i_4_n_0
    SLICE_X94Y247                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry/S[0]
    SLICE_X94Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.694 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.694    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry_n_0
    SLICE_X94Y248                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__0/CI
    SLICE_X94Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.721 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.721    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__0_n_0
    SLICE_X94Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/CI
    SLICE_X94Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.748 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.749    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_n_0
    SLICE_X94Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CI
    SLICE_X94Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.790 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.790    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_n_7
    SLICE_X94Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.943     1.742    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X94Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]/C
                         clock pessimism             -0.076     1.666    
    SLICE_X94Y250        FDRE (Hold_fdre_C_D)         0.092     1.758    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.284ns (70.609%)  route 0.118ns (29.391%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.556     1.307    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X124Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     1.407 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/Q
                         net (fo=2, routed)           0.118     1.525    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][17]
    SLICE_X125Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/DI[1]
    SLICE_X125Y199       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.124     1.649 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X125Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X125Y200       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.709 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.709    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_6
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.862     1.661    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][22]/C
                         clock pessimism             -0.056     1.605    
    SLICE_X125Y200       FDRE (Hold_fdre_C_D)         0.071     1.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.327ns (77.026%)  route 0.098ns (22.974%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.617     1.368    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X69Y246        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y246        FDRE (Prop_fdre_C_Q)         0.100     1.468 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.097     1.565    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg_n_0_[3][3]
    SLICE_X70Y246                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2/I1
    SLICE_X70Y246        LUT2 (Prop_lut2_I1_O)        0.028     1.593 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2/O
                         net (fo=1, routed)           0.000     1.593    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2_n_0
    SLICE_X70Y246                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/S[3]
    SLICE_X70Y246        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     1.670 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.670    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1_n_0
    SLICE_X70Y247                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][9]_i_1/CI
    SLICE_X70Y247        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.697 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.697    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][9]_i_1_n_0
    SLICE_X70Y248                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/CI
    SLICE_X70Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.724 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.724    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1_n_0
    SLICE_X70Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CI
    SLICE_X70Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.751 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.752    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1_n_0
    SLICE_X70Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][21]_i_1/CI
    SLICE_X70Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.793 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.793    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp14[16]
    SLICE_X70Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.944     1.743    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X70Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][18]/C
                         clock pessimism             -0.076     1.667    
    SLICE_X70Y250        FDRE (Hold_fdre_C_D)         0.092     1.759    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[15].ai_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.281ns (69.596%)  route 0.123ns (30.404%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.612     1.363    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X80Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[15].ai_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y249        FDRE (Prop_fdre_C_Q)         0.091     1.454 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[15].ai_reg_reg[15]/Q
                         net (fo=1, routed)           0.122     1.576    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/p_16_in
    SLICE_X81Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_i_2/I1
    SLICE_X81Y249        LUT3 (Prop_lut3_I1_O)        0.064     1.640 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_i_2_n_0
    SLICE_X81Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/S[2]
    SLICE_X81Y249        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.725 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.726    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_n_0
    SLICE_X81Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CI
    SLICE_X81Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.767 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.767    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_7
    SLICE_X81Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.938     1.737    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X81Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][17]/C
                         clock pessimism             -0.076     1.661    
    SLICE_X81Y250        FDRE (Hold_fdre_C_D)         0.071     1.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.230ns (56.649%)  route 0.176ns (43.351%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.619     1.370    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X96Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y249        FDRE (Prop_fdre_C_Q)         0.107     1.477 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_fdre0/Q
                         net (fo=2, routed)           0.176     1.653    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/top_mult_out[22]
    SLICE_X99Y254                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[23]_i_3/I0
    SLICE_X99Y254        LUT2 (Prop_lut2_I0_O)        0.072     1.725 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[23]_i_3/O
                         net (fo=1, routed)           0.000     1.725    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out[23]_i_3_n_0
    SLICE_X99Y254                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[23]_i_1/S[2]
    SLICE_X99Y254        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     1.776 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.776    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[23]_i_1_n_5
    SLICE_X99Y254        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.947     1.746    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/CLK
    SLICE_X99Y254        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[22]/C
                         clock pessimism             -0.076     1.670    
    SLICE_X99Y254        FDRE (Hold_fdre_C_D)         0.071     1.741    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.reg_fabric_adder.adder_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.177ns (54.459%)  route 0.148ns (45.541%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.559     1.310    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/clk_mem
    SLICE_X137Y152       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y152       FDRE (Prop_fdre_C_Q)         0.100     1.410 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][21]/Q
                         net (fo=1, routed)           0.148     1.558    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/MUL_PIPELINE[2].mult_result_r_reg[2][31][21]
    SLICE_X137Y149                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[23]_i_4__30/I1
    SLICE_X137Y149       LUT2 (Prop_lut2_I1_O)        0.028     1.586 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[23]_i_4__30/O
                         net (fo=1, routed)           0.000     1.586    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[23]_i_4__30_n_0
    SLICE_X137Y149                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[23]_i_1__89/S[1]
    SLICE_X137Y149       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.635 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[23]_i_1__89/O[1]
                         net (fo=1, routed)           0.000     1.635    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[23]_i_1__89_n_6
    SLICE_X137Y149       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.778     1.577    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X137Y149       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[21]/C
                         clock pessimism             -0.048     1.529    
    SLICE_X137Y149       FDCE (Hold_fdce_C_D)         0.071     1.600    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.693     1.444    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X105Y278       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y278       FDRE (Prop_fdre_C_Q)         0.100     1.544 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/Q
                         net (fo=1, routed)           0.100     1.644    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/DIN[22]
    SLICE_X102Y277       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.936     1.735    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/CLK
    SLICE_X102Y277       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/CLK
                         clock pessimism             -0.280     1.455    
    SLICE_X102Y277       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.609    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.177ns (54.345%)  route 0.149ns (45.655%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.527     1.278    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X89Y150        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDRE (Prop_fdre_C_Q)         0.100     1.378 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][34]/Q
                         net (fo=2, routed)           0.149     1.527    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][34]
    SLICE_X88Y149                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][34]_i_2/I0
    SLICE_X88Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.555 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][34]_i_2/O
                         net (fo=1, routed)           0.000     1.555    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][34]_i_2_n_0
    SLICE_X88Y149                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]_i_1/S[3]
    SLICE_X88Y149        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.604 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.604    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp16[31]
    SLICE_X88Y149        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.746     1.545    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X88Y149        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]/C
                         clock pessimism             -0.048     1.497    
    SLICE_X88Y149        FDRE (Hold_fdre_C_D)         0.071     1.568    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.304ns (75.067%)  route 0.101ns (24.933%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.558     1.309    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X134Y197       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y197       FDRE (Prop_fdre_C_Q)         0.100     1.409 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg[5][6]/Q
                         net (fo=1, routed)           0.100     1.509    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[5].b_is_even.pp_out_reg_reg_n_0_[5][6]
    SLICE_X132Y197                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_3/I1
    SLICE_X132Y197       LUT2 (Prop_lut2_I1_O)        0.028     1.537 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_3/O
                         net (fo=1, routed)           0.000     1.537    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[2][9]_i_3_n_0
    SLICE_X132Y197                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/S[2]
    SLICE_X132Y197       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.622 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.622    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][9]_i_1_n_0
    SLICE_X132Y198                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CI
    SLICE_X132Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.647 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.647    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][13]_i_1_n_0
    SLICE_X132Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]_i_1/CI
    SLICE_X132Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.672 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.673    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][17]_i_1_n_0
    SLICE_X132Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][21]_i_1/CI
    SLICE_X132Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.714 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.714    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp5[16]
    SLICE_X132Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.864     1.663    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X132Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][18]/C
                         clock pessimism             -0.056     1.607    
    SLICE_X132Y200       FDRE (Hold_fdre_C_D)         0.071     1.678    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.329ns (76.774%)  route 0.100ns (23.226%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.708     1.459    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X49Y296        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y296        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][14]/Q
                         net (fo=1, routed)           0.099     1.658    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[1][14]
    SLICE_X50Y296                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][19]_i_3/I1
    SLICE_X50Y296        LUT2 (Prop_lut2_I1_O)        0.028     1.686 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][19]_i_3/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][19]_i_3_n_0
    SLICE_X50Y296                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]_i_1/S[2]
    SLICE_X50Y296        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.765 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.765    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][19]_i_1_n_0
    SLICE_X50Y297                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]_i_1/CI
    SLICE_X50Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.792 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.792    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][23]_i_1_n_0
    SLICE_X50Y298                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][27]_i_1/CI
    SLICE_X50Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.819 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.819    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][27]_i_1_n_0
    SLICE_X50Y299                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][31]_i_1/CI
    SLICE_X50Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.846 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][31]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.847    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][31]_i_1_n_0
    SLICE_X50Y300                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]_i_1/CI
    SLICE_X50Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.888 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][34]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp7[28]
    SLICE_X50Y300        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.055     1.854    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X50Y300        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][32]/C
                         clock pessimism             -0.096     1.758    
    SLICE_X50Y300        FDRE (Hold_fdre_C_D)         0.092     1.850    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][32]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[20].ai_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.328ns (80.456%)  route 0.080ns (19.544%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.531     1.282    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X80Y196        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[20].ai_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDRE (Prop_fdre_C_Q)         0.100     1.382 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[20].ai_reg_reg[20]/Q
                         net (fo=1, routed)           0.079     1.461    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/p_21_in
    SLICE_X81Y196                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_i_1/I1
    SLICE_X81Y196        LUT3 (Prop_lut3_I1_O)        0.028     1.489 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.489    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_i_1_n_0
    SLICE_X81Y196                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/S[3]
    SLICE_X81Y196        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.573 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.573    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X81Y197                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X81Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.598 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_0
    SLICE_X81Y198                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5/CI
    SLICE_X81Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.623 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.623    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5_n_0
    SLICE_X81Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__6/CI
    SLICE_X81Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.648 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__6/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__6_n_0
    SLICE_X81Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__7/CI
    SLICE_X81Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.690 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__7/O[0]
                         net (fo=1, routed)           0.000     1.690    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__7_n_7
    SLICE_X81Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X81Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][33]/C
                         clock pessimism             -0.056     1.581    
    SLICE_X81Y200        FDRE (Hold_fdre_C_D)         0.071     1.652    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][33]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.177ns (54.004%)  route 0.151ns (45.996%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.550     1.301    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X116Y151       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y151       FDRE (Prop_fdre_C_Q)         0.100     1.401 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/Q
                         net (fo=2, routed)           0.151     1.552    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]
    SLICE_X115Y149                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_2/I0
    SLICE_X115Y149       LUT2 (Prop_lut2_I0_O)        0.028     1.580 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_2/O
                         net (fo=1, routed)           0.000     1.580    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_2_n_0
    SLICE_X115Y149                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/S[3]
    SLICE_X115Y149       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.629 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.629    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp3[11]
    SLICE_X115Y149       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.769     1.568    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X115Y149       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/C
                         clock pessimism             -0.048     1.520    
    SLICE_X115Y149       FDRE (Hold_fdre_C_D)         0.071     1.591    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.289ns (70.970%)  route 0.118ns (29.030%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.556     1.307    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X124Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     1.407 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/Q
                         net (fo=2, routed)           0.118     1.525    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][17]
    SLICE_X125Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/DI[1]
    SLICE_X125Y199       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.124     1.649 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X125Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X125Y200       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     1.714 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.714    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_4
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.862     1.661    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X125Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][24]/C
                         clock pessimism             -0.056     1.605    
    SLICE_X125Y200       FDRE (Hold_fdre_C_D)         0.071     1.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.269ns (66.024%)  route 0.138ns (33.976%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.620     1.371    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/CLK
    SLICE_X65Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y249        FDRE (Prop_fdre_C_Q)         0.091     1.462 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[18]/Q
                         net (fo=10, routed)          0.138     1.600    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/bi_fab_r_side[18]
    SLICE_X65Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[19].ppadd.b_is_even.stageN.ma0/I1
    SLICE_X65Y249        LUT2 (Prop_lut2_I1_O)        0.068     1.668 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[19].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.668    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[19].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X65Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/DI[3]
    SLICE_X65Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     1.737 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.737    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[19].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X65Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X65Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.778 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[2].carrychain[20].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.778    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[2]_8[20]
    SLICE_X65Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.946     1.745    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X65Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][20]/C
                         clock pessimism             -0.076     1.669    
    SLICE_X65Y250        FDRE (Hold_fdre_C_D)         0.071     1.740    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[1].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.315ns (77.269%)  route 0.093ns (22.731%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.616     1.367    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/CLK
    SLICE_X72Y247        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y247        FDRE (Prop_fdre_C_Q)         0.100     1.467 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/Q
                         net (fo=65, routed)          0.092     1.559    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/Q[2]
    SLICE_X73Y247                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.ma0/I0
    SLICE_X73Y247        LUT2 (Prop_lut2_I0_O)        0.033     1.592 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.592    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X73Y247                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/DI[1]
    SLICE_X73Y247        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.091     1.683 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.683    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[7].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X73Y248                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X73Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.708 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.708    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[11].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X73Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X73Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.733 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.734    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[15].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X73Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X73Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.775 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.775    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[1]_7[16]
    SLICE_X73Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.942     1.741    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X73Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][16]/C
                         clock pessimism             -0.076     1.665    
    SLICE_X73Y250        FDRE (Hold_fdre_C_D)         0.071     1.736    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.297ns (72.844%)  route 0.111ns (27.156%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.589     1.340    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X8Y198         FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y198         FDRE (Prop_fdre_C_Q)         0.118     1.458 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]/Q
                         net (fo=2, routed)           0.110     1.568    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][14]
    SLICE_X11Y198                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][15]_i_3/I0
    SLICE_X11Y198        LUT2 (Prop_lut2_I0_O)        0.028     1.596 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][15]_i_3/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[1][15]_i_3_n_0
    SLICE_X11Y198                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1/S[2]
    SLICE_X11Y198        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.681 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][15]_i_1_n_0
    SLICE_X11Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1/CI
    SLICE_X11Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.706 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.707    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][19]_i_1_n_0
    SLICE_X11Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]_i_1/CI
    SLICE_X11Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.748 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.748    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp9[16]
    SLICE_X11Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.895     1.694    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X11Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][20]/C
                         clock pessimism             -0.056     1.638    
    SLICE_X11Y200        FDRE (Hold_fdre_C_D)         0.071     1.709    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.291ns (71.328%)  route 0.117ns (28.672%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.539     1.290    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X96Y199        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y199        FDRE (Prop_fdre_C_Q)         0.118     1.408 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.116     1.524    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/R[4]
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/I1
    SLICE_X97Y199        LUT2 (Prop_lut2_I1_O)        0.028     1.552 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3/O
                         net (fo=1, routed)           0.000     1.552    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[0][5]_i_3_n_0
    SLICE_X97Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/S[2]
    SLICE_X97Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.637 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.638    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]_i_1_n_0
    SLICE_X97Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/CI
    SLICE_X97Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.698 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.698    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp[5]
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.845     1.644    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X97Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]/C
                         clock pessimism             -0.056     1.588    
    SLICE_X97Y200        FDRE (Hold_fdre_C_D)         0.071     1.659    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.290ns (71.041%)  route 0.118ns (28.959%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.556     1.307    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X124Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y199       FDRE (Prop_fdre_C_Q)         0.100     1.407 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][17]/Q
                         net (fo=2, routed)           0.118     1.525    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg_n_0_[1][17]
    SLICE_X125Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/DI[1]
    SLICE_X125Y199       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.124     1.649 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.649    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X125Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X125Y200       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.674 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.674    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_0
    SLICE_X125Y201                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5/CI
    SLICE_X125Y201       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.715 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.715    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__5_n_7
    SLICE_X125Y201       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.862     1.661    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X125Y201       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][25]/C
                         clock pessimism             -0.056     1.605    
    SLICE_X125Y201       FDRE (Hold_fdre_C_D)         0.071     1.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.193ns (48.200%)  route 0.207ns (51.800%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.566     1.317    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X110Y100       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDRE (Prop_fdre_C_Q)         0.118     1.435 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][3]/Q
                         net (fo=2, routed)           0.207     1.642    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][3]
    SLICE_X118Y99                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_4/I0
    SLICE_X118Y99        LUT2 (Prop_lut2_I0_O)        0.028     1.670 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_4/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_4_n_0
    SLICE_X118Y99                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/S[1]
    SLICE_X118Y99        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.717 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.717    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp3[1]
    SLICE_X118Y99        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.843     1.642    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X118Y99        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][3]/C
                         clock pessimism             -0.056     1.586    
    SLICE_X118Y99        FDRE (Hold_fdre_C_D)         0.092     1.678    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.240ns (58.616%)  route 0.169ns (41.384%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.709     1.460    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X44Y299        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg[2][13]/Q
                         net (fo=2, routed)           0.169     1.729    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[2].b_is_even.pp_out_reg_reg_n_0_[2][13]
    SLICE_X45Y300                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/DI[3]
    SLICE_X45Y300        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     1.817 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.817    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1_n_0
    SLICE_X45Y301                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CI
    SLICE_X45Y301        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.869 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp14[14]
    SLICE_X45Y301        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.056     1.855    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X45Y301        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][16]/C
                         clock pessimism             -0.096     1.759    
    SLICE_X45Y301        FDRE (Hold_fdre_C_D)         0.071     1.830    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[11].ai_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.331ns (81.016%)  route 0.078ns (18.984%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.589     1.340    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X15Y197        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[11].ai_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDRE (Prop_fdre_C_Q)         0.091     1.431 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[11].ai_reg_reg[11]/Q
                         net (fo=1, routed)           0.077     1.508    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/p_12_in
    SLICE_X15Y197                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_2/I1
    SLICE_X15Y197        LUT3 (Prop_lut3_I1_O)        0.064     1.572 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.572    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_2_n_0
    SLICE_X15Y197                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/S[2]
    SLICE_X15Y197        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.657 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.657    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_n_0
    SLICE_X15Y198                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CI
    SLICE_X15Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.682 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.682    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_n_0
    SLICE_X15Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CI
    SLICE_X15Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.707 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.708    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__3_n_0
    SLICE_X15Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/CI
    SLICE_X15Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.749 r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.749    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__4_n_7
    SLICE_X15Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.895     1.694    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X15Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]/C
                         clock pessimism             -0.056     1.638    
    SLICE_X15Y200        FDRE (Hold_fdre_C_D)         0.071     1.709    design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/GENERATE_UP_DATA[0].MULT/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.269ns (65.989%)  route 0.139ns (34.011%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.640     1.391    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/CLK
    SLICE_X139Y249       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y249       FDRE (Prop_fdre_C_Q)         0.091     1.482 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_b_side/d1.dout_i_reg[14]/Q
                         net (fo=10, routed)          0.138     1.620    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/bi_fab_r_side[14]
    SLICE_X139Y249                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[15].ppadd.b_is_even.stageN.ma0/I1
    SLICE_X139Y249       LUT2 (Prop_lut2_I1_O)        0.068     1.688 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[15].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.688    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[15].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X139Y249                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/DI[3]
    SLICE_X139Y249       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.069     1.757 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.758    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[15].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X139Y250                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X139Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.799 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[3].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.799    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[3]_9[16]
    SLICE_X139Y250       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.965     1.764    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X139Y250       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][16]/C
                         clock pessimism             -0.076     1.688    
    SLICE_X139Y250       FDRE (Hold_fdre_C_D)         0.071     1.759    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.204ns (49.796%)  route 0.206ns (50.204%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.748     1.499    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/clk_mem
    SLICE_X153Y295       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y295       FDRE (Prop_fdre_C_Q)         0.091     1.590 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/MUL_PIPELINE[2].mult_result_r_reg[2][19]/Q
                         net (fo=1, routed)           0.206     1.796    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/MUL_PIPELINE[2].mult_result_r_reg[2][31][19]
    SLICE_X150Y301                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[19]_i_2__5/I1
    SLICE_X150Y301       LUT2 (Prop_lut2_I1_O)        0.064     1.860 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[19]_i_2__5/O
                         net (fo=1, routed)           0.000     1.860    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r[19]_i_2__5_n_0
    SLICE_X150Y301                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]_i_1__23/S[3]
    SLICE_X150Y301       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.909 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]_i_1__23/O[3]
                         net (fo=1, routed)           0.000     1.909    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]_i_1__23_n_4
    SLICE_X150Y301       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.095     1.894    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X150Y301       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]/C
                         clock pessimism             -0.096     1.798    
    SLICE_X150Y301       FDCE (Hold_fdce_C_D)         0.071     1.869    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.297ns (72.589%)  route 0.112ns (27.411%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.552     1.303    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X118Y198       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y198       FDRE (Prop_fdre_C_Q)         0.118     1.421 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][5]/Q
                         net (fo=2, routed)           0.111     1.532    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg_n_0_[0][5]
    SLICE_X120Y198                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][6]_i_3/I0
    SLICE_X120Y198       LUT2 (Prop_lut2_I0_O)        0.028     1.560 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][6]_i_3/O
                         net (fo=1, routed)           0.000     1.560    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[0][6]_i_3_n_0
    SLICE_X120Y198                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]_i_1/S[2]
    SLICE_X120Y198       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.645 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][6]_i_1_n_0
    SLICE_X120Y199                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]_i_1/CI
    SLICE_X120Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.670 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.671    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][10]_i_1_n_0
    SLICE_X120Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]_i_1/CI
    SLICE_X120Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.712 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][14]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.712    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp16[8]
    SLICE_X120Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.858     1.657    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X120Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]/C
                         clock pessimism             -0.056     1.601    
    SLICE_X120Y200       FDRE (Hold_fdre_C_D)         0.071     1.672    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.302ns (70.146%)  route 0.129ns (29.854%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.542     1.293    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X57Y197        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y197        FDRE (Prop_fdre_C_Q)         0.100     1.393 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][10]/Q
                         net (fo=1, routed)           0.128     1.521    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg_n_0_[3][10]
    SLICE_X58Y197                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_3/I1
    SLICE_X58Y197        LUT2 (Prop_lut2_I1_O)        0.028     1.549 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_3/O
                         net (fo=1, routed)           0.000     1.549    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][13]_i_3_n_0
    SLICE_X58Y197                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/S[2]
    SLICE_X58Y197        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     1.628 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]_i_1_n_0
    SLICE_X58Y198                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CI
    SLICE_X58Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.655 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.655    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1_n_0
    SLICE_X58Y199                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][21]_i_1/CI
    SLICE_X58Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.682 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][21]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.683    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][21]_i_1_n_0
    SLICE_X58Y200                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][25]_i_1/CI
    SLICE_X58Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.724 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][25]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.724    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/plusOp3[20]
    SLICE_X58Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.848     1.647    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X58Y200        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][22]/C
                         clock pessimism             -0.056     1.591    
    SLICE_X58Y200        FDRE (Hold_fdre_C_D)         0.092     1.683    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.278ns (64.544%)  route 0.153ns (35.456%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.620     1.371    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/CLK
    SLICE_X66Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y249        FDRE (Prop_fdre_C_Q)         0.107     1.478 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_top/d1.dout_i_reg[2]/Q
                         net (fo=21, routed)          0.152     1.630    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/Q[2]
    SLICE_X66Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.ma0/I1
    SLICE_X66Y249        LUT2 (Prop_lut2_I1_O)        0.065     1.695 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.ma0/O
                         net (fo=1, routed)           0.000     1.695    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.ma0_n_0
    SLICE_X66Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/DI[3]
    SLICE_X66Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     1.760 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.761    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[3].ppadd.b_is_even.stageN.muxcy0_n_0
    SLICE_X66Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CI
    SLICE_X66Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.802 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.802    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/pp_out[1]_1[4]
    SLICE_X66Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.946     1.745    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X66Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][4]/C
                         clock pessimism             -0.076     1.669    
    SLICE_X66Y250        FDRE (Hold_fdre_C_D)         0.092     1.761    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.293ns (71.348%)  route 0.118ns (28.652%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.618     1.369    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X71Y249        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        FDRE (Prop_fdre_C_Q)         0.091     1.460 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[12].ai_reg_reg[12]/Q
                         net (fo=1, routed)           0.117     1.577    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/p_13_in
    SLICE_X71Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1/I1
    SLICE_X71Y249        LUT3 (Prop_lut3_I1_O)        0.066     1.643 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.643    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_i_1_n_0
    SLICE_X71Y249                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/S[3]
    SLICE_X71Y249        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.727 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.728    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__1_n_0
    SLICE_X71Y250                                                     r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/CI
    SLICE_X71Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.780 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.780    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/plusOp_inferred__0_carry__2_n_5
    SLICE_X71Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.944     1.743    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X71Y250        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][15]/C
                         clock pessimism             -0.076     1.667    
    SLICE_X71Y250        FDRE (Hold_fdre_C_D)         0.071     1.738    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.204ns (49.630%)  route 0.207ns (50.370%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.546     1.297    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/CLK
    SLICE_X109Y199       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.091     1.388 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/d1.dout_i_reg[2]/Q
                         net (fo=65, routed)          0.207     1.595    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/Q[2]
    SLICE_X109Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1__0/I0
    SLICE_X109Y200       LUT4 (Prop_lut4_I0_O)        0.064     1.659 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.fabric_predelay_a_side/NxM_mult.ppgen[1].carrychain[5].ppadd.b_is_even.stageN.muxcy0_i_1__0/O
                         net (fo=1, routed)           0.000     1.659    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/lut_sig93_out
    SLICE_X109Y200                                                    r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/S[1]
    SLICE_X109Y200       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     1.708 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.708    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/pp_out[1]_7[5]
    SLICE_X109Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.852     1.651    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X109Y200       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][5]/C
                         clock pessimism             -0.056     1.595    
    SLICE_X109Y200       FDRE (Hold_fdre_C_D)         0.071     1.666    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.pp_gen_pipeline.pp_gen_loop[1].b_is_even.pp_out_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.430%)  route 0.107ns (47.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.607     1.358    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/CLK
    SLICE_X74Y219        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y219        FDRE (Prop_fdre_C_Q)         0.118     1.476 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][22]/Q
                         net (fo=1, routed)           0.107     1.583    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/DIN[22]
    SLICE_X78Y219        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.829     1.628    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/CLK
    SLICE_X78Y219        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0/CLK
                         clock pessimism             -0.241     1.387    
    SLICE_X78Y219        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.541    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_side/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.827     1.578    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X157Y312       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y312       FDRE (Prop_fdre_C_Q)         0.100     1.678 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.733    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[8]
    SLICE_X156Y312       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.093     1.892    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X156Y312       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
                         clock pessimism             -0.303     1.589    
    SLICE_X156Y312       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.691    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.826     1.577    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X157Y314       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y314       FDRE (Prop_fdre_C_Q)         0.100     1.677 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.055     1.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[16]
    SLICE_X156Y314       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.092     1.891    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X156Y314       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/CLK
                         clock pessimism             -0.303     1.588    
    SLICE_X156Y314       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.690    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[12].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X91Y295        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y295        FDRE (Prop_fdre_C_Q)         0.100     1.538 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/Q
                         net (fo=1, routed)           0.055     1.593    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[24]
    SLICE_X90Y295        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[12].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.933     1.732    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X90Y295        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[12].i_srl16e0/CLK
                         clock pessimism             -0.283     1.449    
    SLICE_X90Y295        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.551    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[12].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.550     1.301    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X95Y114        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y114        FDRE (Prop_fdre_C_Q)         0.100     1.401 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/Q
                         net (fo=1, routed)           0.055     1.456    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[32]
    SLICE_X94Y114        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.750     1.549    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y114        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/CLK
                         clock pessimism             -0.237     1.312    
    SLICE_X94Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.414    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.552     1.303    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X95Y110        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDRE (Prop_fdre_C_Q)         0.100     1.403 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][16]/Q
                         net (fo=1, routed)           0.055     1.458    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[16]
    SLICE_X94Y110        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.753     1.552    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y110        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0/CLK
                         clock pessimism             -0.238     1.314    
    SLICE_X94Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.416    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[6].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[1].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.750     1.501    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X155Y298       FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y298       FDRE (Prop_fdre_C_Q)         0.100     1.601 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/Q
                         net (fo=1, routed)           0.055     1.656    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[32]
    SLICE_X154Y298       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.997     1.796    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X154Y298       SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/CLK
                         clock pessimism             -0.284     1.512    
    SLICE_X154Y298       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.614    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_MULT_DATA[2].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.645     1.396    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X149Y76        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y76        FDRE (Prop_fdre_C_Q)         0.100     1.496 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]/Q
                         net (fo=1, routed)           0.055     1.551    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[32]
    SLICE_X148Y76        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.864     1.663    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X148Y76        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0/CLK
                         clock pessimism             -0.256     1.407    
    SLICE_X148Y76        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.509    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[1].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[16].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.766     1.517    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/CLK
    SLICE_X83Y333        FDRE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y333        FDRE (Prop_fdre_C_Q)         0.100     1.617 r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.672    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/DIN[8]
    SLICE_X82Y333        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.030     1.829    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/CLK
    SLICE_X82Y333        SRL16E                                       r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0/CLK
                         clock pessimism             -0.301     1.528    
    SLICE_X82Y333        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.630    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_MULT_DATA[0].u_sif_mult_l/mult_l/mult_pipeline_l/mult_32_l/U0/i_mult/gDSP.gHYBRID.iHYBRID/two_fabric_mults.iLUT_top/extra_pipeline.extraoutputdel/dN_hlutnm.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y41   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/bias_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y41   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/bias_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y39   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/bias_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y39   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/bias_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y33   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/a_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y33   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/a_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y33   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/a_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y33   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/a_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y40   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/b_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y40   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/b_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y41   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/b_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y41   design_1_i/engine_top_0/inst/conv_top_0/u_conv_bn/b_fifo/fifo_x/fifo/ram_1r1w/dpram_64_1024/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB18_X0Y4    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB18_X0Y4    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y7    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y7    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y6    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y6    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y8    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y8    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y38   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y38   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y32   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y32   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y49   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y49   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y34   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y34   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y17   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y17   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X3Y19   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X3Y19   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y17   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y17   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y3    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y3    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y19   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y19   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y30   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y30   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y5    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y5    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y30   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X1Y30   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y25   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X2Y25   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y31   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y31   design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y8    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         7.000       4.817      RAMB36_X0Y8    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/ram_1r1w/dpram_64_16384/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_111_113/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_111_113/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_111_113/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_111_113/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X34Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_114_116/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X34Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_114_116/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X34Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_114_116/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X34Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_114_116/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_123_125/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_123_125/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_123_125/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_123_125/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y121  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_153_155/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y121  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_153_155/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y121  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_153_155/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y121  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_153_155/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X42Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_252_254/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X42Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_252_254/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X42Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_252_254/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X42Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_252_254/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_30_32/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_30_32/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_30_32/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X38Y118  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_30_32/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X70Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[2].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X70Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[2].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X70Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[2].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X70Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[2].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y214  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_150_152/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y214  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_150_152/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y214  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_150_152/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y214  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_150_152/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y236  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_51_53/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y236  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_51_53/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y236  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_51_53/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X82Y236  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_51_53/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X32Y178  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X32Y178  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X32Y178  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X32Y178  design_1_i/engine_top_0/inst/conv_top_0/obuf2bias_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_78_80/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X48Y179  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/GENERATE_UP_DATA[0].bn_fifo/fifo/ram_1r1w/dpram_32_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X48Y179  design_1_i/engine_top_0/inst/conv_top_0/u_conv_bias/GENERATE_UP_DATA[0].bn_fifo/fifo/ram_1r1w/dpram_32_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X0Y153   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_9/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X4Y136   design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X14Y158  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X14Y158  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X14Y158  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X14Y158  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y111  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_45_47/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y111  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_45_47/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y111  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_45_47/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y111  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_45_47/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X20Y163  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_48_50/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X20Y163  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_48_50/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X20Y163  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_48_50/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X20Y163  design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_48_50/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X8Y158   design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_57_59/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X8Y158   design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_57_59/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X8Y158   design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_57_59/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X8Y158   design_1_i/engine_top_0/inst/conv_top_0/dma2coef_fifo/fifo/ram_1r1w/dpram_64_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_57_59/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X54Y115  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y116  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_105_107/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y116  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_105_107/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y116  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_105_107/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y116  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_105_107/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y119  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_117_119/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y123  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_120_122/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y123  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_120_122/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y123  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_120_122/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X26Y123  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_120_122/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_126_128/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.910         3.500       2.590      SLICE_X22Y122  design_1_i/engine_top_0/inst/conv_top_0/line2matrix_fifo[0].L2M_fifo/fifo/ram_1r1w/dpram_256_64/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_126_128/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.442ns (9.110%)  route 4.410ns (90.890%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 10.173 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.584     7.853    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.700    10.173    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X115Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.290    
                         clock uncertainty           -0.111    10.179    
    SLICE_X115Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.924    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.442ns (9.110%)  route 4.410ns (90.890%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 10.173 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.584     7.853    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.700    10.173    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X115Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.290    
                         clock uncertainty           -0.111    10.179    
    SLICE_X115Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.924    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.442ns (9.110%)  route 4.410ns (90.890%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 10.173 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.584     7.853    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.700    10.173    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X115Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.290    
                         clock uncertainty           -0.111    10.179    
    SLICE_X115Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.924    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.924    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.071    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.442ns (9.098%)  route 4.416ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 10.184 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.590     7.859    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X141Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.711    10.184    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X141Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.301    
                         clock uncertainty           -0.111    10.190    
    SLICE_X141Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.935    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.442ns (9.098%)  route 4.416ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 10.184 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.590     7.859    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X141Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.711    10.184    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X141Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.301    
                         clock uncertainty           -0.111    10.190    
    SLICE_X141Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.935    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.442ns (9.098%)  route 4.416ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 10.184 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.590     7.859    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X141Y349       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.711    10.184    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X141Y349       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.301    
                         clock uncertainty           -0.111    10.190    
    SLICE_X141Y349       FDCE (Recov_fdce_C_CLR)     -0.255     9.935    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.322ns (6.872%)  route 4.364ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 10.041 - 7.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.474     3.054    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y123        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.269     3.323 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/Q
                         net (fo=257, routed)         3.001     6.324    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X4Y96                                                       r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
    SLICE_X4Y96          LUT1 (Prop_lut1_I0_O)        0.053     6.377 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=21, routed)          1.363     7.740    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y81          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.568    10.041    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.117    10.158    
                         clock uncertainty           -0.111    10.047    
    SLICE_X8Y81          FDPE (Recov_fdpe_C_PRE)     -0.228     9.819    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.322ns (6.872%)  route 4.364ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 10.041 - 7.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.474     3.054    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y123        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.269     3.323 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/Q
                         net (fo=257, routed)         3.001     6.324    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X4Y96                                                       r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
    SLICE_X4Y96          LUT1 (Prop_lut1_I0_O)        0.053     6.377 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=21, routed)          1.363     7.740    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y81          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.568    10.041    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.117    10.158    
                         clock uncertainty           -0.111    10.047    
    SLICE_X8Y81          FDPE (Recov_fdpe_C_PRE)     -0.228     9.819    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.442ns (9.133%)  route 4.398ns (90.867%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 10.171 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.572     7.841    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X111Y308       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.698    10.171    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X111Y308       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.288    
                         clock uncertainty           -0.111    10.177    
    SLICE_X111Y308       FDCE (Recov_fdce_C_CLR)     -0.255     9.922    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.442ns (9.133%)  route 4.398ns (90.867%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 10.171 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.572     7.841    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X111Y308       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.698    10.171    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X111Y308       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.288    
                         clock uncertainty           -0.111    10.177    
    SLICE_X111Y308       FDCE (Recov_fdce_C_CLR)     -0.255     9.922    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 0.442ns (9.133%)  route 4.398ns (90.867%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 10.171 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.572     7.841    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X111Y308       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.698    10.171    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X111Y308       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.288    
                         clock uncertainty           -0.111    10.177    
    SLICE_X111Y308       FDCE (Recov_fdce_C_CLR)     -0.255     9.922    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.322ns (6.872%)  route 4.364ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 10.041 - 7.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.474     3.054    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y123        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.269     3.323 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/Q
                         net (fo=257, routed)         3.001     6.324    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X4Y96                                                       r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
    SLICE_X4Y96          LUT1 (Prop_lut1_I0_O)        0.053     6.377 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=21, routed)          1.363     7.740    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y81          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.568    10.041    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.117    10.158    
                         clock uncertainty           -0.111    10.047    
    SLICE_X8Y81          FDPE (Recov_fdpe_C_PRE)     -0.192     9.855    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.322ns (6.872%)  route 4.364ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 10.041 - 7.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.474     3.054    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X23Y123        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.269     3.323 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica_2/Q
                         net (fo=257, routed)         3.001     6.324    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/peripheral_aresetn[0]_repN_2_alias
    SLICE_X4Y96                                                       r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/I0
    SLICE_X4Y96          LUT1 (Prop_lut1_I0_O)        0.053     6.377 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=21, routed)          1.363     7.740    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y81          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.568    10.041    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.117    10.158    
                         clock uncertainty           -0.111    10.047    
    SLICE_X8Y81          FDPE (Recov_fdpe_C_PRE)     -0.192     9.855    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.442ns (10.093%)  route 3.937ns (89.907%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.111     7.380    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y134        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.378     9.851    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X11Y134        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/C
                         clock pessimism              0.107     9.958    
                         clock uncertainty           -0.111     9.847    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.255     9.592    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.442ns (10.093%)  route 3.937ns (89.907%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.111     7.380    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y134        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.378     9.851    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X11Y134        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/C
                         clock pessimism              0.107     9.958    
                         clock uncertainty           -0.111     9.847    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.255     9.592    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.442ns (10.093%)  route 3.937ns (89.907%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 9.851 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.111     7.380    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y134        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.378     9.851    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X11Y134        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/C
                         clock pessimism              0.107     9.958    
                         clock uncertainty           -0.111     9.847    
    SLICE_X11Y134        FDCE (Recov_fdce_C_CLR)     -0.255     9.592    design_1_i/engine_top_0/inst/conv_top_0/genblk3[0].GENERATE_CONV_KERNEL[0].u_conv_kernel_2D/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/final_result_vld_reg_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.444%)  route 4.238ns (90.556%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 10.151 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y321        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/final_result_vld_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.678    10.151    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X59Y321        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/final_result_vld_reg_reg/C
                         clock pessimism              0.117    10.268    
                         clock uncertainty           -0.111    10.157    
    SLICE_X59Y321        FDCE (Recov_fdce_C_CLR)     -0.255     9.902    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/final_result_vld_reg_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.444%)  route 4.238ns (90.556%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 10.151 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y321        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.678    10.151    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X59Y321        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[24]/C
                         clock pessimism              0.117    10.268    
                         clock uncertainty           -0.111    10.157    
    SLICE_X59Y321        FDCE (Recov_fdce_C_CLR)     -0.255     9.902    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[24]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.444%)  route 4.238ns (90.556%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 10.151 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y321        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.678    10.151    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X59Y321        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[25]/C
                         clock pessimism              0.117    10.268    
                         clock uncertainty           -0.111    10.157    
    SLICE_X59Y321        FDCE (Recov_fdce_C_CLR)     -0.255     9.902    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[25]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.444%)  route 4.238ns (90.556%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 10.151 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y321        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.678    10.151    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X59Y321        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[26]/C
                         clock pessimism              0.117    10.268    
                         clock uncertainty           -0.111    10.157    
    SLICE_X59Y321        FDCE (Recov_fdce_C_CLR)     -0.255     9.902    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[26]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.444%)  route 4.238ns (90.556%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 10.151 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y321        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.678    10.151    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X59Y321        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[27]/C
                         clock pessimism              0.117    10.268    
                         clock uncertainty           -0.111    10.157    
    SLICE_X59Y321        FDCE (Recov_fdce_C_CLR)     -0.255     9.902    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[27]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.442ns (9.420%)  route 4.250ns (90.580%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 10.167 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.424     7.693    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y311        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.694    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X43Y311        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.284    
                         clock uncertainty           -0.111    10.173    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.255     9.918    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.442ns (9.420%)  route 4.250ns (90.580%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 10.167 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.424     7.693    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y311        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.694    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X43Y311        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.284    
                         clock uncertainty           -0.111    10.173    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.255     9.918    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.442ns (9.420%)  route 4.250ns (90.580%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 10.167 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.424     7.693    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y311        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.694    10.167    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X43Y311        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.284    
                         clock uncertainty           -0.111    10.173    
    SLICE_X43Y311        FDCE (Recov_fdce_C_CLR)     -0.255     9.918    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[1].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.442ns (9.424%)  route 4.248ns (90.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 10.165 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.422     7.691    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y341       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.692    10.165    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X101Y341       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.282    
                         clock uncertainty           -0.111    10.171    
    SLICE_X101Y341       FDCE (Recov_fdce_C_CLR)     -0.255     9.916    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.442ns (9.424%)  route 4.248ns (90.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 10.165 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.422     7.691    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y341       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.692    10.165    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X101Y341       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.282    
                         clock uncertainty           -0.111    10.171    
    SLICE_X101Y341       FDCE (Recov_fdce_C_CLR)     -0.255     9.916    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.442ns (9.424%)  route 4.248ns (90.576%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 10.165 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.422     7.691    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X101Y341       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.692    10.165    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X101Y341       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.282    
                         clock uncertainty           -0.111    10.171    
    SLICE_X101Y341       FDCE (Recov_fdce_C_CLR)     -0.255     9.916    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.916    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.442ns (9.172%)  route 4.377ns (90.828%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.551     7.820    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X164Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X164Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X164Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.442ns (9.172%)  route 4.377ns (90.828%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.551     7.820    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X164Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X164Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X164Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 0.442ns (9.172%)  route 4.377ns (90.828%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.551     7.820    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X164Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X164Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X164Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/u_sif_add_final/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.442ns (9.280%)  route 4.321ns (90.720%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 10.239 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.495     7.764    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X161Y309       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.766    10.239    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X161Y309       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[10]/C
                         clock pessimism              0.117    10.356    
                         clock uncertainty           -0.111    10.245    
    SLICE_X161Y309       FDCE (Recov_fdce_C_CLR)     -0.255     9.990    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[10]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.442ns (9.280%)  route 4.321ns (90.720%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 10.239 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.495     7.764    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X161Y309       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.766    10.239    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X161Y309       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[11]/C
                         clock pessimism              0.117    10.356    
                         clock uncertainty           -0.111    10.245    
    SLICE_X161Y309       FDCE (Recov_fdce_C_CLR)     -0.255     9.990    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[11]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.442ns (9.280%)  route 4.321ns (90.720%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 10.239 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.495     7.764    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X161Y309       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.766    10.239    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X161Y309       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[8]/C
                         clock pessimism              0.117    10.356    
                         clock uncertainty           -0.111    10.245    
    SLICE_X161Y309       FDCE (Recov_fdce_C_CLR)     -0.255     9.990    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[8]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.442ns (9.280%)  route 4.321ns (90.720%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 10.239 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.495     7.764    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X161Y309       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.766    10.239    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/clk_mem
    SLICE_X161Y309       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[9]/C
                         clock pessimism              0.117    10.356    
                         clock uncertainty           -0.111    10.245    
    SLICE_X161Y309       FDCE (Recov_fdce_C_CLR)     -0.255     9.990    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_ADDER[0].u_sif_add_result/add/s_r_reg[9]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.442ns (9.176%)  route 4.375ns (90.824%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.549     7.818    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X165Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X165Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[0]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X165Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.442ns (9.176%)  route 4.375ns (90.824%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.549     7.818    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X165Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X165Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[1]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X165Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.442ns (9.176%)  route 4.375ns (90.824%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.549     7.818    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X165Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X165Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[2]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X165Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 0.442ns (9.176%)  route 4.375ns (90.824%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.295ns = ( 10.295 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.549     7.818    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X165Y313       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.822    10.295    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X165Y313       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[3]/C
                         clock pessimism              0.117    10.412    
                         clock uncertainty           -0.111    10.301    
    SLICE_X165Y313       FDCE (Recov_fdce_C_CLR)     -0.255    10.046    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[7].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.046    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.445%)  route 4.238ns (90.555%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 10.159 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y323       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.686    10.159    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X115Y323       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]/C
                         clock pessimism              0.117    10.276    
                         clock uncertainty           -0.111    10.165    
    SLICE_X115Y323       FDCE (Recov_fdce_C_CLR)     -0.255     9.910    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.445%)  route 4.238ns (90.555%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 10.159 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y323       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.686    10.159    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X115Y323       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]/C
                         clock pessimism              0.117    10.276    
                         clock uncertainty           -0.111    10.165    
    SLICE_X115Y323       FDCE (Recov_fdce_C_CLR)     -0.255     9.910    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.442ns (9.445%)  route 4.238ns (90.555%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.159ns = ( 10.159 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.412     7.681    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X115Y323       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.686    10.159    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X115Y323       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]/C
                         clock pessimism              0.117    10.276    
                         clock uncertainty           -0.111    10.165    
    SLICE_X115Y323       FDCE (Recov_fdce_C_CLR)     -0.255     9.910    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[5].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[18]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[19]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[3].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][30]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][30]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][31]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/GENERATE_ACCU_REG[0].accu_0_reg_reg[0][31]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[28]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[29]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 0.442ns (9.454%)  route 4.233ns (90.546%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 10.156 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.407     7.676    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X68Y341        FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.683    10.156    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/clk_mem
    SLICE_X68Y341        FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[31]/C
                         clock pessimism              0.117    10.273    
                         clock uncertainty           -0.111    10.162    
    SLICE_X68Y341        FDCE (Recov_fdce_C_CLR)     -0.255     9.907    design_1_i/engine_top_0/inst/conv_top_0/genblk3[3].GENERATE_CONV_KERNEL[4].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[2].u_kernel/u_sif_add_final/add/s_r_reg[31]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.442ns (9.291%)  route 4.315ns (90.709%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 10.238 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.489     7.758    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X150Y300       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.765    10.238    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X150Y300       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[12]/C
                         clock pessimism              0.117    10.355    
                         clock uncertainty           -0.111    10.244    
    SLICE_X150Y300       FDCE (Recov_fdce_C_CLR)     -0.255     9.989    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[12]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_0 rise@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.442ns (9.291%)  route 4.315ns (90.709%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 10.238 - 7.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.580 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.421     3.001    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y152        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y152        FDRE (Prop_fdre_C_Q)         0.269     3.270 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]_replica/Q
                         net (fo=20, routed)          1.095     4.365    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/peripheral_aresetn[0]_repN_alias
    SLICE_X85Y152                                                     r  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/I0
    SLICE_X85Y152        LUT1 (Prop_lut1_I0_O)        0.053     4.418 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/arready_r_i_2/O
                         net (fo=1, routed)           0.731     5.149    design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0
    BUFGCTRL_X0Y16                                                    f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     5.269 f  design_1_i/engine_top_0/inst/conv_top_0/u_conv_in_coef/u_conv_coef_cache/fifo_x/fifo/aw_reg[0]_0_BUFG_inst/O
                         net (fo=46865, routed)       2.489     7.758    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X150Y300       FDCE                                         f  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     8.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     8.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.765    10.238    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/clk_mem
    SLICE_X150Y300       FDCE                                         r  design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[13]/C
                         clock pessimism              0.117    10.355    
                         clock uncertainty           -0.111    10.244    
    SLICE_X150Y300       FDCE (Recov_fdce_C_CLR)     -0.255     9.989    design_1_i/engine_top_0/inst/conv_top_0/genblk3[2].GENERATE_CONV_KERNEL[2].u_conv_kernel_2D_l/GENERATE_CONV_KERNEL[0].u_kernel/GENERATE_ACCU_RESULTS[0].u_sif_add_result_0/add/s_r_reg[13]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.107ns (34.314%)  route 0.205ns (65.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y106         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.107     1.495 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.205     1.700    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y94          FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.912     1.711    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y94          FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.056     1.655    
    SLICE_X0Y94          FDPE (Remov_fdpe_C_PRE)     -0.088     1.567    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.919%)  route 0.290ns (71.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.290     1.796    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X7Y92          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.909     1.708    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X7Y92          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.056     1.652    
    SLICE_X7Y92          FDCE (Remov_fdce_C_CLR)     -0.069     1.583    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.118ns (28.919%)  route 0.290ns (71.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.290     1.796    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X7Y92          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.909     1.708    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X7Y92          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.056     1.652    
    SLICE_X7Y92          FDCE (Remov_fdce_C_CLR)     -0.069     1.583    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.091ns (34.278%)  route 0.174ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.690     1.441    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y98          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDPE (Prop_fdpe_C_Q)         0.091     1.532 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.174     1.706    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y103         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.840     1.639    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y103         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.056     1.583    
    SLICE_X1Y103         FDPE (Remov_fdpe_C_PRE)     -0.110     1.473    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.355%)  route 0.148ns (55.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.623     1.374    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y126         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.118     1.492 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=3, routed)           0.148     1.640    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X3Y127         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.827     1.626    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y127         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.216     1.410    
    SLICE_X3Y127         FDCE (Remov_fdce_C_CLR)     -0.069     1.341    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.355%)  route 0.148ns (55.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.623     1.374    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y126         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.118     1.492 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=3, routed)           0.148     1.640    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X3Y127         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.827     1.626    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y127         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.216     1.410    
    SLICE_X3Y127         FDCE (Remov_fdce_C_CLR)     -0.069     1.341    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.355%)  route 0.148ns (55.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.623     1.374    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y126         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDPE (Prop_fdpe_C_Q)         0.118     1.492 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=3, routed)           0.148     1.640    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X3Y127         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.827     1.626    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.216     1.410    
    SLICE_X3Y127         FDPE (Remov_fdpe_C_PRE)     -0.072     1.338    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.107ns (45.749%)  route 0.127ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.628     1.379    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.107     1.486 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.127     1.613    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y114         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.835     1.634    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y114         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.237     1.397    
    SLICE_X0Y114         FDPE (Remov_fdpe_C_PRE)     -0.088     1.309    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.384%)  route 0.148ns (55.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.148     1.641    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X5Y127         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.825     1.624    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y127         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.237     1.387    
    SLICE_X5Y127         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.384%)  route 0.148ns (55.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.148     1.641    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X5Y127         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.825     1.624    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y127         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.237     1.387    
    SLICE_X5Y127         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.091ns (24.692%)  route 0.278ns (75.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.690     1.441    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y98          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDPE (Prop_fdpe_C_Q)         0.091     1.532 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.278     1.810    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y106         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.840     1.639    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y106         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.056     1.583    
    SLICE_X1Y106         FDPE (Remov_fdpe_C_PRE)     -0.108     1.475    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.571    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.571    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.571    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.571    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.050     1.571    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.118ns (22.603%)  route 0.404ns (77.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y104         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.404     1.910    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X8Y91          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.878     1.677    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y91          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.056     1.621    
    SLICE_X8Y91          FDPE (Remov_fdpe_C_PRE)     -0.052     1.569    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.343%)  route 0.183ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.183     1.660    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y123         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.825     1.624    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y123         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.237     1.387    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.343%)  route 0.183ns (64.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.183     1.660    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y123         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.825     1.624    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y123         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.237     1.387    
    SLICE_X1Y123         FDCE (Remov_fdce_C_CLR)     -0.069     1.318    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.091ns (22.307%)  route 0.317ns (77.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.690     1.441    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y98          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDPE (Prop_fdpe_C_Q)         0.091     1.532 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.317     1.849    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y109         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.839     1.638    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y109         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.056     1.582    
    SLICE_X0Y109         FDPE (Remov_fdpe_C_PRE)     -0.088     1.494    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.863%)  route 0.204ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.627     1.378    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y121         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.100     1.478 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.204     1.682    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X1Y124         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.824     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y124         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.237     1.386    
    SLICE_X1Y124         FDCE (Remov_fdce_C_CLR)     -0.069     1.317    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.863%)  route 0.204ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.627     1.378    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y121         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.100     1.478 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.204     1.682    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X1Y124         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.824     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y124         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.237     1.386    
    SLICE_X1Y124         FDCE (Remov_fdce_C_CLR)     -0.069     1.317    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.863%)  route 0.204ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.627     1.378    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y121         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.100     1.478 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.204     1.682    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X1Y124         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.824     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y124         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.237     1.386    
    SLICE_X1Y124         FDPE (Remov_fdpe_C_PRE)     -0.072     1.314    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.863%)  route 0.204ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.627     1.378    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y121         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.100     1.478 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.204     1.682    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X1Y124         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.824     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y124         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.237     1.386    
    SLICE_X1Y124         FDPE (Remov_fdpe_C_PRE)     -0.072     1.314    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.863%)  route 0.204ns (67.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.627     1.378    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y121         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDPE (Prop_fdpe_C_Q)         0.100     1.478 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.204     1.682    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X1Y124         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.824     1.623    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y124         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.237     1.386    
    SLICE_X1Y124         FDPE (Remov_fdpe_C_PRE)     -0.072     1.314    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.118ns (32.723%)  route 0.243ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.624     1.375    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y127         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDPE (Prop_fdpe_C_Q)         0.118     1.493 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.243     1.736    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X2Y134         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.834     1.633    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y134         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.216     1.417    
    SLICE_X2Y134         FDCE (Remov_fdce_C_CLR)     -0.050     1.367    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.552%)  route 0.343ns (77.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.343     1.881    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X5Y105         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y105         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.056     1.581    
    SLICE_X5Y105         FDCE (Remov_fdce_C_CLR)     -0.069     1.512    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.552%)  route 0.343ns (77.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.343     1.881    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X5Y105         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y105         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.056     1.581    
    SLICE_X5Y105         FDCE (Remov_fdce_C_CLR)     -0.069     1.512    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.552%)  route 0.343ns (77.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.343     1.881    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X5Y105         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y105         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.056     1.581    
    SLICE_X5Y105         FDPE (Remov_fdpe_C_PRE)     -0.072     1.509    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.552%)  route 0.343ns (77.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.343     1.881    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X5Y105         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y105         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.056     1.581    
    SLICE_X5Y105         FDPE (Remov_fdpe_C_PRE)     -0.072     1.509    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.968%)  route 0.201ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y105         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.201     1.707    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y107         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.839     1.638    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y107         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.237     1.401    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.069     1.332    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.968%)  route 0.201ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y105         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDPE (Prop_fdpe_C_Q)         0.118     1.506 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.201     1.707    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X1Y107         FDCE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.839     1.638    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y107         FDCE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.237     1.401    
    SLICE_X1Y107         FDCE (Remov_fdce_C_CLR)     -0.069     1.332    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.928%)  route 0.199ns (65.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.628     1.379    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDPE (Prop_fdpe_C_Q)         0.107     1.486 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.199     1.685    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y117         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.832     1.631    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.237     1.394    
    SLICE_X0Y117         FDPE (Remov_fdpe_C_PRE)     -0.090     1.304    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.107ns (35.287%)  route 0.196ns (64.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.651     1.402    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.107     1.509 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.196     1.705    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y81         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.870     1.669    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y81         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.236     1.433    
    SLICE_X13Y81         FDPE (Remov_fdpe_C_PRE)     -0.110     1.323    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.107ns (34.928%)  route 0.199ns (65.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y106         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.107     1.495 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.199     1.694    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y103         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.840     1.639    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y103         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.237     1.402    
    SLICE_X0Y103         FDPE (Remov_fdpe_C_PRE)     -0.090     1.312    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.741%)  route 0.196ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.689     1.440    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.091     1.531 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.196     1.727    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X3Y95          FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.912     1.711    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y95          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.257     1.454    
    SLICE_X3Y95          FDPE (Remov_fdpe_C_PRE)     -0.110     1.344    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.100ns (22.015%)  route 0.354ns (77.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.687     1.438    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y94          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.354     1.892    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X7Y105         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.838     1.637    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y105         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.056     1.581    
    SLICE_X7Y105         FDPE (Remov_fdpe_C_PRE)     -0.072     1.509    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.107ns (34.449%)  route 0.204ns (65.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.637     1.388    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y106         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDPE (Prop_fdpe_C_Q)         0.107     1.495 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.204     1.699    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X0Y107         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.839     1.638    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y107         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.237     1.401    
    SLICE_X0Y107         FDPE (Remov_fdpe_C_PRE)     -0.088     1.313    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.107ns (34.609%)  route 0.202ns (65.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.651     1.402    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y81          FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDPE (Prop_fdpe_C_Q)         0.107     1.509 f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.202     1.711    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X13Y80         FDPE                                         f  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.869     1.668    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y80         FDPE                                         r  design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.236     1.432    
    SLICE_X13Y80         FDPE (Remov_fdpe_C_PRE)     -0.108     1.324    design_1_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.016%)  route 0.300ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.300     1.777    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y131         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.831     1.630    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y131         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.216     1.414    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.050     1.364    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.016%)  route 0.300ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.300     1.777    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y131         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.831     1.630    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y131         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.216     1.414    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.050     1.364    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.016%)  route 0.300ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.300     1.777    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y131         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.831     1.630    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y131         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.216     1.414    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.050     1.364    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.016%)  route 0.300ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.300     1.777    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y131         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.831     1.630    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y131         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.216     1.414    
    SLICE_X0Y131         FDCE (Remov_fdce_C_CLR)     -0.050     1.364    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.100ns (25.016%)  route 0.300ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17                                                    r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.626     1.377    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y122         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDPE (Prop_fdpe_C_Q)         0.100     1.477 f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.300     1.777    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X0Y131         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.831     1.630    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y131         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.216     1.414    
    SLICE_X0Y131         FDPE (Remov_fdpe_C_PRE)     -0.052     1.362    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.415    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.698ns  (logic 0.053ns (0.688%)  route 7.645ns (99.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           7.645     7.645    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y102                                                      f  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.053     7.698 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     7.698    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.360     1.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     1.473 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      1.446     2.919    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.041ns  (logic 0.028ns (0.693%)  route 4.013ns (99.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.108ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.013     4.013    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y102                                                      f  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/I0
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.028     4.041 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     4.041    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0_n_0
    SLICE_X0Y102         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG                                         r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=218323, routed)      0.841     1.640    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





