/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* OE */
.set OE__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set OE__0__MASK, 0x80
.set OE__0__PC, CYREG_PRT0_PC7
.set OE__0__PORT, 0
.set OE__0__SHIFT, 7
.set OE__AG, CYREG_PRT0_AG
.set OE__AMUX, CYREG_PRT0_AMUX
.set OE__BIE, CYREG_PRT0_BIE
.set OE__BIT_MASK, CYREG_PRT0_BIT_MASK
.set OE__BYP, CYREG_PRT0_BYP
.set OE__CTL, CYREG_PRT0_CTL
.set OE__DM0, CYREG_PRT0_DM0
.set OE__DM1, CYREG_PRT0_DM1
.set OE__DM2, CYREG_PRT0_DM2
.set OE__DR, CYREG_PRT0_DR
.set OE__INP_DIS, CYREG_PRT0_INP_DIS
.set OE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set OE__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set OE__LCD_EN, CYREG_PRT0_LCD_EN
.set OE__MASK, 0x80
.set OE__PORT, 0
.set OE__PRT, CYREG_PRT0_PRT
.set OE__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set OE__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set OE__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set OE__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set OE__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set OE__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set OE__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set OE__PS, CYREG_PRT0_PS
.set OE__SHIFT, 7
.set OE__SLW, CYREG_PRT0_SLW

/* S0 */
.set S0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set S0__0__MASK, 0x01
.set S0__0__PC, CYREG_PRT0_PC0
.set S0__0__PORT, 0
.set S0__0__SHIFT, 0
.set S0__AG, CYREG_PRT0_AG
.set S0__AMUX, CYREG_PRT0_AMUX
.set S0__BIE, CYREG_PRT0_BIE
.set S0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S0__BYP, CYREG_PRT0_BYP
.set S0__CTL, CYREG_PRT0_CTL
.set S0__DM0, CYREG_PRT0_DM0
.set S0__DM1, CYREG_PRT0_DM1
.set S0__DM2, CYREG_PRT0_DM2
.set S0__DR, CYREG_PRT0_DR
.set S0__INP_DIS, CYREG_PRT0_INP_DIS
.set S0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S0__LCD_EN, CYREG_PRT0_LCD_EN
.set S0__MASK, 0x01
.set S0__PORT, 0
.set S0__PRT, CYREG_PRT0_PRT
.set S0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S0__PS, CYREG_PRT0_PS
.set S0__SHIFT, 0
.set S0__SLW, CYREG_PRT0_SLW

/* S1 */
.set S1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set S1__0__MASK, 0x08
.set S1__0__PC, CYREG_PRT0_PC3
.set S1__0__PORT, 0
.set S1__0__SHIFT, 3
.set S1__AG, CYREG_PRT0_AG
.set S1__AMUX, CYREG_PRT0_AMUX
.set S1__BIE, CYREG_PRT0_BIE
.set S1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S1__BYP, CYREG_PRT0_BYP
.set S1__CTL, CYREG_PRT0_CTL
.set S1__DM0, CYREG_PRT0_DM0
.set S1__DM1, CYREG_PRT0_DM1
.set S1__DM2, CYREG_PRT0_DM2
.set S1__DR, CYREG_PRT0_DR
.set S1__INP_DIS, CYREG_PRT0_INP_DIS
.set S1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S1__LCD_EN, CYREG_PRT0_LCD_EN
.set S1__MASK, 0x08
.set S1__PORT, 0
.set S1__PRT, CYREG_PRT0_PRT
.set S1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S1__PS, CYREG_PRT0_PS
.set S1__SHIFT, 3
.set S1__SLW, CYREG_PRT0_SLW

/* S2 */
.set S2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set S2__0__MASK, 0x10
.set S2__0__PC, CYREG_PRT0_PC4
.set S2__0__PORT, 0
.set S2__0__SHIFT, 4
.set S2__AG, CYREG_PRT0_AG
.set S2__AMUX, CYREG_PRT0_AMUX
.set S2__BIE, CYREG_PRT0_BIE
.set S2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S2__BYP, CYREG_PRT0_BYP
.set S2__CTL, CYREG_PRT0_CTL
.set S2__DM0, CYREG_PRT0_DM0
.set S2__DM1, CYREG_PRT0_DM1
.set S2__DM2, CYREG_PRT0_DM2
.set S2__DR, CYREG_PRT0_DR
.set S2__INP_DIS, CYREG_PRT0_INP_DIS
.set S2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S2__LCD_EN, CYREG_PRT0_LCD_EN
.set S2__MASK, 0x10
.set S2__PORT, 0
.set S2__PRT, CYREG_PRT0_PRT
.set S2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S2__PS, CYREG_PRT0_PS
.set S2__SHIFT, 4
.set S2__SLW, CYREG_PRT0_SLW

/* S3 */
.set S3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set S3__0__MASK, 0x20
.set S3__0__PC, CYREG_PRT0_PC5
.set S3__0__PORT, 0
.set S3__0__SHIFT, 5
.set S3__AG, CYREG_PRT0_AG
.set S3__AMUX, CYREG_PRT0_AMUX
.set S3__BIE, CYREG_PRT0_BIE
.set S3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set S3__BYP, CYREG_PRT0_BYP
.set S3__CTL, CYREG_PRT0_CTL
.set S3__DM0, CYREG_PRT0_DM0
.set S3__DM1, CYREG_PRT0_DM1
.set S3__DM2, CYREG_PRT0_DM2
.set S3__DR, CYREG_PRT0_DR
.set S3__INP_DIS, CYREG_PRT0_INP_DIS
.set S3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set S3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set S3__LCD_EN, CYREG_PRT0_LCD_EN
.set S3__MASK, 0x20
.set S3__PORT, 0
.set S3__PRT, CYREG_PRT0_PRT
.set S3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set S3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set S3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set S3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set S3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set S3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set S3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set S3__PS, CYREG_PRT0_PS
.set S3__SHIFT, 5
.set S3__SLW, CYREG_PRT0_SLW

/* I2C */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* in1 */
.set in1__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set in1__0__MASK, 0x04
.set in1__0__PC, CYREG_PRT3_PC2
.set in1__0__PORT, 3
.set in1__0__SHIFT, 2
.set in1__AG, CYREG_PRT3_AG
.set in1__AMUX, CYREG_PRT3_AMUX
.set in1__BIE, CYREG_PRT3_BIE
.set in1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set in1__BYP, CYREG_PRT3_BYP
.set in1__CTL, CYREG_PRT3_CTL
.set in1__DM0, CYREG_PRT3_DM0
.set in1__DM1, CYREG_PRT3_DM1
.set in1__DM2, CYREG_PRT3_DM2
.set in1__DR, CYREG_PRT3_DR
.set in1__INP_DIS, CYREG_PRT3_INP_DIS
.set in1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set in1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set in1__LCD_EN, CYREG_PRT3_LCD_EN
.set in1__MASK, 0x04
.set in1__PORT, 3
.set in1__PRT, CYREG_PRT3_PRT
.set in1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set in1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set in1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set in1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set in1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set in1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set in1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set in1__PS, CYREG_PRT3_PS
.set in1__SHIFT, 2
.set in1__SLW, CYREG_PRT3_SLW

/* in2 */
.set in2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set in2__0__MASK, 0x08
.set in2__0__PC, CYREG_PRT3_PC3
.set in2__0__PORT, 3
.set in2__0__SHIFT, 3
.set in2__AG, CYREG_PRT3_AG
.set in2__AMUX, CYREG_PRT3_AMUX
.set in2__BIE, CYREG_PRT3_BIE
.set in2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set in2__BYP, CYREG_PRT3_BYP
.set in2__CTL, CYREG_PRT3_CTL
.set in2__DM0, CYREG_PRT3_DM0
.set in2__DM1, CYREG_PRT3_DM1
.set in2__DM2, CYREG_PRT3_DM2
.set in2__DR, CYREG_PRT3_DR
.set in2__INP_DIS, CYREG_PRT3_INP_DIS
.set in2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set in2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set in2__LCD_EN, CYREG_PRT3_LCD_EN
.set in2__MASK, 0x08
.set in2__PORT, 3
.set in2__PRT, CYREG_PRT3_PRT
.set in2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set in2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set in2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set in2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set in2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set in2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set in2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set in2__PS, CYREG_PRT3_PS
.set in2__SHIFT, 3
.set in2__SLW, CYREG_PRT3_SLW

/* in3 */
.set in3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set in3__0__MASK, 0x10
.set in3__0__PC, CYREG_PRT3_PC4
.set in3__0__PORT, 3
.set in3__0__SHIFT, 4
.set in3__AG, CYREG_PRT3_AG
.set in3__AMUX, CYREG_PRT3_AMUX
.set in3__BIE, CYREG_PRT3_BIE
.set in3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set in3__BYP, CYREG_PRT3_BYP
.set in3__CTL, CYREG_PRT3_CTL
.set in3__DM0, CYREG_PRT3_DM0
.set in3__DM1, CYREG_PRT3_DM1
.set in3__DM2, CYREG_PRT3_DM2
.set in3__DR, CYREG_PRT3_DR
.set in3__INP_DIS, CYREG_PRT3_INP_DIS
.set in3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set in3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set in3__LCD_EN, CYREG_PRT3_LCD_EN
.set in3__MASK, 0x10
.set in3__PORT, 3
.set in3__PRT, CYREG_PRT3_PRT
.set in3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set in3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set in3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set in3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set in3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set in3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set in3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set in3__PS, CYREG_PRT3_PS
.set in3__SHIFT, 4
.set in3__SLW, CYREG_PRT3_SLW

/* in4 */
.set in4__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set in4__0__MASK, 0x20
.set in4__0__PC, CYREG_PRT3_PC5
.set in4__0__PORT, 3
.set in4__0__SHIFT, 5
.set in4__AG, CYREG_PRT3_AG
.set in4__AMUX, CYREG_PRT3_AMUX
.set in4__BIE, CYREG_PRT3_BIE
.set in4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set in4__BYP, CYREG_PRT3_BYP
.set in4__CTL, CYREG_PRT3_CTL
.set in4__DM0, CYREG_PRT3_DM0
.set in4__DM1, CYREG_PRT3_DM1
.set in4__DM2, CYREG_PRT3_DM2
.set in4__DR, CYREG_PRT3_DR
.set in4__INP_DIS, CYREG_PRT3_INP_DIS
.set in4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set in4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set in4__LCD_EN, CYREG_PRT3_LCD_EN
.set in4__MASK, 0x20
.set in4__PORT, 3
.set in4__PRT, CYREG_PRT3_PRT
.set in4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set in4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set in4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set in4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set in4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set in4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set in4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set in4__PS, CYREG_PRT3_PS
.set in4__SHIFT, 5
.set in4__SLW, CYREG_PRT3_SLW

/* Done */
.set Done__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Done__0__MASK, 0x40
.set Done__0__PC, CYREG_PRT1_PC6
.set Done__0__PORT, 1
.set Done__0__SHIFT, 6
.set Done__AG, CYREG_PRT1_AG
.set Done__AMUX, CYREG_PRT1_AMUX
.set Done__BIE, CYREG_PRT1_BIE
.set Done__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Done__BYP, CYREG_PRT1_BYP
.set Done__CTL, CYREG_PRT1_CTL
.set Done__DM0, CYREG_PRT1_DM0
.set Done__DM1, CYREG_PRT1_DM1
.set Done__DM2, CYREG_PRT1_DM2
.set Done__DR, CYREG_PRT1_DR
.set Done__INP_DIS, CYREG_PRT1_INP_DIS
.set Done__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Done__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Done__LCD_EN, CYREG_PRT1_LCD_EN
.set Done__MASK, 0x40
.set Done__PORT, 1
.set Done__PRT, CYREG_PRT1_PRT
.set Done__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Done__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Done__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Done__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Done__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Done__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Done__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Done__PS, CYREG_PRT1_PS
.set Done__SHIFT, 6
.set Done__SLW, CYREG_PRT1_SLW

/* PWM1 */
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PWM1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM1_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PWM1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set PWM1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set PWM1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set PWM1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set PWM1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set PWM1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set PWM1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* PWM2 */
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM2_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* Timer */
.set Timer_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_INT__INTC_MASK, 0x02
.set Timer_INT__INTC_NUMBER, 1
.set Timer_INT__INTC_PRIOR_NUM, 7
.set Timer_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Timer_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Counter */
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Counter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Counter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Counter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Counter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Counter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Counter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Counter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Counter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Counter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Counter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Counter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Counter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Counter_INT__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Counter_INT__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Counter_INT__INTC_MASK, 0x01
.set Counter_INT__INTC_NUMBER, 0
.set Counter_INT__INTC_PRIOR_NUM, 7
.set Counter_INT__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Counter_INT__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Counter_INT__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PwmPIN1 */
.set PwmPIN1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set PwmPIN1__0__MASK, 0x01
.set PwmPIN1__0__PC, CYREG_PRT3_PC0
.set PwmPIN1__0__PORT, 3
.set PwmPIN1__0__SHIFT, 0
.set PwmPIN1__AG, CYREG_PRT3_AG
.set PwmPIN1__AMUX, CYREG_PRT3_AMUX
.set PwmPIN1__BIE, CYREG_PRT3_BIE
.set PwmPIN1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PwmPIN1__BYP, CYREG_PRT3_BYP
.set PwmPIN1__CTL, CYREG_PRT3_CTL
.set PwmPIN1__DM0, CYREG_PRT3_DM0
.set PwmPIN1__DM1, CYREG_PRT3_DM1
.set PwmPIN1__DM2, CYREG_PRT3_DM2
.set PwmPIN1__DR, CYREG_PRT3_DR
.set PwmPIN1__INP_DIS, CYREG_PRT3_INP_DIS
.set PwmPIN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PwmPIN1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PwmPIN1__LCD_EN, CYREG_PRT3_LCD_EN
.set PwmPIN1__MASK, 0x01
.set PwmPIN1__PORT, 3
.set PwmPIN1__PRT, CYREG_PRT3_PRT
.set PwmPIN1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PwmPIN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PwmPIN1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PwmPIN1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PwmPIN1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PwmPIN1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PwmPIN1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PwmPIN1__PS, CYREG_PRT3_PS
.set PwmPIN1__SHIFT, 0
.set PwmPIN1__SLW, CYREG_PRT3_SLW

/* PwmPIN2 */
.set PwmPIN2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set PwmPIN2__0__MASK, 0x02
.set PwmPIN2__0__PC, CYREG_PRT3_PC1
.set PwmPIN2__0__PORT, 3
.set PwmPIN2__0__SHIFT, 1
.set PwmPIN2__AG, CYREG_PRT3_AG
.set PwmPIN2__AMUX, CYREG_PRT3_AMUX
.set PwmPIN2__BIE, CYREG_PRT3_BIE
.set PwmPIN2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PwmPIN2__BYP, CYREG_PRT3_BYP
.set PwmPIN2__CTL, CYREG_PRT3_CTL
.set PwmPIN2__DM0, CYREG_PRT3_DM0
.set PwmPIN2__DM1, CYREG_PRT3_DM1
.set PwmPIN2__DM2, CYREG_PRT3_DM2
.set PwmPIN2__DR, CYREG_PRT3_DR
.set PwmPIN2__INP_DIS, CYREG_PRT3_INP_DIS
.set PwmPIN2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PwmPIN2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PwmPIN2__LCD_EN, CYREG_PRT3_LCD_EN
.set PwmPIN2__MASK, 0x02
.set PwmPIN2__PORT, 3
.set PwmPIN2__PRT, CYREG_PRT3_PRT
.set PwmPIN2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PwmPIN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PwmPIN2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PwmPIN2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PwmPIN2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PwmPIN2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PwmPIN2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PwmPIN2__PS, CYREG_PRT3_PS
.set PwmPIN2__SHIFT, 1
.set PwmPIN2__SLW, CYREG_PRT3_SLW

/* ClockPWM */
.set ClockPWM__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set ClockPWM__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set ClockPWM__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set ClockPWM__CFG2_SRC_SEL_MASK, 0x07
.set ClockPWM__INDEX, 0x02
.set ClockPWM__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ClockPWM__PM_ACT_MSK, 0x04
.set ClockPWM__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ClockPWM__PM_STBY_MSK, 0x04
.set ClockPWM_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ClockPWM_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ClockPWM_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ClockPWM_1__CFG2_SRC_SEL_MASK, 0x07
.set ClockPWM_1__INDEX, 0x03
.set ClockPWM_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ClockPWM_1__PM_ACT_MSK, 0x08
.set ClockPWM_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ClockPWM_1__PM_STBY_MSK, 0x08

/* ADC_SAR_1 */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_1_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_ExtVref__0__MASK, 0x04
.set ADC_SAR_1_ExtVref__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_ExtVref__0__PORT, 0
.set ADC_SAR_1_ExtVref__0__SHIFT, 2
.set ADC_SAR_1_ExtVref__AG, CYREG_PRT0_AG
.set ADC_SAR_1_ExtVref__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_ExtVref__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_ExtVref__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_ExtVref__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_ExtVref__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_ExtVref__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_ExtVref__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_ExtVref__DR, CYREG_PRT0_DR
.set ADC_SAR_1_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_ExtVref__MASK, 0x04
.set ADC_SAR_1_ExtVref__PORT, 0
.set ADC_SAR_1_ExtVref__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_ExtVref__PS, CYREG_PRT0_PS
.set ADC_SAR_1_ExtVref__SHIFT, 2
.set ADC_SAR_1_ExtVref__SLW, CYREG_PRT0_SLW
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x04
.set ADC_SAR_1_IRQ__INTC_NUMBER, 2
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* SensorOut */
.set SensorOut__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SensorOut__0__MASK, 0x40
.set SensorOut__0__PC, CYREG_PRT0_PC6
.set SensorOut__0__PORT, 0
.set SensorOut__0__SHIFT, 6
.set SensorOut__AG, CYREG_PRT0_AG
.set SensorOut__AMUX, CYREG_PRT0_AMUX
.set SensorOut__BIE, CYREG_PRT0_BIE
.set SensorOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SensorOut__BYP, CYREG_PRT0_BYP
.set SensorOut__CTL, CYREG_PRT0_CTL
.set SensorOut__DM0, CYREG_PRT0_DM0
.set SensorOut__DM1, CYREG_PRT0_DM1
.set SensorOut__DM2, CYREG_PRT0_DM2
.set SensorOut__DR, CYREG_PRT0_DR
.set SensorOut__INP_DIS, CYREG_PRT0_INP_DIS
.set SensorOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SensorOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SensorOut__LCD_EN, CYREG_PRT0_LCD_EN
.set SensorOut__MASK, 0x40
.set SensorOut__PORT, 0
.set SensorOut__PRT, CYREG_PRT0_PRT
.set SensorOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SensorOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SensorOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SensorOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SensorOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SensorOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SensorOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SensorOut__PS, CYREG_PRT0_PS
.set SensorOut__SHIFT, 6
.set SensorOut__SLW, CYREG_PRT0_SLW

/* Pin_ADC_in */
.set Pin_ADC_in__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_ADC_in__0__MASK, 0x02
.set Pin_ADC_in__0__PC, CYREG_PRT0_PC1
.set Pin_ADC_in__0__PORT, 0
.set Pin_ADC_in__0__SHIFT, 1
.set Pin_ADC_in__AG, CYREG_PRT0_AG
.set Pin_ADC_in__AMUX, CYREG_PRT0_AMUX
.set Pin_ADC_in__BIE, CYREG_PRT0_BIE
.set Pin_ADC_in__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_ADC_in__BYP, CYREG_PRT0_BYP
.set Pin_ADC_in__CTL, CYREG_PRT0_CTL
.set Pin_ADC_in__DM0, CYREG_PRT0_DM0
.set Pin_ADC_in__DM1, CYREG_PRT0_DM1
.set Pin_ADC_in__DM2, CYREG_PRT0_DM2
.set Pin_ADC_in__DR, CYREG_PRT0_DR
.set Pin_ADC_in__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_ADC_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_ADC_in__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_ADC_in__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_ADC_in__MASK, 0x02
.set Pin_ADC_in__PORT, 0
.set Pin_ADC_in__PRT, CYREG_PRT0_PRT
.set Pin_ADC_in__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_ADC_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_ADC_in__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_ADC_in__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_ADC_in__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_ADC_in__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_ADC_in__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_ADC_in__PS, CYREG_PRT0_PS
.set Pin_ADC_in__SHIFT, 1
.set Pin_ADC_in__SLW, CYREG_PRT0_SLW

/* Clock_10kHz */
.set Clock_10kHz__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_10kHz__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_10kHz__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_10kHz__CFG2_SRC_SEL_MASK, 0x07
.set Clock_10kHz__INDEX, 0x01
.set Clock_10kHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_10kHz__PM_ACT_MSK, 0x02
.set Clock_10kHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_10kHz__PM_STBY_MSK, 0x02

/* Control_Reg */
.set Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Clock_100kHz */
.set Clock_100kHz__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_100kHz__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_100kHz__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_100kHz__CFG2_SRC_SEL_MASK, 0x07
.set Clock_100kHz__INDEX, 0x00
.set Clock_100kHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_100kHz__PM_ACT_MSK, 0x01
.set Clock_100kHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_100kHz__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
