ARM GAS  /tmp/ccweNNWu.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hash_sha1.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HASH_SHA1,"ax",%progbits
  18              		.align	1
  19              		.global	HASH_SHA1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HASH_SHA1:
  26              	.LFB123:
  27              		.file 1 "FWLIB/src/stm32f4xx_hash_sha1.c"
   1:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
   2:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @file    stm32f4xx_hash_sha1.c
   4:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @version V1.8.0
   6:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @date    04-November-2016
   7:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief   This file provides high level functions to compute the HASH SHA1 and
   8:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          HMAC SHA1 Digest of an input message.
   9:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          peripheral.
  11:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  12:FWLIB/src/stm32f4xx_hash_sha1.c **** @verbatim
  13:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  14:FWLIB/src/stm32f4xx_hash_sha1.c ****                  ##### How to use this driver #####
  15:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===================================================================
  16:FWLIB/src/stm32f4xx_hash_sha1.c ****  [..]
  17:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Enable The HASH controller clock using 
  18:FWLIB/src/stm32f4xx_hash_sha1.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  20:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HASH SHA1 Digest using HASH_SHA1() function.
  21:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  22:FWLIB/src/stm32f4xx_hash_sha1.c ****    (#) Calculate the HMAC SHA1 Digest using HMAC_SHA1() function.
  23:FWLIB/src/stm32f4xx_hash_sha1.c ****   
  24:FWLIB/src/stm32f4xx_hash_sha1.c **** @endverbatim
  25:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  26:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  27:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @attention
  28:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  29:FWLIB/src/stm32f4xx_hash_sha1.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  30:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  31:FWLIB/src/stm32f4xx_hash_sha1.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
ARM GAS  /tmp/ccweNNWu.s 			page 2


  32:FWLIB/src/stm32f4xx_hash_sha1.c ****   * You may not use this file except in compliance with the License.
  33:FWLIB/src/stm32f4xx_hash_sha1.c ****   * You may obtain a copy of the License at:
  34:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  35:FWLIB/src/stm32f4xx_hash_sha1.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  37:FWLIB/src/stm32f4xx_hash_sha1.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:FWLIB/src/stm32f4xx_hash_sha1.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:FWLIB/src/stm32f4xx_hash_sha1.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:FWLIB/src/stm32f4xx_hash_sha1.c ****   * See the License for the specific language governing permissions and
  41:FWLIB/src/stm32f4xx_hash_sha1.c ****   * limitations under the License.
  42:FWLIB/src/stm32f4xx_hash_sha1.c ****   *
  43:FWLIB/src/stm32f4xx_hash_sha1.c ****   ******************************************************************************
  44:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  45:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  46:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Includes ------------------------------------------------------------------*/
  47:FWLIB/src/stm32f4xx_hash_sha1.c **** #include "stm32f4xx_hash.h"
  48:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  49:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  51:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  52:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  53:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH 
  54:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief HASH driver modules
  55:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  56:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  57:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  58:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private typedef -----------------------------------------------------------*/
  59:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private define ------------------------------------------------------------*/
  60:FWLIB/src/stm32f4xx_hash_sha1.c **** #define SHA1BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  62:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private macro -------------------------------------------------------------*/
  63:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private variables ---------------------------------------------------------*/
  64:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private function prototypes -----------------------------------------------*/
  65:FWLIB/src/stm32f4xx_hash_sha1.c **** /* Private functions ---------------------------------------------------------*/
  66:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  67:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Private_Functions
  68:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  69:FWLIB/src/stm32f4xx_hash_sha1.c ****   */ 
  70:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  71:FWLIB/src/stm32f4xx_hash_sha1.c **** /** @defgroup HASH_Group6 High Level SHA1 functions
  72:FWLIB/src/stm32f4xx_hash_sha1.c ****  *  @brief   High Level SHA1 Hash and HMAC functions 
  73:FWLIB/src/stm32f4xx_hash_sha1.c ****  *
  74:FWLIB/src/stm32f4xx_hash_sha1.c **** @verbatim   
  75:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  76:FWLIB/src/stm32f4xx_hash_sha1.c ****                ##### High Level SHA1 Hash and HMAC functions #####
  77:FWLIB/src/stm32f4xx_hash_sha1.c ****  ===============================================================================
  78:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  79:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  80:FWLIB/src/stm32f4xx_hash_sha1.c **** @endverbatim
  81:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @{
  82:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  83:FWLIB/src/stm32f4xx_hash_sha1.c **** 
  84:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
  85:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HASH SHA1 digest.
  86:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
  87:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
  88:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
ARM GAS  /tmp/ccweNNWu.s 			page 3


  89:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
  90:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
  91:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
  92:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
  93:FWLIB/src/stm32f4xx_hash_sha1.c **** ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
  94:FWLIB/src/stm32f4xx_hash_sha1.c **** {
  28              		.loc 1 94 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 20
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
  41 0002 8FB0     		sub	sp, sp, #60
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 80
  44 0004 0F46     		mov	r7, r1
  45 0006 1646     		mov	r6, r2
  95:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
  96:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
  97:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
  46              		.loc 1 97 0
  47 0008 0024     		movs	r4, #0
  48 000a ADF80640 		strh	r4, [sp, #6]	@ movhi
  49              	.LVL1:
  98:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
  99:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
  50              		.loc 1 99 0
  51 000e 0094     		str	r4, [sp]
  52              	.LVL2:
 100:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 101:FWLIB/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 102:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
  53              		.loc 1 102 0
  54 0010 0546     		mov	r5, r0
  55              	.LVL3:
 103:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 104:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 105:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 106:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  56              		.loc 1 106 0
  57 0012 01F00303 		and	r3, r1, #3
  58 0016 DB00     		lsls	r3, r3, #3
  59 0018 ADF80630 		strh	r3, [sp, #6]	@ movhi
 107:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 108:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 109:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
  60              		.loc 1 109 0
  61 001c FFF7FEFF 		bl	HASH_DeInit
  62              	.LVL4:
 110:FWLIB/src/stm32f4xx_hash_sha1.c **** 
ARM GAS  /tmp/ccweNNWu.s 			page 4


 111:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
 112:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  63              		.loc 1 112 0
  64 0020 0A94     		str	r4, [sp, #40]
 113:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  65              		.loc 1 113 0
  66 0022 0B94     		str	r4, [sp, #44]
 114:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  67              		.loc 1 114 0
  68 0024 2023     		movs	r3, #32
  69 0026 0C93     		str	r3, [sp, #48]
 115:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
  70              		.loc 1 115 0
  71 0028 0AA8     		add	r0, sp, #40
  72 002a FFF7FEFF 		bl	HASH_Init
  73              	.LVL5:
 116:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 117:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the data */
 118:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  74              		.loc 1 118 0
  75 002e BDF80600 		ldrh	r0, [sp, #6]
  76 0032 80B2     		uxth	r0, r0
  77 0034 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
  78              	.LVL6:
 119:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 120:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Write the Input block in the IN FIFO */
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Ilen; i+=4)
  79              		.loc 1 121 0
  80 0038 04E0     		b	.L2
  81              	.LVL7:
  82              	.L3:
 122:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 123:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
  83              		.loc 1 123 0 discriminator 3
  84 003a 55F8040B 		ldr	r0, [r5], #4
  85              	.LVL8:
  86 003e FFF7FEFF 		bl	HASH_DataIn
  87              	.LVL9:
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
  88              		.loc 1 121 0 discriminator 3
  89 0042 0434     		adds	r4, r4, #4
  90              	.LVL10:
  91              	.L2:
 121:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
  92              		.loc 1 121 0 is_stmt 0 discriminator 1
  93 0044 BC42     		cmp	r4, r7
  94 0046 F8D3     		bcc	.L3
 124:FWLIB/src/stm32f4xx_hash_sha1.c ****     inputaddr+=4;
 125:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 126:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 127:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 128:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
  95              		.loc 1 128 0 is_stmt 1
  96 0048 FFF7FEFF 		bl	HASH_StartDigest
  97              	.LVL11:
  98              	.L5:
 129:FWLIB/src/stm32f4xx_hash_sha1.c **** 
ARM GAS  /tmp/ccweNNWu.s 			page 5


 130:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 131:FWLIB/src/stm32f4xx_hash_sha1.c ****   do
 132:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 133:FWLIB/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
  99              		.loc 1 133 0 discriminator 2
 100 004c 0820     		movs	r0, #8
 101 004e FFF7FEFF 		bl	HASH_GetFlagStatus
 102              	.LVL12:
 103 0052 0246     		mov	r2, r0
 104              	.LVL13:
 134:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter++;
 105              		.loc 1 134 0 discriminator 2
 106 0054 009B     		ldr	r3, [sp]
 107 0056 0133     		adds	r3, r3, #1
 108 0058 0093     		str	r3, [sp]
 135:FWLIB/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 109              		.loc 1 135 0 discriminator 2
 110 005a 009B     		ldr	r3, [sp]
 111 005c B3F5803F 		cmp	r3, #65536
 112 0060 01D0     		beq	.L4
 113              		.loc 1 135 0 is_stmt 0 discriminator 1
 114 0062 0028     		cmp	r0, #0
 115 0064 F2D1     		bne	.L5
 116              	.L4:
 136:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 137:FWLIB/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 117              		.loc 1 137 0 is_stmt 1
 118 0066 12B1     		cbz	r2, .L9
 138:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 139:FWLIB/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 119              		.loc 1 139 0
 120 0068 0020     		movs	r0, #0
 121              	.LVL14:
 122              	.L6:
 140:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 141:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 142:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 143:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Read the message digest */
 144:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_GetDigest(&SHA1_MessageDigest);
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 146:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 148:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 150:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 152:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 153:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 154:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 155:FWLIB/src/stm32f4xx_hash_sha1.c ****   return status;
 156:FWLIB/src/stm32f4xx_hash_sha1.c **** }
 123              		.loc 1 156 0
 124 006a 0FB0     		add	sp, sp, #60
 125              	.LCFI2:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 20
 128              		@ sp needed
ARM GAS  /tmp/ccweNNWu.s 			page 6


 129 006c F0BD     		pop	{r4, r5, r6, r7, pc}
 130              	.LVL15:
 131              	.L9:
 132              	.LCFI3:
 133              		.cfi_restore_state
 144:FWLIB/src/stm32f4xx_hash_sha1.c ****     *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 134              		.loc 1 144 0
 135 006e 02A8     		add	r0, sp, #8
 136              	.LVL16:
 137 0070 FFF7FEFF 		bl	HASH_GetDigest
 138              	.LVL17:
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 139              		.loc 1 145 0
 140 0074 029B     		ldr	r3, [sp, #8]
 141              	.LVL18:
 142              	.LBB22:
 143              	.LBB23:
 144              		.file 2 "F4_CORE/core_cmInstr.h"
   1:F4_CORE/core_cmInstr.h **** /**************************************************************************//**
   2:F4_CORE/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:F4_CORE/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:F4_CORE/core_cmInstr.h ****  * @version  V4.10
   5:F4_CORE/core_cmInstr.h ****  * @date     18. March 2015
   6:F4_CORE/core_cmInstr.h ****  *
   7:F4_CORE/core_cmInstr.h ****  * @note
   8:F4_CORE/core_cmInstr.h ****  *
   9:F4_CORE/core_cmInstr.h ****  ******************************************************************************/
  10:F4_CORE/core_cmInstr.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:F4_CORE/core_cmInstr.h **** 
  12:F4_CORE/core_cmInstr.h ****    All rights reserved.
  13:F4_CORE/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:F4_CORE/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:F4_CORE/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:F4_CORE/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:F4_CORE/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:F4_CORE/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:F4_CORE/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:F4_CORE/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:F4_CORE/core_cmInstr.h ****      specific prior written permission.
  23:F4_CORE/core_cmInstr.h ****    *
  24:F4_CORE/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:F4_CORE/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:F4_CORE/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:F4_CORE/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:F4_CORE/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:F4_CORE/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:F4_CORE/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:F4_CORE/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:F4_CORE/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:F4_CORE/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:F4_CORE/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:F4_CORE/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:F4_CORE/core_cmInstr.h **** 
  37:F4_CORE/core_cmInstr.h **** 
  38:F4_CORE/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:F4_CORE/core_cmInstr.h **** #define __CORE_CMINSTR_H
ARM GAS  /tmp/ccweNNWu.s 			page 7


  40:F4_CORE/core_cmInstr.h **** 
  41:F4_CORE/core_cmInstr.h **** 
  42:F4_CORE/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:F4_CORE/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:F4_CORE/core_cmInstr.h ****   Access to dedicated instructions
  45:F4_CORE/core_cmInstr.h ****   @{
  46:F4_CORE/core_cmInstr.h **** */
  47:F4_CORE/core_cmInstr.h **** 
  48:F4_CORE/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:F4_CORE/core_cmInstr.h **** /* ARM armcc specific functions */
  50:F4_CORE/core_cmInstr.h **** 
  51:F4_CORE/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:F4_CORE/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:F4_CORE/core_cmInstr.h **** #endif
  54:F4_CORE/core_cmInstr.h **** 
  55:F4_CORE/core_cmInstr.h **** 
  56:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
  57:F4_CORE/core_cmInstr.h **** 
  58:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:F4_CORE/core_cmInstr.h ****  */
  60:F4_CORE/core_cmInstr.h **** #define __NOP                             __nop
  61:F4_CORE/core_cmInstr.h **** 
  62:F4_CORE/core_cmInstr.h **** 
  63:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:F4_CORE/core_cmInstr.h **** 
  65:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
  67:F4_CORE/core_cmInstr.h ****  */
  68:F4_CORE/core_cmInstr.h **** #define __WFI                             __wfi
  69:F4_CORE/core_cmInstr.h **** 
  70:F4_CORE/core_cmInstr.h **** 
  71:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
  72:F4_CORE/core_cmInstr.h **** 
  73:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:F4_CORE/core_cmInstr.h ****  */
  76:F4_CORE/core_cmInstr.h **** #define __WFE                             __wfe
  77:F4_CORE/core_cmInstr.h **** 
  78:F4_CORE/core_cmInstr.h **** 
  79:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
  80:F4_CORE/core_cmInstr.h **** 
  81:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:F4_CORE/core_cmInstr.h ****  */
  83:F4_CORE/core_cmInstr.h **** #define __SEV                             __sev
  84:F4_CORE/core_cmInstr.h **** 
  85:F4_CORE/core_cmInstr.h **** 
  86:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:F4_CORE/core_cmInstr.h **** 
  88:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:F4_CORE/core_cmInstr.h ****  */
  92:F4_CORE/core_cmInstr.h **** #define __ISB() do {\
  93:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  94:F4_CORE/core_cmInstr.h ****                    __isb(0xF);\
  95:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
  96:F4_CORE/core_cmInstr.h ****                 } while (0)
ARM GAS  /tmp/ccweNNWu.s 			page 8


  97:F4_CORE/core_cmInstr.h **** 
  98:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  99:F4_CORE/core_cmInstr.h **** 
 100:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 101:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 102:F4_CORE/core_cmInstr.h ****  */
 103:F4_CORE/core_cmInstr.h **** #define __DSB() do {\
 104:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 105:F4_CORE/core_cmInstr.h ****                    __dsb(0xF);\
 106:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 107:F4_CORE/core_cmInstr.h ****                 } while (0)
 108:F4_CORE/core_cmInstr.h **** 
 109:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 110:F4_CORE/core_cmInstr.h **** 
 111:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 112:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 113:F4_CORE/core_cmInstr.h ****  */
 114:F4_CORE/core_cmInstr.h **** #define __DMB() do {\
 115:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 116:F4_CORE/core_cmInstr.h ****                    __dmb(0xF);\
 117:F4_CORE/core_cmInstr.h ****                    __schedule_barrier();\
 118:F4_CORE/core_cmInstr.h ****                 } while (0)
 119:F4_CORE/core_cmInstr.h **** 
 120:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 121:F4_CORE/core_cmInstr.h **** 
 122:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 123:F4_CORE/core_cmInstr.h **** 
 124:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 125:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 126:F4_CORE/core_cmInstr.h ****  */
 127:F4_CORE/core_cmInstr.h **** #define __REV                             __rev
 128:F4_CORE/core_cmInstr.h **** 
 129:F4_CORE/core_cmInstr.h **** 
 130:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 131:F4_CORE/core_cmInstr.h **** 
 132:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 133:F4_CORE/core_cmInstr.h **** 
 134:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 135:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 136:F4_CORE/core_cmInstr.h ****  */
 137:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 138:F4_CORE/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 139:F4_CORE/core_cmInstr.h **** {
 140:F4_CORE/core_cmInstr.h ****   rev16 r0, r0
 141:F4_CORE/core_cmInstr.h ****   bx lr
 142:F4_CORE/core_cmInstr.h **** }
 143:F4_CORE/core_cmInstr.h **** #endif
 144:F4_CORE/core_cmInstr.h **** 
 145:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 146:F4_CORE/core_cmInstr.h **** 
 147:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 148:F4_CORE/core_cmInstr.h **** 
 149:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 150:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 151:F4_CORE/core_cmInstr.h ****  */
 152:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 153:F4_CORE/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
ARM GAS  /tmp/ccweNNWu.s 			page 9


 154:F4_CORE/core_cmInstr.h **** {
 155:F4_CORE/core_cmInstr.h ****   revsh r0, r0
 156:F4_CORE/core_cmInstr.h ****   bx lr
 157:F4_CORE/core_cmInstr.h **** }
 158:F4_CORE/core_cmInstr.h **** #endif
 159:F4_CORE/core_cmInstr.h **** 
 160:F4_CORE/core_cmInstr.h **** 
 161:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 162:F4_CORE/core_cmInstr.h **** 
 163:F4_CORE/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 164:F4_CORE/core_cmInstr.h **** 
 165:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
 166:F4_CORE/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 167:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 168:F4_CORE/core_cmInstr.h ****  */
 169:F4_CORE/core_cmInstr.h **** #define __ROR                             __ror
 170:F4_CORE/core_cmInstr.h **** 
 171:F4_CORE/core_cmInstr.h **** 
 172:F4_CORE/core_cmInstr.h **** /** \brief  Breakpoint
 173:F4_CORE/core_cmInstr.h **** 
 174:F4_CORE/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 175:F4_CORE/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 176:F4_CORE/core_cmInstr.h **** 
 177:F4_CORE/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 178:F4_CORE/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 179:F4_CORE/core_cmInstr.h ****  */
 180:F4_CORE/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 181:F4_CORE/core_cmInstr.h **** 
 182:F4_CORE/core_cmInstr.h **** 
 183:F4_CORE/core_cmInstr.h **** /** \brief  Reverse bit order of value
 184:F4_CORE/core_cmInstr.h **** 
 185:F4_CORE/core_cmInstr.h ****     This function reverses the bit order of the given value.
 186:F4_CORE/core_cmInstr.h **** 
 187:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 188:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 189:F4_CORE/core_cmInstr.h ****  */
 190:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 191:F4_CORE/core_cmInstr.h ****   #define __RBIT                          __rbit
 192:F4_CORE/core_cmInstr.h **** #else
 193:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 194:F4_CORE/core_cmInstr.h **** {
 195:F4_CORE/core_cmInstr.h ****   uint32_t result;
 196:F4_CORE/core_cmInstr.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; // extra shift needed at end
 197:F4_CORE/core_cmInstr.h **** 
 198:F4_CORE/core_cmInstr.h ****   result = value;                      // r will be reversed bits of v; first get LSB of v
 199:F4_CORE/core_cmInstr.h ****   for (value >>= 1; value; value >>= 1)
 200:F4_CORE/core_cmInstr.h ****   {
 201:F4_CORE/core_cmInstr.h ****     result <<= 1;
 202:F4_CORE/core_cmInstr.h ****     result |= value & 1;
 203:F4_CORE/core_cmInstr.h ****     s--;
 204:F4_CORE/core_cmInstr.h ****   }
 205:F4_CORE/core_cmInstr.h ****   result <<= s;                       // shift when v's highest bits are zero
 206:F4_CORE/core_cmInstr.h ****   return(result);
 207:F4_CORE/core_cmInstr.h **** }
 208:F4_CORE/core_cmInstr.h **** #endif
 209:F4_CORE/core_cmInstr.h **** 
 210:F4_CORE/core_cmInstr.h **** 
ARM GAS  /tmp/ccweNNWu.s 			page 10


 211:F4_CORE/core_cmInstr.h **** /** \brief  Count leading zeros
 212:F4_CORE/core_cmInstr.h **** 
 213:F4_CORE/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 214:F4_CORE/core_cmInstr.h **** 
 215:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 216:F4_CORE/core_cmInstr.h ****     \return             number of leading zeros in value
 217:F4_CORE/core_cmInstr.h ****  */
 218:F4_CORE/core_cmInstr.h **** #define __CLZ                             __clz
 219:F4_CORE/core_cmInstr.h **** 
 220:F4_CORE/core_cmInstr.h **** 
 221:F4_CORE/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 222:F4_CORE/core_cmInstr.h **** 
 223:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 224:F4_CORE/core_cmInstr.h **** 
 225:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 8 bit value.
 226:F4_CORE/core_cmInstr.h **** 
 227:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 228:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 229:F4_CORE/core_cmInstr.h ****  */
 230:F4_CORE/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 231:F4_CORE/core_cmInstr.h **** 
 232:F4_CORE/core_cmInstr.h **** 
 233:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 234:F4_CORE/core_cmInstr.h **** 
 235:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 16 bit values.
 236:F4_CORE/core_cmInstr.h **** 
 237:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 238:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 239:F4_CORE/core_cmInstr.h ****  */
 240:F4_CORE/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 241:F4_CORE/core_cmInstr.h **** 
 242:F4_CORE/core_cmInstr.h **** 
 243:F4_CORE/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 244:F4_CORE/core_cmInstr.h **** 
 245:F4_CORE/core_cmInstr.h ****     This function executes a exclusive LDR instruction for 32 bit values.
 246:F4_CORE/core_cmInstr.h **** 
 247:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 248:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 249:F4_CORE/core_cmInstr.h ****  */
 250:F4_CORE/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 251:F4_CORE/core_cmInstr.h **** 
 252:F4_CORE/core_cmInstr.h **** 
 253:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 254:F4_CORE/core_cmInstr.h **** 
 255:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 8 bit values.
 256:F4_CORE/core_cmInstr.h **** 
 257:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 258:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 259:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 260:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 261:F4_CORE/core_cmInstr.h ****  */
 262:F4_CORE/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 263:F4_CORE/core_cmInstr.h **** 
 264:F4_CORE/core_cmInstr.h **** 
 265:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 266:F4_CORE/core_cmInstr.h **** 
 267:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 16 bit values.
ARM GAS  /tmp/ccweNNWu.s 			page 11


 268:F4_CORE/core_cmInstr.h **** 
 269:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 270:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 271:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 272:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 273:F4_CORE/core_cmInstr.h ****  */
 274:F4_CORE/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 275:F4_CORE/core_cmInstr.h **** 
 276:F4_CORE/core_cmInstr.h **** 
 277:F4_CORE/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 278:F4_CORE/core_cmInstr.h **** 
 279:F4_CORE/core_cmInstr.h ****     This function executes a exclusive STR instruction for 32 bit values.
 280:F4_CORE/core_cmInstr.h **** 
 281:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 282:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 283:F4_CORE/core_cmInstr.h ****     \return          0  Function succeeded
 284:F4_CORE/core_cmInstr.h ****     \return          1  Function failed
 285:F4_CORE/core_cmInstr.h ****  */
 286:F4_CORE/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 287:F4_CORE/core_cmInstr.h **** 
 288:F4_CORE/core_cmInstr.h **** 
 289:F4_CORE/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 290:F4_CORE/core_cmInstr.h **** 
 291:F4_CORE/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 292:F4_CORE/core_cmInstr.h **** 
 293:F4_CORE/core_cmInstr.h ****  */
 294:F4_CORE/core_cmInstr.h **** #define __CLREX                           __clrex
 295:F4_CORE/core_cmInstr.h **** 
 296:F4_CORE/core_cmInstr.h **** 
 297:F4_CORE/core_cmInstr.h **** /** \brief  Signed Saturate
 298:F4_CORE/core_cmInstr.h **** 
 299:F4_CORE/core_cmInstr.h ****     This function saturates a signed value.
 300:F4_CORE/core_cmInstr.h **** 
 301:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 302:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 303:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 304:F4_CORE/core_cmInstr.h ****  */
 305:F4_CORE/core_cmInstr.h **** #define __SSAT                            __ssat
 306:F4_CORE/core_cmInstr.h **** 
 307:F4_CORE/core_cmInstr.h **** 
 308:F4_CORE/core_cmInstr.h **** /** \brief  Unsigned Saturate
 309:F4_CORE/core_cmInstr.h **** 
 310:F4_CORE/core_cmInstr.h ****     This function saturates an unsigned value.
 311:F4_CORE/core_cmInstr.h **** 
 312:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 313:F4_CORE/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 314:F4_CORE/core_cmInstr.h ****     \return             Saturated value
 315:F4_CORE/core_cmInstr.h ****  */
 316:F4_CORE/core_cmInstr.h **** #define __USAT                            __usat
 317:F4_CORE/core_cmInstr.h **** 
 318:F4_CORE/core_cmInstr.h **** 
 319:F4_CORE/core_cmInstr.h **** /** \brief  Rotate Right with Extend (32 bit)
 320:F4_CORE/core_cmInstr.h **** 
 321:F4_CORE/core_cmInstr.h ****     This function moves each bit of a bitstring right by one bit.
 322:F4_CORE/core_cmInstr.h ****     The carry input is shifted in at the left end of the bitstring.
 323:F4_CORE/core_cmInstr.h **** 
 324:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to rotate
ARM GAS  /tmp/ccweNNWu.s 			page 12


 325:F4_CORE/core_cmInstr.h ****     \return               Rotated value
 326:F4_CORE/core_cmInstr.h ****  */
 327:F4_CORE/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 328:F4_CORE/core_cmInstr.h **** __attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
 329:F4_CORE/core_cmInstr.h **** {
 330:F4_CORE/core_cmInstr.h ****   rrx r0, r0
 331:F4_CORE/core_cmInstr.h ****   bx lr
 332:F4_CORE/core_cmInstr.h **** }
 333:F4_CORE/core_cmInstr.h **** #endif
 334:F4_CORE/core_cmInstr.h **** 
 335:F4_CORE/core_cmInstr.h **** 
 336:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (8 bit)
 337:F4_CORE/core_cmInstr.h **** 
 338:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 8 bit value.
 339:F4_CORE/core_cmInstr.h **** 
 340:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 341:F4_CORE/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 342:F4_CORE/core_cmInstr.h ****  */
 343:F4_CORE/core_cmInstr.h **** #define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
 344:F4_CORE/core_cmInstr.h **** 
 345:F4_CORE/core_cmInstr.h **** 
 346:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (16 bit)
 347:F4_CORE/core_cmInstr.h **** 
 348:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 16 bit values.
 349:F4_CORE/core_cmInstr.h **** 
 350:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 351:F4_CORE/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 352:F4_CORE/core_cmInstr.h ****  */
 353:F4_CORE/core_cmInstr.h **** #define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
 354:F4_CORE/core_cmInstr.h **** 
 355:F4_CORE/core_cmInstr.h **** 
 356:F4_CORE/core_cmInstr.h **** /** \brief  LDRT Unprivileged (32 bit)
 357:F4_CORE/core_cmInstr.h **** 
 358:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged LDRT instruction for 32 bit values.
 359:F4_CORE/core_cmInstr.h **** 
 360:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 361:F4_CORE/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 362:F4_CORE/core_cmInstr.h ****  */
 363:F4_CORE/core_cmInstr.h **** #define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
 364:F4_CORE/core_cmInstr.h **** 
 365:F4_CORE/core_cmInstr.h **** 
 366:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (8 bit)
 367:F4_CORE/core_cmInstr.h **** 
 368:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 8 bit values.
 369:F4_CORE/core_cmInstr.h **** 
 370:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 371:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 372:F4_CORE/core_cmInstr.h ****  */
 373:F4_CORE/core_cmInstr.h **** #define __STRBT(value, ptr)               __strt(value, ptr)
 374:F4_CORE/core_cmInstr.h **** 
 375:F4_CORE/core_cmInstr.h **** 
 376:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (16 bit)
 377:F4_CORE/core_cmInstr.h **** 
 378:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 16 bit values.
 379:F4_CORE/core_cmInstr.h **** 
 380:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 381:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccweNNWu.s 			page 13


 382:F4_CORE/core_cmInstr.h ****  */
 383:F4_CORE/core_cmInstr.h **** #define __STRHT(value, ptr)               __strt(value, ptr)
 384:F4_CORE/core_cmInstr.h **** 
 385:F4_CORE/core_cmInstr.h **** 
 386:F4_CORE/core_cmInstr.h **** /** \brief  STRT Unprivileged (32 bit)
 387:F4_CORE/core_cmInstr.h **** 
 388:F4_CORE/core_cmInstr.h ****     This function executes a Unprivileged STRT instruction for 32 bit values.
 389:F4_CORE/core_cmInstr.h **** 
 390:F4_CORE/core_cmInstr.h ****     \param [in]  value  Value to store
 391:F4_CORE/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 392:F4_CORE/core_cmInstr.h ****  */
 393:F4_CORE/core_cmInstr.h **** #define __STRT(value, ptr)                __strt(value, ptr)
 394:F4_CORE/core_cmInstr.h **** 
 395:F4_CORE/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 396:F4_CORE/core_cmInstr.h **** 
 397:F4_CORE/core_cmInstr.h **** 
 398:F4_CORE/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 399:F4_CORE/core_cmInstr.h **** /* GNU gcc specific functions */
 400:F4_CORE/core_cmInstr.h **** 
 401:F4_CORE/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 402:F4_CORE/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 403:F4_CORE/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 404:F4_CORE/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 405:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 406:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 407:F4_CORE/core_cmInstr.h **** #else
 408:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 409:F4_CORE/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 410:F4_CORE/core_cmInstr.h **** #endif
 411:F4_CORE/core_cmInstr.h **** 
 412:F4_CORE/core_cmInstr.h **** /** \brief  No Operation
 413:F4_CORE/core_cmInstr.h **** 
 414:F4_CORE/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 415:F4_CORE/core_cmInstr.h ****  */
 416:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 417:F4_CORE/core_cmInstr.h **** {
 418:F4_CORE/core_cmInstr.h ****   __ASM volatile ("nop");
 419:F4_CORE/core_cmInstr.h **** }
 420:F4_CORE/core_cmInstr.h **** 
 421:F4_CORE/core_cmInstr.h **** 
 422:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Interrupt
 423:F4_CORE/core_cmInstr.h **** 
 424:F4_CORE/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 425:F4_CORE/core_cmInstr.h ****     until one of a number of events occurs.
 426:F4_CORE/core_cmInstr.h ****  */
 427:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 428:F4_CORE/core_cmInstr.h **** {
 429:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfi");
 430:F4_CORE/core_cmInstr.h **** }
 431:F4_CORE/core_cmInstr.h **** 
 432:F4_CORE/core_cmInstr.h **** 
 433:F4_CORE/core_cmInstr.h **** /** \brief  Wait For Event
 434:F4_CORE/core_cmInstr.h **** 
 435:F4_CORE/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 436:F4_CORE/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 437:F4_CORE/core_cmInstr.h ****  */
 438:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
ARM GAS  /tmp/ccweNNWu.s 			page 14


 439:F4_CORE/core_cmInstr.h **** {
 440:F4_CORE/core_cmInstr.h ****   __ASM volatile ("wfe");
 441:F4_CORE/core_cmInstr.h **** }
 442:F4_CORE/core_cmInstr.h **** 
 443:F4_CORE/core_cmInstr.h **** 
 444:F4_CORE/core_cmInstr.h **** /** \brief  Send Event
 445:F4_CORE/core_cmInstr.h **** 
 446:F4_CORE/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 447:F4_CORE/core_cmInstr.h ****  */
 448:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 449:F4_CORE/core_cmInstr.h **** {
 450:F4_CORE/core_cmInstr.h ****   __ASM volatile ("sev");
 451:F4_CORE/core_cmInstr.h **** }
 452:F4_CORE/core_cmInstr.h **** 
 453:F4_CORE/core_cmInstr.h **** 
 454:F4_CORE/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 455:F4_CORE/core_cmInstr.h **** 
 456:F4_CORE/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 457:F4_CORE/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 458:F4_CORE/core_cmInstr.h ****     memory, after the instruction has been completed.
 459:F4_CORE/core_cmInstr.h ****  */
 460:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 461:F4_CORE/core_cmInstr.h **** {
 462:F4_CORE/core_cmInstr.h ****   __ASM volatile ("isb 0xF":::"memory");
 463:F4_CORE/core_cmInstr.h **** }
 464:F4_CORE/core_cmInstr.h **** 
 465:F4_CORE/core_cmInstr.h **** 
 466:F4_CORE/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 467:F4_CORE/core_cmInstr.h **** 
 468:F4_CORE/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 469:F4_CORE/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 470:F4_CORE/core_cmInstr.h ****  */
 471:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 472:F4_CORE/core_cmInstr.h **** {
 473:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dsb 0xF":::"memory");
 474:F4_CORE/core_cmInstr.h **** }
 475:F4_CORE/core_cmInstr.h **** 
 476:F4_CORE/core_cmInstr.h **** 
 477:F4_CORE/core_cmInstr.h **** /** \brief  Data Memory Barrier
 478:F4_CORE/core_cmInstr.h **** 
 479:F4_CORE/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 480:F4_CORE/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 481:F4_CORE/core_cmInstr.h ****  */
 482:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 483:F4_CORE/core_cmInstr.h **** {
 484:F4_CORE/core_cmInstr.h ****   __ASM volatile ("dmb 0xF":::"memory");
 485:F4_CORE/core_cmInstr.h **** }
 486:F4_CORE/core_cmInstr.h **** 
 487:F4_CORE/core_cmInstr.h **** 
 488:F4_CORE/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 489:F4_CORE/core_cmInstr.h **** 
 490:F4_CORE/core_cmInstr.h ****     This function reverses the byte order in integer value.
 491:F4_CORE/core_cmInstr.h **** 
 492:F4_CORE/core_cmInstr.h ****     \param [in]    value  Value to reverse
 493:F4_CORE/core_cmInstr.h ****     \return               Reversed value
 494:F4_CORE/core_cmInstr.h ****  */
 495:F4_CORE/core_cmInstr.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
ARM GAS  /tmp/ccweNNWu.s 			page 15


 496:F4_CORE/core_cmInstr.h **** {
 497:F4_CORE/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 498:F4_CORE/core_cmInstr.h ****   return __builtin_bswap32(value);
 145              		.loc 2 498 0
 146 0076 1BBA     		rev	r3, r3
 147              	.LVL19:
 148              	.LBE23:
 149              	.LBE22:
 145:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 150              		.loc 1 145 0
 151 0078 3360     		str	r3, [r6]
 152              	.LVL20:
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 153              		.loc 1 147 0
 154 007a 039B     		ldr	r3, [sp, #12]
 155              	.LVL21:
 156              	.LBB24:
 157              	.LBB25:
 158              		.loc 2 498 0
 159 007c 1BBA     		rev	r3, r3
 160              	.LVL22:
 161              	.LBE25:
 162              	.LBE24:
 147:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 163              		.loc 1 147 0
 164 007e 7360     		str	r3, [r6, #4]
 165              	.LVL23:
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 166              		.loc 1 149 0
 167 0080 049B     		ldr	r3, [sp, #16]
 168              	.LVL24:
 169              	.LBB26:
 170              	.LBB27:
 171              		.loc 2 498 0
 172 0082 1BBA     		rev	r3, r3
 173              	.LVL25:
 174              	.LBE27:
 175              	.LBE26:
 149:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 176              		.loc 1 149 0
 177 0084 B360     		str	r3, [r6, #8]
 178              	.LVL26:
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 179              		.loc 1 151 0
 180 0086 059B     		ldr	r3, [sp, #20]
 181              	.LVL27:
 182              	.LBB28:
 183              	.LBB29:
 184              		.loc 2 498 0
 185 0088 1BBA     		rev	r3, r3
 186              	.LVL28:
 187              	.LBE29:
 188              	.LBE28:
 151:FWLIB/src/stm32f4xx_hash_sha1.c ****     outputaddr+=4;
 189              		.loc 1 151 0
 190 008a F360     		str	r3, [r6, #12]
 191              	.LVL29:
ARM GAS  /tmp/ccweNNWu.s 			page 16


 153:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 192              		.loc 1 153 0
 193 008c 069B     		ldr	r3, [sp, #24]
 194              	.LVL30:
 195              	.LBB30:
 196              	.LBB31:
 197              		.loc 2 498 0
 198 008e 1BBA     		rev	r3, r3
 199              	.LVL31:
 200              	.LBE31:
 201              	.LBE30:
 153:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 202              		.loc 1 153 0
 203 0090 3361     		str	r3, [r6, #16]
 101:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 204              		.loc 1 101 0
 205 0092 0120     		movs	r0, #1
 206 0094 E9E7     		b	.L6
 207              		.cfi_endproc
 208              	.LFE123:
 210              		.section	.text.HMAC_SHA1,"ax",%progbits
 211              		.align	1
 212              		.global	HMAC_SHA1
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	HMAC_SHA1:
 219              	.LFB124:
 157:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 158:FWLIB/src/stm32f4xx_hash_sha1.c **** /**
 159:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @brief  Compute the HMAC SHA1 digest.
 160:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Key: pointer to the Key used for HMAC.
 161:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Keylen: length of the Key used for HMAC.  
 162:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Input: pointer to the Input buffer to be treated.
 163:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Ilen: length of the Input buffer.
 164:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @param  Output: the returned digest
 165:FWLIB/src/stm32f4xx_hash_sha1.c ****   * @retval An ErrorStatus enumeration value:
 166:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - SUCCESS: digest computation done
 167:FWLIB/src/stm32f4xx_hash_sha1.c ****   *          - ERROR: digest computation failed
 168:FWLIB/src/stm32f4xx_hash_sha1.c ****   */
 169:FWLIB/src/stm32f4xx_hash_sha1.c **** ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
 170:FWLIB/src/stm32f4xx_hash_sha1.c ****                       uint32_t Ilen, uint8_t Output[20])
 171:FWLIB/src/stm32f4xx_hash_sha1.c **** {
 220              		.loc 1 171 0
 221              		.cfi_startproc
 222              		@ args = 4, pretend = 0, frame = 56
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              	.LVL32:
 225 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 226              	.LCFI4:
 227              		.cfi_def_cfa_offset 28
 228              		.cfi_offset 4, -28
 229              		.cfi_offset 5, -24
 230              		.cfi_offset 6, -20
 231              		.cfi_offset 7, -16
 232              		.cfi_offset 8, -12
ARM GAS  /tmp/ccweNNWu.s 			page 17


 233              		.cfi_offset 9, -8
 234              		.cfi_offset 14, -4
 235 0004 8FB0     		sub	sp, sp, #60
 236              	.LCFI5:
 237              		.cfi_def_cfa_offset 88
 238 0006 8146     		mov	r9, r0
 239 0008 0D46     		mov	r5, r1
 240 000a 1F46     		mov	r7, r3
 172:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_InitTypeDef SHA1_HASH_InitStructure;
 173:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_MsgDigest SHA1_MessageDigest;
 174:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitsdata = 0;
 241              		.loc 1 174 0
 242 000c 0024     		movs	r4, #0
 243 000e ADF80640 		strh	r4, [sp, #6]	@ movhi
 175:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint16_t nbvalidbitskey = 0;
 244              		.loc 1 175 0
 245 0012 ADF80440 		strh	r4, [sp, #4]	@ movhi
 246              	.LVL33:
 176:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t i = 0;
 177:FWLIB/src/stm32f4xx_hash_sha1.c ****   __IO uint32_t counter = 0;
 247              		.loc 1 177 0
 248 0016 0094     		str	r4, [sp]
 249              	.LVL34:
 178:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t busystatus = 0;
 179:FWLIB/src/stm32f4xx_hash_sha1.c ****   ErrorStatus status = SUCCESS;
 180:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 250              		.loc 1 180 0
 251 0018 8046     		mov	r8, r0
 252              	.LVL35:
 181:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t inputaddr  = (uint32_t)Input;
 253              		.loc 1 181 0
 254 001a 1646     		mov	r6, r2
 255              	.LVL36:
 182:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t outputaddr = (uint32_t)Output;
 183:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 184:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Input data */
 185:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 256              		.loc 1 185 0
 257 001c 03F00303 		and	r3, r3, #3
 258              	.LVL37:
 259 0020 DB00     		lsls	r3, r3, #3
 260 0022 ADF80630 		strh	r3, [sp, #6]	@ movhi
 186:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 187:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Number of valid bits in last word of the Key */
 188:FWLIB/src/stm32f4xx_hash_sha1.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 261              		.loc 1 188 0
 262 0026 01F00303 		and	r3, r1, #3
 263 002a DB00     		lsls	r3, r3, #3
 264 002c ADF80430 		strh	r3, [sp, #4]	@ movhi
 189:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 190:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH peripheral initialization */
 191:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_DeInit();
 265              		.loc 1 191 0
 266 0030 FFF7FEFF 		bl	HASH_DeInit
 267              	.LVL38:
 192:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 193:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* HASH Configuration */
ARM GAS  /tmp/ccweNNWu.s 			page 18


 194:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 268              		.loc 1 194 0
 269 0034 0A94     		str	r4, [sp, #40]
 195:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 270              		.loc 1 195 0
 271 0036 4023     		movs	r3, #64
 272 0038 0B93     		str	r3, [sp, #44]
 196:FWLIB/src/stm32f4xx_hash_sha1.c ****   SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 273              		.loc 1 196 0
 274 003a 2023     		movs	r3, #32
 275 003c 0C93     		str	r3, [sp, #48]
 197:FWLIB/src/stm32f4xx_hash_sha1.c ****   if(Keylen > 64)
 276              		.loc 1 197 0
 277 003e 402D     		cmp	r5, #64
 278 0040 0CD9     		bls	.L11
 198:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 199:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* HMAC long Key */
 200:FWLIB/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 279              		.loc 1 200 0
 280 0042 4FF48033 		mov	r3, #65536
 281 0046 0D93     		str	r3, [sp, #52]
 282              	.L12:
 201:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 202:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 203:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 204:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* HMAC short Key */
 205:FWLIB/src/stm32f4xx_hash_sha1.c ****     SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 206:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 207:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_Init(&SHA1_HASH_InitStructure);
 283              		.loc 1 207 0
 284 0048 0AA8     		add	r0, sp, #40
 285 004a FFF7FEFF 		bl	HASH_Init
 286              	.LVL39:
 208:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 209:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Configure the number of valid bits in last word of the Key */
 210:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 287              		.loc 1 210 0
 288 004e BDF80400 		ldrh	r0, [sp, #4]
 289 0052 80B2     		uxth	r0, r0
 290 0054 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 291              	.LVL40:
 211:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 212:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Write the Key */
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   for(i=0; i<Keylen; i+=4)
 292              		.loc 1 213 0
 293 0058 0024     		movs	r4, #0
 294 005a 07E0     		b	.L13
 295              	.L11:
 205:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 296              		.loc 1 205 0
 297 005c 0023     		movs	r3, #0
 298 005e 0D93     		str	r3, [sp, #52]
 299 0060 F2E7     		b	.L12
 300              	.LVL41:
 301              	.L14:
 214:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 215:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
ARM GAS  /tmp/ccweNNWu.s 			page 19


 302              		.loc 1 215 0 discriminator 3
 303 0062 59F8040B 		ldr	r0, [r9], #4
 304              	.LVL42:
 305 0066 FFF7FEFF 		bl	HASH_DataIn
 306              	.LVL43:
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 307              		.loc 1 213 0 discriminator 3
 308 006a 0434     		adds	r4, r4, #4
 309              	.LVL44:
 310              	.L13:
 213:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 311              		.loc 1 213 0 is_stmt 0 discriminator 1
 312 006c AC42     		cmp	r4, r5
 313 006e F8D3     		bcc	.L14
 216:FWLIB/src/stm32f4xx_hash_sha1.c ****     keyaddr+=4;
 217:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 218:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 219:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* Start the HASH processor */
 220:FWLIB/src/stm32f4xx_hash_sha1.c ****   HASH_StartDigest();
 314              		.loc 1 220 0 is_stmt 1
 315 0070 FFF7FEFF 		bl	HASH_StartDigest
 316              	.LVL45:
 317              	.L16:
 221:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 222:FWLIB/src/stm32f4xx_hash_sha1.c ****   /* wait until the Busy flag is RESET */
 223:FWLIB/src/stm32f4xx_hash_sha1.c ****   do
 224:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 225:FWLIB/src/stm32f4xx_hash_sha1.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 318              		.loc 1 225 0 discriminator 2
 319 0074 0820     		movs	r0, #8
 320 0076 FFF7FEFF 		bl	HASH_GetFlagStatus
 321              	.LVL46:
 322 007a 0446     		mov	r4, r0
 323              	.LVL47:
 226:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter++;
 324              		.loc 1 226 0 discriminator 2
 325 007c 009B     		ldr	r3, [sp]
 326 007e 0133     		adds	r3, r3, #1
 327 0080 0093     		str	r3, [sp]
 227:FWLIB/src/stm32f4xx_hash_sha1.c ****   }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 328              		.loc 1 227 0 discriminator 2
 329 0082 009B     		ldr	r3, [sp]
 330 0084 B3F5803F 		cmp	r3, #65536
 331 0088 01D0     		beq	.L15
 332              		.loc 1 227 0 is_stmt 0 discriminator 1
 333 008a 0028     		cmp	r0, #0
 334 008c F2D1     		bne	.L16
 335              	.L15:
 228:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 229:FWLIB/src/stm32f4xx_hash_sha1.c ****   if (busystatus != RESET)
 336              		.loc 1 229 0 is_stmt 1
 337 008e 1CB1     		cbz	r4, .L30
 230:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 231:FWLIB/src/stm32f4xx_hash_sha1.c ****      status = ERROR;
 338              		.loc 1 231 0
 339 0090 0020     		movs	r0, #0
 340              	.LVL48:
ARM GAS  /tmp/ccweNNWu.s 			page 20


 341              	.L17:
 232:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 233:FWLIB/src/stm32f4xx_hash_sha1.c ****   else
 234:FWLIB/src/stm32f4xx_hash_sha1.c ****   {
 235:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Configure the number of valid bits in last word of the Input data */
 236:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 237:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 238:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Write the Input block in the IN FIFO */
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     for(i=0; i<Ilen; i+=4)
 240:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 241:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 242:FWLIB/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 243:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
 244:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 245:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* Start the HASH processor */
 246:FWLIB/src/stm32f4xx_hash_sha1.c ****     HASH_StartDigest();
 247:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 248:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 249:FWLIB/src/stm32f4xx_hash_sha1.c ****     /* wait until the Busy flag is RESET */
 250:FWLIB/src/stm32f4xx_hash_sha1.c ****     counter =0;
 251:FWLIB/src/stm32f4xx_hash_sha1.c ****     do
 252:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 253:FWLIB/src/stm32f4xx_hash_sha1.c ****       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 254:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter++;
 255:FWLIB/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 256:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 257:FWLIB/src/stm32f4xx_hash_sha1.c ****     if (busystatus != RESET)
 258:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 259:FWLIB/src/stm32f4xx_hash_sha1.c ****       status = ERROR;
 260:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
 261:FWLIB/src/stm32f4xx_hash_sha1.c ****     else
 262:FWLIB/src/stm32f4xx_hash_sha1.c ****     {  
 263:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Configure the number of valid bits in last word of the Key */
 264:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 265:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 266:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Write the Key */
 267:FWLIB/src/stm32f4xx_hash_sha1.c ****       keyaddr = (uint32_t)Key;
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       for(i=0; i<Keylen; i+=4)
 269:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 270:FWLIB/src/stm32f4xx_hash_sha1.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 271:FWLIB/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 272:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 273:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 274:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* Start the HASH processor */
 275:FWLIB/src/stm32f4xx_hash_sha1.c ****       HASH_StartDigest();
 276:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 277:FWLIB/src/stm32f4xx_hash_sha1.c ****       /* wait until the Busy flag is RESET */
 278:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter =0;
 279:FWLIB/src/stm32f4xx_hash_sha1.c ****       do
 280:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 281:FWLIB/src/stm32f4xx_hash_sha1.c ****         busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 282:FWLIB/src/stm32f4xx_hash_sha1.c ****         counter++;
 283:FWLIB/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 284:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 285:FWLIB/src/stm32f4xx_hash_sha1.c ****       if (busystatus != RESET)
 286:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 287:FWLIB/src/stm32f4xx_hash_sha1.c ****         status = ERROR;
ARM GAS  /tmp/ccweNNWu.s 			page 21


 288:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 289:FWLIB/src/stm32f4xx_hash_sha1.c ****       else
 290:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 291:FWLIB/src/stm32f4xx_hash_sha1.c ****         /* Read the message digest */
 292:FWLIB/src/stm32f4xx_hash_sha1.c ****         HASH_GetDigest(&SHA1_MessageDigest);
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 294:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 296:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 298:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 300:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 302:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 303:FWLIB/src/stm32f4xx_hash_sha1.c ****     }  
 304:FWLIB/src/stm32f4xx_hash_sha1.c ****   }
 305:FWLIB/src/stm32f4xx_hash_sha1.c ****   return status;  
 306:FWLIB/src/stm32f4xx_hash_sha1.c **** }
 342              		.loc 1 306 0
 343 0092 0FB0     		add	sp, sp, #60
 344              	.LCFI6:
 345              		.cfi_remember_state
 346              		.cfi_def_cfa_offset 28
 347              		@ sp needed
 348 0094 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 349              	.LVL49:
 350              	.L30:
 351              	.LCFI7:
 352              		.cfi_restore_state
 236:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 353              		.loc 1 236 0
 354 0098 BDF80600 		ldrh	r0, [sp, #6]
 355              	.LVL50:
 356 009c 80B2     		uxth	r0, r0
 357 009e FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 358              	.LVL51:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 359              		.loc 1 239 0
 360 00a2 04E0     		b	.L18
 361              	.LVL52:
 362              	.L19:
 241:FWLIB/src/stm32f4xx_hash_sha1.c ****       inputaddr+=4;
 363              		.loc 1 241 0 discriminator 3
 364 00a4 56F8040B 		ldr	r0, [r6], #4
 365              	.LVL53:
 366 00a8 FFF7FEFF 		bl	HASH_DataIn
 367              	.LVL54:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 368              		.loc 1 239 0 discriminator 3
 369 00ac 0434     		adds	r4, r4, #4
 370              	.LVL55:
 371              	.L18:
 239:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 372              		.loc 1 239 0 is_stmt 0 discriminator 1
 373 00ae BC42     		cmp	r4, r7
 374 00b0 F8D3     		bcc	.L19
ARM GAS  /tmp/ccweNNWu.s 			page 22


 246:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 375              		.loc 1 246 0 is_stmt 1
 376 00b2 FFF7FEFF 		bl	HASH_StartDigest
 377              	.LVL56:
 250:FWLIB/src/stm32f4xx_hash_sha1.c ****     do
 378              		.loc 1 250 0
 379 00b6 0023     		movs	r3, #0
 380 00b8 0093     		str	r3, [sp]
 381              	.LVL57:
 382              	.L21:
 253:FWLIB/src/stm32f4xx_hash_sha1.c ****       counter++;
 383              		.loc 1 253 0 discriminator 2
 384 00ba 0820     		movs	r0, #8
 385 00bc FFF7FEFF 		bl	HASH_GetFlagStatus
 386              	.LVL58:
 387 00c0 0446     		mov	r4, r0
 388              	.LVL59:
 254:FWLIB/src/stm32f4xx_hash_sha1.c ****     }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 389              		.loc 1 254 0 discriminator 2
 390 00c2 009B     		ldr	r3, [sp]
 391 00c4 0133     		adds	r3, r3, #1
 392 00c6 0093     		str	r3, [sp]
 255:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 393              		.loc 1 255 0 discriminator 2
 394 00c8 009B     		ldr	r3, [sp]
 395 00ca B3F5803F 		cmp	r3, #65536
 396 00ce 01D0     		beq	.L20
 255:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 397              		.loc 1 255 0 is_stmt 0 discriminator 1
 398 00d0 0028     		cmp	r0, #0
 399 00d2 F2D1     		bne	.L21
 400              	.L20:
 257:FWLIB/src/stm32f4xx_hash_sha1.c ****     {
 401              		.loc 1 257 0 is_stmt 1
 402 00d4 0CB1     		cbz	r4, .L31
 259:FWLIB/src/stm32f4xx_hash_sha1.c ****     }
 403              		.loc 1 259 0
 404 00d6 0020     		movs	r0, #0
 405              	.LVL60:
 406 00d8 DBE7     		b	.L17
 407              	.LVL61:
 408              	.L31:
 264:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 409              		.loc 1 264 0
 410 00da BDF80400 		ldrh	r0, [sp, #4]
 411              	.LVL62:
 412 00de 80B2     		uxth	r0, r0
 413 00e0 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 414              	.LVL63:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 415              		.loc 1 268 0
 416 00e4 04E0     		b	.L22
 417              	.LVL64:
 418              	.L23:
 270:FWLIB/src/stm32f4xx_hash_sha1.c ****         keyaddr+=4;
 419              		.loc 1 270 0 discriminator 3
 420 00e6 58F8040B 		ldr	r0, [r8], #4
ARM GAS  /tmp/ccweNNWu.s 			page 23


 421              	.LVL65:
 422 00ea FFF7FEFF 		bl	HASH_DataIn
 423              	.LVL66:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 424              		.loc 1 268 0 discriminator 3
 425 00ee 0434     		adds	r4, r4, #4
 426              	.LVL67:
 427              	.L22:
 268:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 428              		.loc 1 268 0 is_stmt 0 discriminator 1
 429 00f0 AC42     		cmp	r4, r5
 430 00f2 F8D3     		bcc	.L23
 275:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 431              		.loc 1 275 0 is_stmt 1
 432 00f4 FFF7FEFF 		bl	HASH_StartDigest
 433              	.LVL68:
 278:FWLIB/src/stm32f4xx_hash_sha1.c ****       do
 434              		.loc 1 278 0
 435 00f8 0023     		movs	r3, #0
 436 00fa 0093     		str	r3, [sp]
 437              	.L25:
 281:FWLIB/src/stm32f4xx_hash_sha1.c ****         counter++;
 438              		.loc 1 281 0 discriminator 2
 439 00fc 0820     		movs	r0, #8
 440 00fe FFF7FEFF 		bl	HASH_GetFlagStatus
 441              	.LVL69:
 442 0102 0246     		mov	r2, r0
 443              	.LVL70:
 282:FWLIB/src/stm32f4xx_hash_sha1.c ****       }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 444              		.loc 1 282 0 discriminator 2
 445 0104 009B     		ldr	r3, [sp]
 446 0106 0133     		adds	r3, r3, #1
 447 0108 0093     		str	r3, [sp]
 283:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 448              		.loc 1 283 0 discriminator 2
 449 010a 009B     		ldr	r3, [sp]
 450 010c B3F5803F 		cmp	r3, #65536
 451 0110 01D0     		beq	.L24
 283:FWLIB/src/stm32f4xx_hash_sha1.c **** 
 452              		.loc 1 283 0 is_stmt 0 discriminator 1
 453 0112 0028     		cmp	r0, #0
 454 0114 F2D1     		bne	.L25
 455              	.L24:
 285:FWLIB/src/stm32f4xx_hash_sha1.c ****       {
 456              		.loc 1 285 0 is_stmt 1
 457 0116 0AB1     		cbz	r2, .L32
 287:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 458              		.loc 1 287 0
 459 0118 0020     		movs	r0, #0
 460              	.LVL71:
 461 011a BAE7     		b	.L17
 462              	.LVL72:
 463              	.L32:
 292:FWLIB/src/stm32f4xx_hash_sha1.c ****         *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 464              		.loc 1 292 0
 465 011c 02A8     		add	r0, sp, #8
 466              	.LVL73:
ARM GAS  /tmp/ccweNNWu.s 			page 24


 467 011e FFF7FEFF 		bl	HASH_GetDigest
 468              	.LVL74:
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 469              		.loc 1 293 0
 470 0122 029B     		ldr	r3, [sp, #8]
 471              	.LVL75:
 472              	.LBB32:
 473              	.LBB33:
 474              		.loc 2 498 0
 475 0124 1BBA     		rev	r3, r3
 476              	.LVL76:
 477              	.LBE33:
 478              	.LBE32:
 293:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 479              		.loc 1 293 0
 480 0126 169A     		ldr	r2, [sp, #88]
 481 0128 1360     		str	r3, [r2]
 482              	.LVL77:
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 483              		.loc 1 295 0
 484 012a 039B     		ldr	r3, [sp, #12]
 485              	.LVL78:
 486              	.LBB34:
 487              	.LBB35:
 488              		.loc 2 498 0
 489 012c 1BBA     		rev	r3, r3
 490              	.LVL79:
 491              	.LBE35:
 492              	.LBE34:
 295:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 493              		.loc 1 295 0
 494 012e 5360     		str	r3, [r2, #4]
 495              	.LVL80:
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 496              		.loc 1 297 0
 497 0130 049B     		ldr	r3, [sp, #16]
 498              	.LVL81:
 499              	.LBB36:
 500              	.LBB37:
 501              		.loc 2 498 0
 502 0132 1BBA     		rev	r3, r3
 503              	.LVL82:
 504              	.LBE37:
 505              	.LBE36:
 297:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 506              		.loc 1 297 0
 507 0134 9360     		str	r3, [r2, #8]
 508              	.LVL83:
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 509              		.loc 1 299 0
 510 0136 059B     		ldr	r3, [sp, #20]
 511              	.LVL84:
 512              	.LBB38:
 513              	.LBB39:
 514              		.loc 2 498 0
 515 0138 1BBA     		rev	r3, r3
 516              	.LVL85:
ARM GAS  /tmp/ccweNNWu.s 			page 25


 517              	.LBE39:
 518              	.LBE38:
 299:FWLIB/src/stm32f4xx_hash_sha1.c ****         outputaddr+=4;
 519              		.loc 1 299 0
 520 013a D360     		str	r3, [r2, #12]
 521              	.LVL86:
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 522              		.loc 1 301 0
 523 013c 069B     		ldr	r3, [sp, #24]
 524              	.LVL87:
 525              	.LBB40:
 526              	.LBB41:
 527              		.loc 2 498 0
 528 013e 1BBA     		rev	r3, r3
 529              	.LVL88:
 530              	.LBE41:
 531              	.LBE40:
 301:FWLIB/src/stm32f4xx_hash_sha1.c ****       }
 532              		.loc 1 301 0
 533 0140 1361     		str	r3, [r2, #16]
 179:FWLIB/src/stm32f4xx_hash_sha1.c ****   uint32_t keyaddr    = (uint32_t)Key;
 534              		.loc 1 179 0
 535 0142 0120     		movs	r0, #1
 536 0144 A5E7     		b	.L17
 537              		.cfi_endproc
 538              	.LFE124:
 540              		.text
 541              	.Letext0:
 542              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 543              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 544              		.file 5 "F4_CORE/core_cm4.h"
 545              		.file 6 "USER/system_stm32f4xx.h"
 546              		.file 7 "USER/stm32f4xx.h"
 547              		.file 8 "FWLIB/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/ccweNNWu.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hash_sha1.c
     /tmp/ccweNNWu.s:18     .text.HASH_SHA1:0000000000000000 $t
     /tmp/ccweNNWu.s:25     .text.HASH_SHA1:0000000000000000 HASH_SHA1
     /tmp/ccweNNWu.s:211    .text.HMAC_SHA1:0000000000000000 $t
     /tmp/ccweNNWu.s:218    .text.HMAC_SHA1:0000000000000000 HMAC_SHA1
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
