#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Nov 18 17:06:53 2021
# Process ID: 7208
# Current directory: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16068 C:\Users\david_davis1\Box\SoC\ClassReports\SoC\CR3\CR3\CR3.xpr
# Log file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/vivado.log
# Journal file: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1329.789 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 18 17:08:10 2021] Launched synth_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Thu Nov 18 17:08:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1329.789 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci] -no_script -reset -force -quiet
remove_files  C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_2/cpu.xci
create_ip -name microblaze_mcs -vendor xilinx.com -library ip -version 3.0 -module_name cpu
set_property -dict [list CONFIG.MEMSIZE {131072} CONFIG.USE_IO_BUS {1} CONFIG.Component_Name {cpu}] [get_ips cpu]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpu' to 'cpu' is not allowed and is ignored.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /ilmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /dlmb_cntlr/SLMB/Mem'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/Reg'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_object /iomodule_0/SLMB/IO'
generate_target {instantiation_template} [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_3/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_3/cpu.xci]
generate_target all [get_files  c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_3/cpu.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpu'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpu'...
Exporting to file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/hw_handoff/cpu.hwh
Generated Block Design Tcl file c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/hw_handoff/cpu_bd.tcl
Generated Hardware Definition File c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/synth/cpu.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1441.422 ; gain = 111.633
export_ip_user_files -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_3/cpu.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.srcs/sources_1/ip/cpu_3/cpu.xci] -directory C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files -ipstatic_source_dir C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/modelsim} {questa=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/questa} {riviera=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/riviera} {activehdl=C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 20-965] The target 'instantiation_template' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/bd_3914.bd
WARNING: [filemgmt 20-965] The target 'changelog' is not supported by the file: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/bd_3914.bd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 18 17:12:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/synth_1/runme.log
[Thu Nov 18 17:12:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1611.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2329.184 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 2329.184 ; gain = 0.000
Generating merged BMM file for the design top 'mcs_top_vanilla'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3.gen/sources_1/ip/cpu_3/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2329.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 167 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2452.508 ; gain = 981.121
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3xsa.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3xsa.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/XilinxVitis/Vivado/2021.1/data/embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/david_davis1/Box/SoC/ClassReports/SoC/CR3/CR3/CR3xsa.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 17:33:36 2021...
