### There are various compiler directives in Verilog HDL

__<p><b>The examples provided here are only for knowledge these are not part of the syllabus.</b></p>__

<ol>
<li>[Adder-cum-subtractor Example](https://github.com/hdl-eda/digital-ic-design-lab/blob/main/conditional_compilation/add_sub.md)</li>



</ol>
