{
  "modules": [
    {
      "name": "Introduction To Computer Architecture and Organization",
      "topics": [
        {
          "name": "Overview of Organization and Architecture",
          "difficulty_hint": "medium",
          "subtopics": [
            "Registers and register files",
            "Interconnection of components",
            "Overview of IAS computer function",
            "Organization of the von Neumann machine",
            "Harvard architecture",
            "CISC & RISC Architectures"
          ]
        },
        {
          "name": "Data Representation and Computer Arithmetic",
          "difficulty_hint": "medium",
          "subtopics": [
            "Algorithms for fixed point arithmetic operations",
            "Algorithms for floating point arithmetic operations",
            "Representation of nonnumeric data (character codes)"
          ]
        },
        {
          "name": "Instruction Sets and Control Unit",
          "difficulty_hint": "hard",
          "subtopics": [
            "Computer Instructions",
            "Instruction formats",
            "Addressing modes",
            "Phases of instruction cycle",
            "ALU - Data-path and control unit",
            "Hardwired control unit and Micro programmed control unit"
          ]
        },
        {
          "name": "Memory System Organization and Architecture",
          "difficulty_hint": "hard",
          "subtopics": [
            "Memory systems hierarchy",
            "Byte Storage methods",
            "Conceptual view of memory cell",
            "Design of scalable memory using RAM's- ROM's chips",
            "Construction of larger size memories",
            "Memory Interleaving",
            "Memory interface address map",
            "Cache memory: principles",
            "Cache memory management techniques",
            "Types of caches",
            "caches misses",
            "Mean memory access time evaluation of cache"
          ]
        },
        {
          "name": "Interfacing and Communication",
          "difficulty_hint": "medium",
          "subtopics": [
            "I/O fundamentals",
            "handshaking",
            "buffering",
            "I/O Modules",
            "I/O techniques",
            "Programmed I/O",
            "Interrupt-driven I/O",
            "Direct Memory Access",
            "Direct Cache Access",
            "Interrupt structures",
            "Vectored and Prioritized-interrupt overhead",
            "Buses: Synchronous and asynchronous",
            "Arbitration"
          ]
        },
        {
          "name": "Subsystems",
          "difficulty_hint": "medium",
          "subtopics": [
            "External storage systems",
            "Solid state drivers",
            "Organization and Structure of disk drives",
            "Electronic- magnetic and optical technologies",
            "Reliability of memory systems",
            "Error detecting and error correcting systems",
            "RAID Levels",
            "I/O Performance"
          ]
        },
        {
          "name": "High Performance Processors",
          "difficulty_hint": "hard",
          "subtopics": [
            "Classification of models",
            "Flynn's taxonomy of parallel machine models",
            "Pipelining: Two stages",
            "Multi stage pipelining",
            "Basic performance issues in pipelining",
            "Hazards",
            "Methods to prevent and resolve hazards and their drawbacks",
            "Approaches to deal branches",
            "Superscalar architecture",
            "Limitations of scalar pipelines",
            "superscalar versus super pipeline architecture",
            "superscalar techniques",
            "performance evaluation of superscalar architecture",
            "performance evaluation of parallel processors",
            "Amdahl's law",
            "speed-up and efficiency"
          ]
        },
        {
          "name": "Contemporary Issues",
          "difficulty_hint": "easy",
          "subtopics": []
        }
      ]
    }
  ]
}