; Listing generated by Microsoft (R) Optimizing Compiler Version 17.00.50727.1 

include listing.inc

INCLUDELIB LIBCMT
INCLUDELIB OLDNAMES

CONST	SEGMENT
$SG3408	DB	'PCI Scanning device', 0aH, 00H
	ORG $+3
$SG3422	DB	'Device found', 0aH, 00H
	ORG $+2
$SG3423	DB	'Device ID -> %x, Vendor ID -> %x', 0aH, 00H
	ORG $+6
$SG3486	DB	'MSI-X found for this device', 0aH, 00H
	ORG $+3
$SG3488	DB	'MSI found for this device', 0aH, 00H
CONST	ENDS
PUBLIC	?pci_config_read32@@YAIPEBU_pci_address_@@G@Z	; pci_config_read32
PUBLIC	?pci_config_read16@@YAGPEBU_pci_address_@@G@Z	; pci_config_read16
PUBLIC	?pci_config_read8@@YAEPEBU_pci_address_@@G@Z	; pci_config_read8
PUBLIC	?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z	; pci_config_write32
PUBLIC	?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z	; pci_config_write16
PUBLIC	?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z	; pci_config_write8
PUBLIC	?read_config_header@@YAXHHHPEATpci_device_info@@@Z ; read_config_header
PUBLIC	?read_config_16@@YAXHHHHPEAG@Z			; read_config_16
PUBLIC	?write_config_16@@YAXHHHHG@Z			; write_config_16
PUBLIC	?read_config_32@@YAXHHHHI@Z			; read_config_32
PUBLIC	?read_config_8@@YAXHHHHPEAE@Z			; read_config_8
PUBLIC	?write_config_8@@YAXHHHHE@Z			; write_config_8
PUBLIC	?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z	; pci_scan_bus
PUBLIC	?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z	; pci_find_device
PUBLIC	?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z		; pci_setBAR
PUBLIC	?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z	; pci_get_bar_addr
PUBLIC	?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z	; pci_set_mem_enable
PUBLIC	?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z ; pci_find_device_class
PUBLIC	?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z ; pci_find_device_id
PUBLIC	?pci_print_capabilities@@YAXHHH@Z		; pci_print_capabilities
PUBLIC	?pci_enable_interrupts@@YAXHHH@Z		; pci_enable_interrupts
PUBLIC	?read_config_32_ext@@YAXHHHHPEAI@Z		; read_config_32_ext
PUBLIC	?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z ; pci_get_capability
EXTRN	x64_inportb:PROC
EXTRN	x64_inportw:PROC
EXTRN	x64_inportd:PROC
EXTRN	x64_outportw:PROC
EXTRN	x64_outportd:PROC
EXTRN	?inportb@@YAEG@Z:PROC				; inportb
EXTRN	?inportw@@YAGG@Z:PROC				; inportw
EXTRN	?inportd@@YAIG@Z:PROC				; inportd
EXTRN	?outportb@@YAXGE@Z:PROC				; outportb
EXTRN	?outportw@@YAXGG@Z:PROC				; outportw
EXTRN	?outportd@@YAXGI@Z:PROC				; outportd
EXTRN	?printf@@YAXPEBDZZ:PROC				; printf
pdata	SEGMENT
$pdata$?pci_config_read32@@YAIPEBU_pci_address_@@G@Z DD imagerel $LN3
	DD	imagerel $LN3+54
	DD	imagerel $unwind$?pci_config_read32@@YAIPEBU_pci_address_@@G@Z
$pdata$?pci_config_read16@@YAGPEBU_pci_address_@@G@Z DD imagerel $LN3
	DD	imagerel $LN3+54
	DD	imagerel $unwind$?pci_config_read16@@YAGPEBU_pci_address_@@G@Z
$pdata$?pci_config_read8@@YAEPEBU_pci_address_@@G@Z DD imagerel $LN3
	DD	imagerel $LN3+54
	DD	imagerel $unwind$?pci_config_read8@@YAEPEBU_pci_address_@@G@Z
$pdata$?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z DD imagerel $LN3
	DD	imagerel $LN3+63
	DD	imagerel $unwind$?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z
$pdata$?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z DD imagerel $LN3
	DD	imagerel $LN3+65
	DD	imagerel $unwind$?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z
$pdata$?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z DD imagerel $LN3
	DD	imagerel $LN3+64
	DD	imagerel $unwind$?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z
$pdata$?read_config_header@@YAXHHHPEATpci_device_info@@@Z DD imagerel $LN6
	DD	imagerel $LN6+155
	DD	imagerel $unwind$?read_config_header@@YAXHHHPEATpci_device_info@@@Z
$pdata$?read_config_16@@YAXHHHHPEAG@Z DD imagerel $LN3
	DD	imagerel $LN3+144
	DD	imagerel $unwind$?read_config_16@@YAXHHHHPEAG@Z
$pdata$?write_config_16@@YAXHHHHG@Z DD imagerel $LN3
	DD	imagerel $LN3+141
	DD	imagerel $unwind$?write_config_16@@YAXHHHHG@Z
$pdata$?read_config_32@@YAXHHHHI@Z DD imagerel $LN3
	DD	imagerel $LN3+109
	DD	imagerel $unwind$?read_config_32@@YAXHHHHI@Z
$pdata$?read_config_8@@YAXHHHHPEAE@Z DD imagerel $LN3
	DD	imagerel $LN3+150
	DD	imagerel $unwind$?read_config_8@@YAXHHHHPEAE@Z
$pdata$?write_config_8@@YAXHHHHE@Z DD imagerel $LN3
	DD	imagerel $LN3+148
	DD	imagerel $unwind$?write_config_8@@YAXHHHHE@Z
$pdata$?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z DD imagerel $LN9
	DD	imagerel $LN9+334
	DD	imagerel $unwind$?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z
$pdata$?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z DD imagerel $LN6
	DD	imagerel $LN6+118
	DD	imagerel $unwind$?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z
$pdata$?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z DD imagerel $LN3
	DD	imagerel $LN3+55
	DD	imagerel $unwind$?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z
$pdata$?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z DD imagerel $LN5
	DD	imagerel $LN5+100
	DD	imagerel $unwind$?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z
$pdata$?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z DD imagerel $LN5
	DD	imagerel $LN5+104
	DD	imagerel $unwind$?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z
$pdata$?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z DD imagerel $LN13
	DD	imagerel $LN13+443
	DD	imagerel $unwind$?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z
$pdata$?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z DD imagerel $LN13
	DD	imagerel $LN13+320
	DD	imagerel $unwind$?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z
$pdata$?pci_print_capabilities@@YAXHHH@Z DD imagerel $LN8
	DD	imagerel $LN8+325
	DD	imagerel $unwind$?pci_print_capabilities@@YAXHHH@Z
$pdata$?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z DD imagerel ?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z
	DD	imagerel ?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z+76
	DD	imagerel $unwind$?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z
$pdata$?read_config_32_ext@@YAXHHHHPEAI@Z DD imagerel $LN3
	DD	imagerel $LN3+112
	DD	imagerel $unwind$?read_config_32_ext@@YAXHHHHPEAI@Z
$pdata$?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z DD imagerel $LN14
	DD	imagerel $LN14+172
	DD	imagerel $unwind$?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z
pdata	ENDS
xdata	SEGMENT
$unwind$?pci_config_read32@@YAIPEBU_pci_address_@@G@Z DD 010e01H
	DD	0420eH
$unwind$?pci_config_read16@@YAGPEBU_pci_address_@@G@Z DD 010e01H
	DD	0420eH
$unwind$?pci_config_read8@@YAEPEBU_pci_address_@@G@Z DD 010e01H
	DD	0420eH
$unwind$?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z DD 011301H
	DD	04213H
$unwind$?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z DD 011401H
	DD	04214H
$unwind$?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z DD 011301H
	DD	04213H
$unwind$?read_config_header@@YAXHHHPEATpci_device_info@@@Z DD 011601H
	DD	06216H
$unwind$?read_config_16@@YAXHHHHPEAG@Z DD 011601H
	DD	06216H
$unwind$?write_config_16@@YAXHHHHG@Z DD 011601H
	DD	06216H
$unwind$?read_config_32@@YAXHHHHI@Z DD 011601H
	DD	06216H
$unwind$?read_config_8@@YAXHHHHPEAE@Z DD 011601H
	DD	06216H
$unwind$?write_config_8@@YAXHHHHE@Z DD 011601H
	DD	06216H
$unwind$?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z DD 030b01H
	DD	07007e20bH
	DD	06006H
$unwind$?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z DD 031501H
	DD	070116215H
	DD	06010H
$unwind$?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z DD 011201H
	DD	04212H
$unwind$?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z DD 010d01H
	DD	0620dH
$unwind$?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z DD 010d01H
	DD	0620dH
$unwind$?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z DD 041b01H
	DD	029011bH
	DD	060137014H
$unwind$?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z DD 041801H
	DD	0290118H
	DD	060107011H
$unwind$?pci_print_capabilities@@YAXHHH@Z DD 011101H
	DD	0c211H
$unwind$?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z DD 010e01H
	DD	0220eH
$unwind$?read_config_32_ext@@YAXHHHHPEAI@Z DD 011601H
	DD	06216H
$unwind$?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z DD 010e01H
	DD	0220eH
xdata	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv74 = 0
dev_info$ = 32
cap_header$ = 40
?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z PROC ; pci_get_capability

; 255  : pci_cap_header * pci_get_capability (pci_device_info *dev_info, pci_cap_header* cap_header) {

$LN14:
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 24

; 256  : 	
; 257  : 	if (!dev_info) 

	cmp	QWORD PTR dev_info$[rsp], 0
	jne	SHORT $LN11@pci_get_ca

; 258  : 		return NULL;

	xor	eax, eax
	jmp	$LN12@pci_get_ca
$LN11@pci_get_ca:

; 259  : 
; 260  : 	if ((dev_info->device.statusReg & (1<<4)) != 0) {

	mov	rax, QWORD PTR dev_info$[rsp]
	movzx	eax, WORD PTR [rax+6]
	and	eax, 16
	test	eax, eax
	je	SHORT $LN10@pci_get_ca

; 261  : 
; 262  : 		switch (dev_info->device.headerType & ~PCI_HEADERTYPE_MULTIFUNC) {

	mov	rax, QWORD PTR dev_info$[rsp]
	movzx	eax, BYTE PTR [rax+14]
	btr	eax, 7
	mov	DWORD PTR tv74[rsp], eax
	cmp	DWORD PTR tv74[rsp], 0
	je	SHORT $LN7@pci_get_ca
	jmp	SHORT $LN2@pci_get_ca
$LN7@pci_get_ca:

; 263  : 		case PCI_HEADERTYPE_NORMAL:
; 264  : 			if (cap_header) {

	cmp	QWORD PTR cap_header$[rsp], 0
	je	SHORT $LN6@pci_get_ca

; 265  : 				if (cap_header->next){

	mov	rax, QWORD PTR cap_header$[rsp]
	movzx	eax, WORD PTR [rax+2]
	test	eax, eax
	je	SHORT $LN5@pci_get_ca

; 266  : 					cap_header = ((pci_cap_header*)dev_info + cap_header->next);

	mov	rax, QWORD PTR cap_header$[rsp]
	movzx	eax, WORD PTR [rax+2]
	mov	rcx, QWORD PTR dev_info$[rsp]
	lea	rax, QWORD PTR [rcx+rax*4]
	mov	QWORD PTR cap_header$[rsp], rax

; 267  : 					//printf ("Cap Header next is not null\n");
; 268  : 				}else

	jmp	SHORT $LN4@pci_get_ca
$LN5@pci_get_ca:

; 269  : 					cap_header = NULL;

	mov	QWORD PTR cap_header$[rsp], 0
$LN4@pci_get_ca:

; 270  : 			} else {

	jmp	SHORT $LN3@pci_get_ca
$LN6@pci_get_ca:

; 271  : 				cap_header = ((pci_cap_header*)dev_info + 0xD);

	mov	rax, QWORD PTR dev_info$[rsp]
	add	rax, 52					; 00000034H
	mov	QWORD PTR cap_header$[rsp], rax
$LN3@pci_get_ca:

; 272  : 			//	printf ("CAp PTR\n");
; 273  : 				//printf ("CAp Hdr nxt %x\n", cap_header->next);
; 274  : 			}
; 275  : 			break;

	jmp	SHORT $LN8@pci_get_ca
$LN2@pci_get_ca:

; 276  : 
; 277  : 		default:
; 278  : 			cap_header = NULL;

	mov	QWORD PTR cap_header$[rsp], 0
$LN8@pci_get_ca:

; 279  : 			break;
; 280  : 		}
; 281  : 	} else {

	jmp	SHORT $LN1@pci_get_ca
$LN10@pci_get_ca:

; 282  : 		cap_header = NULL;

	mov	QWORD PTR cap_header$[rsp], 0
$LN1@pci_get_ca:

; 283  : 	}
; 284  : 
; 285  : 	return cap_header;

	mov	rax, QWORD PTR cap_header$[rsp]
$LN12@pci_get_ca:

; 286  : }

	add	rsp, 24
	ret	0
?pci_get_capability@@YAPEAUpci_cap_header@@PEATpci_device_info@@PEAU1@@Z ENDP ; pci_get_capability
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
address$ = 32
bus$ = 64
dev$ = 72
function$ = 80
reg$ = 88
data$ = 96
?read_config_32_ext@@YAXHHHHPEAI@Z PROC			; read_config_32_ext

; 64   : {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 65   : 	//! read configuration dword
; 66   : 	unsigned address = header_address (bus, dev, function, reg);

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	ecx, DWORD PTR reg$[rsp]
	and	ecx, 63					; 0000003fH
	shl	ecx, 2
	or	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 67   : 	x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 68   : 	*data = x64_inportd (PCI_DATA_PORT);

	mov	cx, 3324				; 00000cfcH
	call	x64_inportd
	mov	rcx, QWORD PTR data$[rsp]
	mov	DWORD PTR [rcx], eax

; 69   : }

	add	rsp, 56					; 00000038H
	ret	0
?read_config_32_ext@@YAXHHHHPEAI@Z ENDP			; read_config_32_ext
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
enable_bit$ = 0
addr$ = 32
offset$ = 40
?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z PROC ; pci_config_pack_address

; 25   : static uint32_t pci_config_pack_address (const pci_address *addr, uint16_t offset) {

	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 24

; 26   : 
; 27   : 	const uint32_t enable_bit = 0x80000000UL;

	mov	DWORD PTR enable_bit$[rsp], -2147483648	; 80000000H

; 28   : 
; 29   : 	return (((uint32_t)addr->bus << 16) |
; 30   : 		((uint32_t)addr->device << 11) |
; 31   : 		((uint32_t)addr->function << 8) |
; 32   : 		offset | enable_bit);

	mov	rax, QWORD PTR addr$[rsp]
	movzx	eax, BYTE PTR [rax]
	shl	eax, 16
	mov	rcx, QWORD PTR addr$[rsp]
	movzx	ecx, BYTE PTR [rcx+1]
	shl	ecx, 11
	or	eax, ecx
	mov	rcx, QWORD PTR addr$[rsp]
	movzx	ecx, BYTE PTR [rcx+2]
	shl	ecx, 8
	or	eax, ecx
	movzx	ecx, WORD PTR offset$[rsp]
	or	eax, ecx
	bts	eax, 31

; 33   : }

	add	rsp, 24
	ret	0
?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ENDP ; pci_config_pack_address
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
func$ = 8
dev$ = 16
bus$ = 24
?pci_enable_interrupts@@YAXHHH@Z PROC			; pci_enable_interrupts

; 319  : void pci_enable_interrupts (int func, int dev, int bus) {

	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx

; 320  : 	/*uint16_t command_reg = 0;
; 321  : 	read_config_16 (bus,dev,func,PCI_CONFREG_COMMAND_16, &command_reg);
; 322  : 	command_reg &= ~PCI_COMMAND_INTERRUPTDISABLE;
; 323  : 	write_config_16 (bus, dev,func,PCI_CONFREG_COMMAND_16,command_reg);*/
; 324  : }

	ret	0
?pci_enable_interrupts@@YAXHHH@Z ENDP			; pci_enable_interrupts
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
capptr$1 = 48
status$ = 52
cap_reg$2 = 56
cap_header$ = 64
msi_cap$ = 72
msi_x_cap$ = 80
func$ = 112
dev$ = 120
bus$ = 128
?pci_print_capabilities@@YAXHHH@Z PROC			; pci_print_capabilities

; 288  : void pci_print_capabilities (int func, int dev, int bus) {

$LN8:
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 104				; 00000068H

; 289  : 
; 290  : 	pci_cap_header *cap_header = NULL;

	mov	QWORD PTR cap_header$[rsp], 0

; 291  : 	pci_msi_cap *msi_cap = NULL;

	mov	QWORD PTR msi_cap$[rsp], 0

; 292  : 	pci_msi_xcap *msi_x_cap = NULL;

	mov	QWORD PTR msi_x_cap$[rsp], 0

; 293  : 
; 294  : 
; 295  : 	uint32_t status = 0;

	mov	DWORD PTR status$[rsp], 0

; 296  : 	read_config_32_ext (bus, dev, func, 0x1,&status);

	lea	rax, QWORD PTR status$[rsp]
	mov	QWORD PTR [rsp+32], rax
	mov	r9d, 1
	mov	r8d, DWORD PTR func$[rsp]
	mov	edx, DWORD PTR dev$[rsp]
	mov	ecx, DWORD PTR bus$[rsp]
	call	?read_config_32_ext@@YAXHHHHPEAI@Z	; read_config_32_ext

; 297  : 	status >>= 16;

	mov	eax, DWORD PTR status$[rsp]
	shr	eax, 16
	mov	DWORD PTR status$[rsp], eax

; 298  : 	if (status & (1<<4)) {

	mov	eax, DWORD PTR status$[rsp]
	and	eax, 16
	test	eax, eax
	je	$LN5@pci_print_

; 299  : 		uint32_t capptr = 0, cap_reg = 0; 

	mov	DWORD PTR capptr$1[rsp], 0
	mov	DWORD PTR cap_reg$2[rsp], 0

; 300  : 		read_config_32_ext (bus, dev, func, 0xD, &capptr);

	lea	rax, QWORD PTR capptr$1[rsp]
	mov	QWORD PTR [rsp+32], rax
	mov	r9d, 13
	mov	r8d, DWORD PTR func$[rsp]
	mov	edx, DWORD PTR dev$[rsp]
	mov	ecx, DWORD PTR bus$[rsp]
	call	?read_config_32_ext@@YAXHHHHPEAI@Z	; read_config_32_ext

; 301  : 		capptr &= 0xFF;

	mov	eax, DWORD PTR capptr$1[rsp]
	and	eax, 255				; 000000ffH
	mov	DWORD PTR capptr$1[rsp], eax

; 302  : 		capptr /= 4;

	xor	edx, edx
	mov	eax, DWORD PTR capptr$1[rsp]
	mov	ecx, 4
	div	ecx
	mov	DWORD PTR capptr$1[rsp], eax
$LN4@pci_print_:

; 303  : 		while (capptr != 0) {

	cmp	DWORD PTR capptr$1[rsp], 0
	je	SHORT $LN3@pci_print_

; 304  : 			read_config_32_ext (bus, dev, func, capptr, &cap_reg);

	lea	rax, QWORD PTR cap_reg$2[rsp]
	mov	QWORD PTR [rsp+32], rax
	mov	r9d, DWORD PTR capptr$1[rsp]
	mov	r8d, DWORD PTR func$[rsp]
	mov	edx, DWORD PTR dev$[rsp]
	mov	ecx, DWORD PTR bus$[rsp]
	call	?read_config_32_ext@@YAXHHHHPEAI@Z	; read_config_32_ext

; 305  : 			if ((cap_reg & 0xFF) == PCI_CAPABILITY_MSIX) {

	mov	eax, DWORD PTR cap_reg$2[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 17
	jne	SHORT $LN2@pci_print_

; 306  : 				printf ("MSI-X found for this device\n");

	lea	rcx, OFFSET FLAT:$SG3486
	call	?printf@@YAXPEBDZZ			; printf
$LN2@pci_print_:

; 307  : 			}
; 308  : 
; 309  : 			if ((cap_reg & 0xFF) == PCI_CAPABILITY_MSI) {

	mov	eax, DWORD PTR cap_reg$2[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 5
	jne	SHORT $LN1@pci_print_

; 310  : 				printf ("MSI found for this device\n");

	lea	rcx, OFFSET FLAT:$SG3488
	call	?printf@@YAXPEBDZZ			; printf
$LN1@pci_print_:

; 311  : 			}
; 312  : 			capptr = ((cap_reg >> 8) & 0xFF) / 4;

	mov	eax, DWORD PTR cap_reg$2[rsp]
	shr	eax, 8
	and	eax, 255				; 000000ffH
	xor	edx, edx
	mov	ecx, 4
	div	ecx
	mov	DWORD PTR capptr$1[rsp], eax

; 313  : 		}

	jmp	SHORT $LN4@pci_print_
$LN3@pci_print_:
$LN5@pci_print_:

; 314  : 	
; 315  : 	}	
; 316  : }

	add	rsp, 104				; 00000068H
	ret	0
?pci_print_capabilities@@YAXHHH@Z ENDP			; pci_print_capabilities
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
dev$1 = 48
bus$2 = 52
func$3 = 56
config$ = 64
device_id$ = 352
vendor_id$ = 360
addr_out$ = 368
?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z PROC	; pci_find_device_id

; 204  : bool pci_find_device_id (uint16_t device_id, uint16_t vendor_id, pci_device_info *addr_out) {

$LN13:
	mov	QWORD PTR [rsp+24], r8
	mov	WORD PTR [rsp+16], dx
	mov	WORD PTR [rsp+8], cx
	push	rsi
	push	rdi
	sub	rsp, 328				; 00000148H

; 205  : 	pci_device_info config;
; 206  : 	printf ("PCI Scanning device\n");

	lea	rcx, OFFSET FLAT:$SG3408
	call	?printf@@YAXPEBDZZ			; printf

; 207  : 	for (int bus = 0; bus < 256; bus++) {

	mov	DWORD PTR bus$2[rsp], 0
	jmp	SHORT $LN10@pci_find_d
$LN9@pci_find_d:
	mov	eax, DWORD PTR bus$2[rsp]
	inc	eax
	mov	DWORD PTR bus$2[rsp], eax
$LN10@pci_find_d:
	cmp	DWORD PTR bus$2[rsp], 256		; 00000100H
	jge	$LN8@pci_find_d

; 208  : 		for (int dev = 0; dev < 32; dev++) {

	mov	DWORD PTR dev$1[rsp], 0
	jmp	SHORT $LN7@pci_find_d
$LN6@pci_find_d:
	mov	eax, DWORD PTR dev$1[rsp]
	inc	eax
	mov	DWORD PTR dev$1[rsp], eax
$LN7@pci_find_d:
	cmp	DWORD PTR dev$1[rsp], 32		; 00000020H
	jge	$LN5@pci_find_d

; 209  : 			for (int func = 0; func < 8; func++) {

	mov	DWORD PTR func$3[rsp], 0
	jmp	SHORT $LN4@pci_find_d
$LN3@pci_find_d:
	mov	eax, DWORD PTR func$3[rsp]
	inc	eax
	mov	DWORD PTR func$3[rsp], eax
$LN4@pci_find_d:
	cmp	DWORD PTR func$3[rsp], 8
	jge	$LN2@pci_find_d

; 210  : 
; 211  : 				read_config_32 (bus, dev, func, 0, config.header[0]);

	mov	eax, 4
	imul	rax, 0
	mov	eax, DWORD PTR config$[rsp+rax]
	mov	DWORD PTR [rsp+32], eax
	xor	r9d, r9d
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$1[rsp]
	mov	ecx, DWORD PTR bus$2[rsp]
	call	?read_config_32@@YAXHHHHI@Z		; read_config_32

; 212  : 
; 213  : 				read_config_header (bus, dev, func, &config);

	lea	r9, QWORD PTR config$[rsp]
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$1[rsp]
	mov	ecx, DWORD PTR bus$2[rsp]
	call	?read_config_header@@YAXHHHPEATpci_device_info@@@Z ; read_config_header

; 214  : 
; 215  : 				if (config.device.deviceID == device_id && config.device.vendorID == vendor_id) {

	movzx	eax, WORD PTR config$[rsp+2]
	movzx	ecx, WORD PTR device_id$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@pci_find_d
	movzx	eax, WORD PTR config$[rsp]
	movzx	ecx, WORD PTR vendor_id$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@pci_find_d

; 216  : 					*addr_out = config;

	lea	rax, QWORD PTR config$[rsp]
	mov	rdi, QWORD PTR addr_out$[rsp]
	mov	rsi, rax
	mov	ecx, 256				; 00000100H
	rep movsb

; 217  : 					printf ("Device found\n");

	lea	rcx, OFFSET FLAT:$SG3422
	call	?printf@@YAXPEBDZZ			; printf

; 218  : 					printf ("Device ID -> %x, Vendor ID -> %x\n", config.device.deviceID, config.device.vendorID);

	movzx	eax, WORD PTR config$[rsp]
	movzx	ecx, WORD PTR config$[rsp+2]
	mov	r8d, eax
	mov	edx, ecx
	lea	rcx, OFFSET FLAT:$SG3423
	call	?printf@@YAXPEBDZZ			; printf

; 219  : 					return true;

	mov	al, 1
	jmp	SHORT $LN11@pci_find_d
$LN1@pci_find_d:

; 220  : 				}
; 221  : 			}

	jmp	$LN3@pci_find_d
$LN2@pci_find_d:

; 222  : 		}

	jmp	$LN6@pci_find_d
$LN5@pci_find_d:

; 223  : 	}

	jmp	$LN9@pci_find_d
$LN8@pci_find_d:

; 224  : 
; 225  : 	return false;

	xor	al, al
$LN11@pci_find_d:

; 226  : }

	add	rsp, 328				; 00000148H
	pop	rdi
	pop	rsi
	ret	0
?pci_find_device_id@@YA_NGGPEATpci_device_info@@@Z ENDP	; pci_find_device_id
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
command_reg$1 = 48
dev$2 = 52
func$3 = 56
bus$4 = 60
config$ = 64
class_code$ = 352
sub_class$ = 360
addr_out$ = 368
bus_$ = 376
dev_$ = 384
func_$ = 392
?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z PROC ; pci_find_device_class

; 171  : bool pci_find_device_class (uint8_t class_code, uint8_t sub_class, pci_device_info *addr_out, int *bus_, int *dev_, int *func_) {

$LN13:
	mov	QWORD PTR [rsp+32], r9
	mov	QWORD PTR [rsp+24], r8
	mov	BYTE PTR [rsp+16], dl
	mov	BYTE PTR [rsp+8], cl
	push	rsi
	push	rdi
	sub	rsp, 328				; 00000148H

; 172  : 	pci_device_info config;
; 173  : 	for (int bus = 0; bus < 256; bus++) {

	mov	DWORD PTR bus$4[rsp], 0
	jmp	SHORT $LN10@pci_find_d
$LN9@pci_find_d:
	mov	eax, DWORD PTR bus$4[rsp]
	inc	eax
	mov	DWORD PTR bus$4[rsp], eax
$LN10@pci_find_d:
	cmp	DWORD PTR bus$4[rsp], 256		; 00000100H
	jge	$LN8@pci_find_d

; 174  : 		for (int dev = 0; dev < 32; dev++) {

	mov	DWORD PTR dev$2[rsp], 0
	jmp	SHORT $LN7@pci_find_d
$LN6@pci_find_d:
	mov	eax, DWORD PTR dev$2[rsp]
	inc	eax
	mov	DWORD PTR dev$2[rsp], eax
$LN7@pci_find_d:
	cmp	DWORD PTR dev$2[rsp], 32		; 00000020H
	jge	$LN5@pci_find_d

; 175  : 			for (int func = 0; func < 8; func++) {

	mov	DWORD PTR func$3[rsp], 0
	jmp	SHORT $LN4@pci_find_d
$LN3@pci_find_d:
	mov	eax, DWORD PTR func$3[rsp]
	inc	eax
	mov	DWORD PTR func$3[rsp], eax
$LN4@pci_find_d:
	cmp	DWORD PTR func$3[rsp], 8
	jge	$LN2@pci_find_d

; 176  : 				uint16_t command_reg;
; 177  : 
; 178  : 				read_config_32 (bus, dev, func, 0, config.header[0]);

	mov	eax, 4
	imul	rax, 0
	mov	eax, DWORD PTR config$[rsp+rax]
	mov	DWORD PTR [rsp+32], eax
	xor	r9d, r9d
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$2[rsp]
	mov	ecx, DWORD PTR bus$4[rsp]
	call	?read_config_32@@YAXHHHHI@Z		; read_config_32

; 179  : 
; 180  : 				read_config_header (bus, dev, func, &config);

	lea	r9, QWORD PTR config$[rsp]
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$2[rsp]
	mov	ecx, DWORD PTR bus$4[rsp]
	call	?read_config_header@@YAXHHHPEATpci_device_info@@@Z ; read_config_header

; 181  : 
; 182  : 				if (config.device.classCode == class_code && config.device.subClassCode == sub_class) {

	movzx	eax, BYTE PTR config$[rsp+11]
	movzx	ecx, BYTE PTR class_code$[rsp]
	cmp	eax, ecx
	jne	$LN1@pci_find_d
	movzx	eax, BYTE PTR config$[rsp+10]
	movzx	ecx, BYTE PTR sub_class$[rsp]
	cmp	eax, ecx
	jne	$LN1@pci_find_d

; 183  : 					*addr_out = config;

	lea	rax, QWORD PTR config$[rsp]
	mov	rdi, QWORD PTR addr_out$[rsp]
	mov	rsi, rax
	mov	ecx, 256				; 00000100H
	rep movsb

; 184  : 					read_config_16 (bus,dev,func,PCI_CONFREG_COMMAND_16, &command_reg);

	lea	rax, QWORD PTR command_reg$1[rsp]
	mov	QWORD PTR [rsp+32], rax
	mov	r9d, 2
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$2[rsp]
	mov	ecx, DWORD PTR bus$4[rsp]
	call	?read_config_16@@YAXHHHHPEAG@Z		; read_config_16

; 185  : 					command_reg |= PCI_COMMAND_IOENABLE;

	movzx	eax, WORD PTR command_reg$1[rsp]
	or	eax, 1
	mov	WORD PTR command_reg$1[rsp], ax

; 186  : 					command_reg |= PCI_COMMAND_MEMORYENABLE;

	movzx	eax, WORD PTR command_reg$1[rsp]
	or	eax, 2
	mov	WORD PTR command_reg$1[rsp], ax

; 187  : 					command_reg |= PCI_COMMAND_MASTERENABLE;

	movzx	eax, WORD PTR command_reg$1[rsp]
	or	eax, 4
	mov	WORD PTR command_reg$1[rsp], ax

; 188  : 					command_reg &= ~PCI_COMMAND_INTERRUPTDISABLE;

	movzx	eax, WORD PTR command_reg$1[rsp]
	btr	eax, 10
	mov	WORD PTR command_reg$1[rsp], ax

; 189  : 				    write_config_16 (bus, dev,func,PCI_CONFREG_COMMAND_16,command_reg);

	movzx	eax, WORD PTR command_reg$1[rsp]
	mov	WORD PTR [rsp+32], ax
	mov	r9d, 2
	mov	r8d, DWORD PTR func$3[rsp]
	mov	edx, DWORD PTR dev$2[rsp]
	mov	ecx, DWORD PTR bus$4[rsp]
	call	?write_config_16@@YAXHHHHG@Z		; write_config_16

; 190  : 					*bus_ = bus;

	mov	rax, QWORD PTR bus_$[rsp]
	mov	ecx, DWORD PTR bus$4[rsp]
	mov	DWORD PTR [rax], ecx

; 191  : 					*dev_ = dev;

	mov	rax, QWORD PTR dev_$[rsp]
	mov	ecx, DWORD PTR dev$2[rsp]
	mov	DWORD PTR [rax], ecx

; 192  : 					*func_ = func;

	mov	rax, QWORD PTR func_$[rsp]
	mov	ecx, DWORD PTR func$3[rsp]
	mov	DWORD PTR [rax], ecx

; 193  : 					return true;

	mov	al, 1
	jmp	SHORT $LN11@pci_find_d
$LN1@pci_find_d:

; 194  : 				}
; 195  : 				
; 196  : 			}

	jmp	$LN3@pci_find_d
$LN2@pci_find_d:

; 197  : 		}

	jmp	$LN6@pci_find_d
$LN5@pci_find_d:

; 198  : 	}

	jmp	$LN9@pci_find_d
$LN8@pci_find_d:

; 199  : 
; 200  : 	return false;

	xor	al, al
$LN11@pci_find_d:

; 201  : }

	add	rsp, 328				; 00000148H
	pop	rdi
	pop	rsi
	ret	0
?pci_find_device_class@@YA_NEEPEATpci_device_info@@PEAH11@Z ENDP ; pci_find_device_class
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
command$ = 32
flags$ = 36
addr$ = 64
enable$ = 72
?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z PROC	; pci_set_mem_enable

; 241  : void pci_set_mem_enable (const pci_address *addr, bool enable) {

$LN5:
	mov	BYTE PTR [rsp+16], dl
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 56					; 00000038H

; 242  : 	uint16_t command = pci_config_read16 (addr, offsetof (pci_config_space, command));

	mov	dx, 4
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_read16@@YAGPEBU_pci_address_@@G@Z ; pci_config_read16
	mov	WORD PTR command$[rsp], ax

; 243  : 
; 244  : 	const uint16_t flags = 0x0007;

	mov	eax, 7
	mov	WORD PTR flags$[rsp], ax

; 245  : 
; 246  : 	if (enable) {

	movzx	eax, BYTE PTR enable$[rsp]
	test	eax, eax
	je	SHORT $LN2@pci_set_me

; 247  : 		command |= flags;

	movzx	eax, WORD PTR command$[rsp]
	or	eax, 7
	mov	WORD PTR command$[rsp], ax

; 248  : 	}else {

	jmp	SHORT $LN1@pci_set_me
$LN2@pci_set_me:

; 249  : 		command &= ~flags;

	movzx	eax, WORD PTR command$[rsp]
	and	eax, -8
	mov	WORD PTR command$[rsp], ax
$LN1@pci_set_me:

; 250  : 	}
; 251  : 
; 252  : 	pci_config_write16 (addr, offsetof (pci_config_space, command), command);

	movzx	r8d, WORD PTR command$[rsp]
	mov	dx, 4
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z ; pci_config_write16

; 253  : }

	add	rsp, 56					; 00000038H
	ret	0
?pci_set_mem_enable@@YAXPEBU_pci_address_@@_N@Z ENDP	; pci_set_mem_enable
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv75 = 32
bar$ = 36
mask$ = 40
addr$ = 64
index$ = 72
?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z PROC	; pci_get_bar_addr

; 233  : uint32_t pci_get_bar_addr (const pci_address *addr, int index) {

$LN5:
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 56					; 00000038H

; 234  : 	uint32_t bar = pci_config_read32 (addr, offsetof (pci_config_space, BAR[index]));

	mov	eax, 16
	movsxd	rcx, DWORD PTR index$[rsp]
	lea	rax, QWORD PTR [rax+rcx*4]
	movzx	edx, ax
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_read32@@YAIPEBU_pci_address_@@G@Z ; pci_config_read32
	mov	DWORD PTR bar$[rsp], eax

; 235  : 	uint32_t mask = (bar & PCI_CONF_BAR_IO) ? 0x3 : 0xf;

	mov	eax, DWORD PTR bar$[rsp]
	and	eax, 1
	test	eax, eax
	je	SHORT $LN3@pci_get_ba
	mov	DWORD PTR tv75[rsp], 3
	jmp	SHORT $LN4@pci_get_ba
$LN3@pci_get_ba:
	mov	DWORD PTR tv75[rsp], 15
$LN4@pci_get_ba:
	mov	eax, DWORD PTR tv75[rsp]
	mov	DWORD PTR mask$[rsp], eax

; 236  : 
; 237  : 	return bar & ~mask;

	mov	eax, DWORD PTR mask$[rsp]
	not	eax
	mov	ecx, DWORD PTR bar$[rsp]
	and	ecx, eax
	mov	eax, ecx

; 238  : }

	add	rsp, 56					; 00000038H
	ret	0
?pci_get_bar_addr@@YAIPEBU_pci_address_@@H@Z ENDP	; pci_get_bar_addr
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
index$ = 56
value$ = 64
?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z PROC		; pci_setBAR

; 228  : void pci_setBAR (const pci_address *addr, int index, uint32_t value) {

$LN3:
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 229  : 	pci_config_write32 (addr, offsetof (pci_config_space,BAR[index]),value);

	mov	eax, 16
	movsxd	rcx, DWORD PTR index$[rsp]
	lea	rax, QWORD PTR [rax+rcx*4]
	mov	r8d, DWORD PTR value$[rsp]
	movzx	edx, ax
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z ; pci_config_write32

; 230  : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_setBAR@@YAXPEBU_pci_address_@@HI@Z ENDP		; pci_setBAR
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
bus_scan$ = 32
vendor_id$ = 80
device_id$ = 88
addr_out$ = 96
?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z PROC	; pci_find_device

; 158  : bool pci_find_device (uint16_t vendor_id, uint16_t device_id, pci_address *addr_out) {

$LN6:
	mov	QWORD PTR [rsp+24], r8
	mov	WORD PTR [rsp+16], dx
	mov	WORD PTR [rsp+8], cx
	push	rsi
	push	rdi
	sub	rsp, 56					; 00000038H

; 159  : 	pci_scan_state bus_scan = {};

	lea	rax, QWORD PTR bus_scan$[rsp]
	mov	rdi, rax
	xor	eax, eax
	mov	ecx, 12
	rep stosb
$LN3@pci_find_d:

; 160  : 
; 161  : 	while (pci_scan_bus (&bus_scan)) {

	lea	rcx, QWORD PTR bus_scan$[rsp]
	call	?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z ; pci_scan_bus
	movzx	eax, al
	test	eax, eax
	je	SHORT $LN2@pci_find_d

; 162  : 		if (bus_scan.vendor_id == vendor_id && bus_scan.device_id == device_id) {

	movzx	eax, WORD PTR bus_scan$[rsp]
	movzx	ecx, WORD PTR vendor_id$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@pci_find_d
	movzx	eax, WORD PTR bus_scan$[rsp+2]
	movzx	ecx, WORD PTR device_id$[rsp]
	cmp	eax, ecx
	jne	SHORT $LN1@pci_find_d

; 163  : 			*addr_out = bus_scan.addr;

	lea	rax, QWORD PTR bus_scan$[rsp+7]
	mov	rdi, QWORD PTR addr_out$[rsp]
	mov	rsi, rax
	mov	ecx, 3
	rep movsb

; 164  : 			return true;

	mov	al, 1
	jmp	SHORT $LN4@pci_find_d
$LN1@pci_find_d:

; 165  : 		}
; 166  : 	}

	jmp	SHORT $LN3@pci_find_d
$LN2@pci_find_d:

; 167  : 
; 168  : 	return false;

	xor	al, al
$LN4@pci_find_d:

; 169  : }

	add	rsp, 56					; 00000038H
	pop	rdi
	pop	rsi
	ret	0
?pci_find_device@@YA_NGGPEAU_pci_address_@@@Z ENDP	; pci_find_device
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv77 = 32
tv86 = 33
tv95 = 34
config$ = 48
state$ = 144
?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z PROC	; pci_scan_bus

; 129  : bool pci_scan_bus (pci_scan_state *state) {

$LN9:
	mov	QWORD PTR [rsp+8], rcx
	push	rsi
	push	rdi
	sub	rsp, 120				; 00000078H
$LN6@pci_scan_b:

; 130  : 	pci_config_space config;
; 131  : 	
; 132  : 	for (;;) {
; 133  : 		config.words[0] = pci_config_read32(&state->next_addr, 0);

	mov	rax, QWORD PTR state$[rsp]
	add	rax, 4
	xor	edx, edx
	mov	rcx, rax
	call	?pci_config_read32@@YAIPEBU_pci_address_@@G@Z ; pci_config_read32
	mov	ecx, 4
	imul	rcx, 0
	mov	DWORD PTR config$[rsp+rcx], eax

; 134  : 
; 135  : 		state->addr = state->next_addr;

	mov	rax, QWORD PTR state$[rsp]
	mov	rcx, QWORD PTR state$[rsp]
	lea	rdi, QWORD PTR [rax+7]
	lea	rsi, QWORD PTR [rcx+4]
	mov	ecx, 3
	rep movsb

; 136  : 
; 137  : 		if (++state->next_addr.function == 0x8) {

	mov	rax, QWORD PTR state$[rsp]
	movzx	eax, BYTE PTR [rax+6]
	inc	al
	mov	BYTE PTR tv77[rsp], al
	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, BYTE PTR tv77[rsp]
	mov	BYTE PTR [rax+6], cl
	movzx	eax, BYTE PTR tv77[rsp]
	cmp	eax, 8
	jne	SHORT $LN4@pci_scan_b

; 138  : 			state->next_addr.function = 0;

	mov	rax, QWORD PTR state$[rsp]
	mov	BYTE PTR [rax+6], 0

; 139  : 			if (++state->next_addr.device == 0x20) {

	mov	rax, QWORD PTR state$[rsp]
	movzx	eax, BYTE PTR [rax+5]
	inc	al
	mov	BYTE PTR tv86[rsp], al
	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, BYTE PTR tv86[rsp]
	mov	BYTE PTR [rax+5], cl
	movzx	eax, BYTE PTR tv86[rsp]
	cmp	eax, 32					; 00000020H
	jne	SHORT $LN3@pci_scan_b

; 140  : 				state->next_addr.device = 0;

	mov	rax, QWORD PTR state$[rsp]
	mov	BYTE PTR [rax+5], 0

; 141  : 				if (++state->next_addr.bus == PCI_MAX_BUS) {

	mov	rax, QWORD PTR state$[rsp]
	movzx	eax, BYTE PTR [rax+4]
	inc	al
	mov	BYTE PTR tv95[rsp], al
	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, BYTE PTR tv95[rsp]
	mov	BYTE PTR [rax+4], cl
	movzx	eax, BYTE PTR tv95[rsp]
	cmp	eax, 32					; 00000020H
	jne	SHORT $LN2@pci_scan_b

; 142  : 					return false;

	xor	al, al
	jmp	SHORT $LN7@pci_scan_b
$LN2@pci_scan_b:
$LN3@pci_scan_b:
$LN4@pci_scan_b:

; 143  : 				}
; 144  : 			}
; 145  : 		}
; 146  : 
; 147  : 		if (config.words[0] != 0xFFFFFFFFUL) {

	mov	eax, 4
	imul	rax, 0
	cmp	DWORD PTR config$[rsp+rax], -1		; ffffffffH
	je	SHORT $LN1@pci_scan_b

; 148  : 			state->vendor_id = config.vendor_id;

	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, WORD PTR config$[rsp]
	mov	WORD PTR [rax], cx

; 149  : 			state->device_id = config.device_id;

	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, WORD PTR config$[rsp+2]
	mov	WORD PTR [rax+2], cx

; 150  : 			state->subclass = config.subclass;

	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, BYTE PTR config$[rsp+10]
	mov	BYTE PTR [rax+10], cl

; 151  : 			state->class_code = config.class_code;

	mov	rax, QWORD PTR state$[rsp]
	movzx	ecx, BYTE PTR config$[rsp+11]
	mov	BYTE PTR [rax+11], cl

; 152  : 			return true;

	mov	al, 1
	jmp	SHORT $LN7@pci_scan_b
$LN1@pci_scan_b:

; 153  : 		}
; 154  : 	}

	jmp	$LN6@pci_scan_b
$LN7@pci_scan_b:

; 155  : }

	add	rsp, 120				; 00000078H
	pop	rdi
	pop	rsi
	ret	0
?pci_scan_bus@@YA_NPEAU_pci_scan_state_@@@Z ENDP	; pci_scan_bus
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv71 = 32
address$ = 36
bus$ = 64
dev$ = 72
func$ = 80
reg$ = 88
data$ = 96
?write_config_8@@YAXHHHHE@Z PROC			; write_config_8

; 48   : void write_config_8 (int bus, int dev, int func, int reg, unsigned char data) {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 49   : 	unsigned address = header_address (bus, dev, func, (reg / 4));

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR func$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	DWORD PTR tv71[rsp], eax
	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	edx, 3
	add	eax, edx
	sar	eax, 2
	and	eax, 63					; 0000003fH
	shl	eax, 2
	mov	ecx, DWORD PTR tv71[rsp]
	or	ecx, eax
	mov	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 50   : 	outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 51   : 	outportb (PCI_DATA_PORT + (reg % 4), data);

	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	edx, 3
	add	eax, edx
	and	eax, 3
	sub	eax, edx
	add	eax, 3324				; 00000cfcH
	movzx	edx, BYTE PTR data$[rsp]
	movzx	ecx, ax
	call	?outportb@@YAXGE@Z			; outportb

; 52   : }

	add	rsp, 56					; 00000038H
	ret	0
?write_config_8@@YAXHHHHE@Z ENDP			; write_config_8
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv71 = 32
address$ = 36
bus$ = 64
dev$ = 72
function$ = 80
reg$ = 88
data$ = 96
?read_config_8@@YAXHHHHPEAE@Z PROC			; read_config_8

; 42   : void read_config_8 (int bus, int dev, int function, int reg, unsigned char* data) {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 43   : 	unsigned address = header_address (bus, dev, function, (reg / 4));

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	DWORD PTR tv71[rsp], eax
	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	edx, 3
	add	eax, edx
	sar	eax, 2
	and	eax, 63					; 0000003fH
	shl	eax, 2
	mov	ecx, DWORD PTR tv71[rsp]
	or	ecx, eax
	mov	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 44   : 	x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 45   : 	*data = x64_inportb ((PCI_DATA_PORT + (reg % 4)));

	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	edx, 3
	add	eax, edx
	and	eax, 3
	sub	eax, edx
	add	eax, 3324				; 00000cfcH
	movzx	ecx, ax
	call	x64_inportb
	mov	rcx, QWORD PTR data$[rsp]
	mov	BYTE PTR [rcx], al

; 46   : }

	add	rsp, 56					; 00000038H
	ret	0
?read_config_8@@YAXHHHHPEAE@Z ENDP			; read_config_8
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
address$ = 32
bus$ = 64
dev$ = 72
function$ = 80
reg$ = 88
data$ = 96
?read_config_32@@YAXHHHHI@Z PROC			; read_config_32

; 56   : {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 57   : 	//! read configuration dword
; 58   : 	unsigned address = header_address (bus, dev, function, reg);

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	ecx, DWORD PTR reg$[rsp]
	and	ecx, 63					; 0000003fH
	shl	ecx, 2
	or	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 59   : 	x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 60   : 	data = x64_inportd (PCI_DATA_PORT);

	mov	cx, 3324				; 00000cfcH
	call	x64_inportd
	mov	DWORD PTR data$[rsp], eax

; 61   : }

	add	rsp, 56					; 00000038H
	ret	0
?read_config_32@@YAXHHHHI@Z ENDP			; read_config_32
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv71 = 32
address$ = 36
bus$ = 64
dev$ = 72
function$ = 80
reg$ = 88
data$ = 96
?write_config_16@@YAXHHHHG@Z PROC			; write_config_16

; 81   : {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 82   : 	//! write configuration word
; 83   : 	unsigned address = header_address (bus, dev, function, (reg / 2));

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	DWORD PTR tv71[rsp], eax
	mov	eax, DWORD PTR reg$[rsp]
	cdq
	sub	eax, edx
	sar	eax, 1
	and	eax, 63					; 0000003fH
	shl	eax, 2
	mov	ecx, DWORD PTR tv71[rsp]
	or	ecx, eax
	mov	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 84   : 	x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 85   : 	x64_outportw ((PCI_DATA_PORT + (reg % 2)), data);

	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	eax, 1
	xor	eax, edx
	sub	eax, edx
	add	eax, 3324				; 00000cfcH
	movzx	edx, WORD PTR data$[rsp]
	movzx	ecx, ax
	call	x64_outportw

; 86   : }

	add	rsp, 56					; 00000038H
	ret	0
?write_config_16@@YAXHHHHG@Z ENDP			; write_config_16
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
tv71 = 32
address$ = 36
bus$ = 64
dev$ = 72
function$ = 80
reg$ = 88
data$ = 96
?read_config_16@@YAXHHHHPEAG@Z PROC			; read_config_16

; 72   : {

$LN3:
	mov	DWORD PTR [rsp+32], r9d
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 73   : 	//! read configuration word
; 74   : 	unsigned address = header_address (bus, dev, function, (reg / 2));

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	DWORD PTR tv71[rsp], eax
	mov	eax, DWORD PTR reg$[rsp]
	cdq
	sub	eax, edx
	sar	eax, 1
	and	eax, 63					; 0000003fH
	shl	eax, 2
	mov	ecx, DWORD PTR tv71[rsp]
	or	ecx, eax
	mov	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 75   : 	x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 76   : 	*data = x64_inportw (PCI_DATA_PORT + (reg % 2));

	mov	eax, DWORD PTR reg$[rsp]
	cdq
	and	eax, 1
	xor	eax, edx
	sub	eax, edx
	add	eax, 3324				; 00000cfcH
	movzx	ecx, ax
	call	x64_inportw
	mov	rcx, QWORD PTR data$[rsp]
	mov	WORD PTR [rcx], ax

; 77   : }

	add	rsp, 56					; 00000038H
	ret	0
?read_config_16@@YAXHHHHPEAG@Z ENDP			; read_config_16
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
reg$ = 32
address$ = 36
bus$ = 64
dev$ = 72
function$ = 80
dev_info$ = 88
?read_config_header@@YAXHHHPEATpci_device_info@@@Z PROC	; read_config_header

; 116  : {

$LN6:
	mov	QWORD PTR [rsp+32], r9
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	DWORD PTR [rsp+8], ecx
	sub	rsp, 56					; 00000038H

; 117  : 	unsigned address = 0;

	mov	DWORD PTR address$[rsp], 0

; 118  : 	int reg;
; 119  : 
; 120  : 	for (reg = 0; reg < (PCI_CONFIGHEADER_SIZE / 4); reg ++)

	mov	DWORD PTR reg$[rsp], 0
	jmp	SHORT $LN3@read_confi
$LN2@read_confi:
	mov	eax, DWORD PTR reg$[rsp]
	inc	eax
	mov	DWORD PTR reg$[rsp], eax
$LN3@read_confi:
	cmp	DWORD PTR reg$[rsp], 64			; 00000040H
	jge	SHORT $LN1@read_confi

; 121  : 	{
; 122  : 		address = header_address (bus, dev, function, reg);

	mov	eax, DWORD PTR bus$[rsp]
	and	eax, 255				; 000000ffH
	shl	eax, 16
	mov	ecx, DWORD PTR dev$[rsp]
	and	ecx, 31
	shl	ecx, 11
	or	eax, ecx
	mov	ecx, DWORD PTR function$[rsp]
	and	ecx, 7
	shl	ecx, 8
	or	eax, ecx
	mov	ecx, DWORD PTR reg$[rsp]
	and	ecx, 63					; 0000003fH
	shl	ecx, 2
	or	eax, ecx
	bts	eax, 31
	mov	DWORD PTR address$[rsp], eax

; 123  : 		x64_outportd (PCI_CONFIG_PORT, address);

	mov	edx, DWORD PTR address$[rsp]
	mov	cx, 3320				; 00000cf8H
	call	x64_outportd

; 124  : 		dev_info->header[reg] = x64_inportd(PCI_DATA_PORT);

	mov	cx, 3324				; 00000cfcH
	call	x64_inportd
	movsxd	rcx, DWORD PTR reg$[rsp]
	mov	rdx, QWORD PTR dev_info$[rsp]
	mov	DWORD PTR [rdx+rcx*4], eax

; 125  : 	}

	jmp	SHORT $LN2@read_confi
$LN1@read_confi:

; 126  : }

	add	rsp, 56					; 00000038H
	ret	0
?read_config_header@@YAXHHHPEATpci_device_info@@@Z ENDP	; read_config_header
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
data$ = 64
?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z PROC	; pci_config_write8

; 109  : void pci_config_write8 (const pci_address *addr, uint16_t offset, uint8_t data) {

$LN3:
	mov	BYTE PTR [rsp+24], r8b
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 110  : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address(addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 111  : 	outportb (PCI_REG_CONFIG_DATA, data);

	movzx	edx, BYTE PTR data$[rsp]
	mov	cx, 3324				; 00000cfcH
	call	?outportb@@YAXGE@Z			; outportb

; 112  : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_write8@@YAXPEBU_pci_address_@@GE@Z ENDP	; pci_config_write8
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
data$ = 64
?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z PROC	; pci_config_write16

; 104  : void pci_config_write16 (const pci_address *addr, uint16_t offset, uint16_t data) {

$LN3:
	mov	WORD PTR [rsp+24], r8w
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 105  : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address (addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 106  : 	outportw (PCI_REG_CONFIG_DATA, data);

	movzx	edx, WORD PTR data$[rsp]
	mov	cx, 3324				; 00000cfcH
	call	?outportw@@YAXGG@Z			; outportw

; 107  : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_write16@@YAXPEBU_pci_address_@@GG@Z ENDP	; pci_config_write16
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
data$ = 64
?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z PROC	; pci_config_write32

; 99   : void pci_config_write32 (const pci_address *addr, uint16_t offset, uint32_t data) {

$LN3:
	mov	DWORD PTR [rsp+24], r8d
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 100  : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address (addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 101  : 	outportd (PCI_REG_CONFIG_DATA, data);

	mov	edx, DWORD PTR data$[rsp]
	mov	cx, 3324				; 00000cfcH
	call	?outportd@@YAXGI@Z			; outportd

; 102  : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_write32@@YAXPEBU_pci_address_@@GI@Z ENDP	; pci_config_write32
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
?pci_config_read8@@YAEPEBU_pci_address_@@G@Z PROC	; pci_config_read8

; 94   : uint8_t pci_config_read8 (const pci_address *addr, uint16_t offset) {

$LN3:
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 95   : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address (addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 96   : 	return inportb (PCI_REG_CONFIG_DATA);

	mov	cx, 3324				; 00000cfcH
	call	?inportb@@YAEG@Z			; inportb

; 97   : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_read8@@YAEPEBU_pci_address_@@G@Z ENDP	; pci_config_read8
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
?pci_config_read16@@YAGPEBU_pci_address_@@G@Z PROC	; pci_config_read16

; 89   : uint16_t pci_config_read16 (const pci_address *addr, uint16_t offset) {

$LN3:
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 90   : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address (addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 91   : 	return inportw (PCI_REG_CONFIG_DATA);

	mov	cx, 3324				; 00000cfcH
	call	?inportw@@YAGG@Z			; inportw

; 92   : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_read16@@YAGPEBU_pci_address_@@G@Z ENDP	; pci_config_read16
_TEXT	ENDS
; Function compile flags: /Odtp
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pci.cpp
_TEXT	SEGMENT
addr$ = 48
offset$ = 56
?pci_config_read32@@YAIPEBU_pci_address_@@G@Z PROC	; pci_config_read32

; 36   : uint32_t pci_config_read32 (const pci_address *addr, uint16_t offset) {

$LN3:
	mov	WORD PTR [rsp+16], dx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 40					; 00000028H

; 37   : 	outportd (PCI_REG_CONFIG_ADDRESS, pci_config_pack_address (addr, offset));

	movzx	edx, WORD PTR offset$[rsp]
	mov	rcx, QWORD PTR addr$[rsp]
	call	?pci_config_pack_address@@YAIPEBU_pci_address_@@G@Z ; pci_config_pack_address
	mov	edx, eax
	mov	cx, 3320				; 00000cf8H
	call	?outportd@@YAXGI@Z			; outportd

; 38   : 	return inportd (PCI_REG_CONFIG_DATA);

	mov	cx, 3324				; 00000cfcH
	call	?inportd@@YAIG@Z			; inportd

; 39   : }

	add	rsp, 40					; 00000028H
	ret	0
?pci_config_read32@@YAIPEBU_pci_address_@@G@Z ENDP	; pci_config_read32
_TEXT	ENDS
END
