

================================================================
== Vivado HLS Report for 'Conversion_do_conversion'
================================================================
* Date:           Wed Oct 25 18:21:03 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        sc_loop
* Solution:       nexys4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.02|        2.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|      11|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      11|     48|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |s_din         |     +    |      0|  0|  15|           8|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  15|           8|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |e_blk_n    |   9|          2|    1|          2|
    |s_blk_n    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  33|          7|    3|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |tmp_reg_73  |  8|   0|    8|          0|
    +------------+---+----+-----+-----------+
    |Total       | 11|   0|   11|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------+-----+-----+------------+---------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | Conversion::do_conversion | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | Conversion::do_conversion | return value |
|e_dout     |  in |    8|   ap_fifo  |             e             |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |             e             |    pointer   |
|e_read     | out |    1|   ap_fifo  |             e             |    pointer   |
|s_din      | out |    8|   ap_fifo  |             s             |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |             s             |    pointer   |
|s_write    | out |    1|   ap_fifo  |             s             |    pointer   |
+-----------+-----+-----+------------+---------------------------+--------------+

