`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2020/12/23 11:03:51
// Design Name: 
// Module Name: draw_line
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module draw_line(
    input           vga_clk,                  //VGAé©±åŠ¨æ—¶é’Ÿ
    input           sys_rst_n,                //å¤ä½ä¿¡å·
    input           ena,                      //ä½¿èƒ½ä¿¡å·

    //ä¸²å£è¾“å…¥ä¿¡æ¯
    input           [ 9:0] point_x_start,
    input           [ 9:0] point_y_start,
    input           [ 9:0] point_x_end,
    input           [ 9:0] point_y_end,
    input           [ 9:0] width,
    input           [11:0] color,

    
    input           [ 9:0] pixel_xpos,        //åƒç´ ç‚¹æ¨ªåæ ‡
    input           [ 9:0] pixel_ypos,        //åƒç´ ç‚¹çºµåæ ‡
    //input           [ 9:0] H_DISP,            //åˆ†è¾¨ç‡â?”â?”è¡Œ
    //input           [ 9:0] V_DISP,            //åˆ†è¾¨ç‡â?”â?”åˆ—
    output reg      [11:0] pixel_data         //åƒç´ ç‚¹æ•°æ?
    );

//wire define
wire [32:0] a1;
wire [32:0] a2;
wire [32:0] a;
wire [32:0] b;

//**********************************************************
//**                    main code
//**********************************************************

//è®¡ç®—æ­£ç¡®çš„å¯¹ç…§æ–œç?
assign a1 = ( pixel_xpos - point_x_start ) * point_y_end;
assign a2 = ( pixel_xpos - point_x_end   ) * point_y_start;
assign a  = a1 - a2;
assign b  = ( point_x_end - point_x_start) * pixel_ypos;

//æ ¹æ®ä¸²å£æŒ‡ä»¤åœ¨æŒ‡å®šåŒºåŸŸç»˜åˆ¶çº¿
always @(posedge vga_clk or negedge sys_rst_n) begin
    if (!sys_rst_n)
        pixel_data <= 12'd0;
    else begin
        if(ena) begin
            if(a <= b && b <= a + width)
                pixel_data <= color;
            else
                pixel_data <= 12'd0;
        end
    end
end
endmodule
