Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Jan 02 09:25:07 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   3906	    380	   1136	   5422	   152e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 09:29:54 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:297:4: warning: no newline at end of file

mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4194	    384	   1136	   5714	   1652	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Writing filter settings....

Done writing filter settings to:
	C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.filters

Done writing Tab View settings to:
	C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.gui

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Tue Jan 02 11:59:36 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:297:4: warning: no newline at end of file

mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4346	    384	   1136	   5866	   16ea	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:09:35 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: In function ‘main’:
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: error: ‘MAXVICT’ undeclared (first use in this function)
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: error: (Each undeclared identifier is reported only once
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: error: for each function it appears in.)
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: At top level:
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:293: warning: conflicting types for ‘espera_m’
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: warning: previous implicit declaration of ‘espera_m’ was here
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:301:2: warning: no newline at end of file
make: *** [KEYPAD/executable.elf] Error 1



Done!

At Local date and time: Tue Jan 02 12:09:53 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:293: warning: conflicting types for ‘espera_m’
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: warning: previous implicit declaration of ‘espera_m’ was here
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:301:2: warning: no newline at end of file

mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4598	    384	   1136	   6118	   17e6	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:10:11 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:293: warning: conflicting types for ‘espera_m’
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:130: warning: previous implicit declaration of ‘espera_m’ was here

mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4598	    384	   1136	   6118	   17e6	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:10:43 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4598	    384	   1136	   6118	   17e6	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:17:34 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4554	    384	   1104	   6042	   179a	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:21:18 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: In function ‘main’:
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:157: error: ‘A’ undeclared (first use in this function)
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:157: error: (Each undeclared identifier is reported only once
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:157: error: for each function it appears in.)
make: *** [KEYPAD/executable.elf] Error 1



Done!

At Local date and time: Tue Jan 02 12:21:31 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4582	    384	   1104	   6070	   17b6	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:23:34 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4422	    384	   1104	   5910	   1716	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:24:34 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: In function ‘main’:
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:125: error: subscripted value is neither array nor pointer
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:141: error: subscripted value is neither array nor pointer
make: *** [KEYPAD/executable.elf] Error 1



Done!

At Local date and time: Tue Jan 02 12:24:58 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: In function ‘main’:
/cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:128: warning: passing argument 1 of ‘representa’ makes integer from pointer without a cast

mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4434	    384	   1104	   5922	   1722	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:25:19 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4454	    384	   1104	   5942	   1736	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:25:25 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Tue Jan 02 12:26:32 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4450	    384	   1104	   5938	   1732	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:31:54 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5074	    384	   1104	   6562	   19a2	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 12:32:26 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5082	    384	   1104	   6570	   19aa	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:05:04 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5262	    384	   1120	   6766	   1a6e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:05:57 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5262	    384	   1120	   6766	   1a6e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:06:36 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5262	    384	   1120	   6766	   1a6e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:07:15 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5262	    384	   1120	   6766	   1a6e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:09:00 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5286	    384	   1120	   6790	   1a86	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:09:15 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5286	    384	   1120	   6790	   1a86	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:11:13 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5246	    384	   1120	   6750	   1a5e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:13:39 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5266	    384	   1120	   6770	   1a72	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:14:57 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5266	    384	   1120	   6770	   1a72	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

At Local date and time: Tue Jan 02 13:16:18 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/ALBERTO/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5266	    384	   1120	   6770	   1a72	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER
   C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER
   C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value
   to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 27 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 28 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\ALBERTO\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico_v1_00_a\data\
   simon_periferico_v2_1_0.mpd line 29 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Warning: VC++ 2005 runtime libraries are not installed.
Please install the runtime libraries by running the redistributable {Install Root Dir}\common\bin\nt64\vcredist_x64.exe from the installed area.
You will need to have adminstrative privilege to run VC++ 2005 Redistributable.


Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.gui

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Tue Jan 02 22:12:47 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5266	    384	   1120	   6770	   1a72	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.gui

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Wed Jan 03 17:10:38 2018
 make -f system.make init_bram started...

Sw App simon: No C-sources specified, but marked for BRAM initialization. Make sure elf file is compiled outside XPS
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 

ERROR:Data2MEM:1 - File 'simon\executable.elf' can not be found, or is busy.
    Please ensure that the file is available in the correct
    directory location, or isn't being locked by another
    application.

ERROR:EDK:1001 - Data2Mem generated errors during execution
make: *** [implementation/download.bit] Error 1



Done!

At Local date and time: Wed Jan 03 17:12:29 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Wed Jan 03 17:12:37 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_display -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 325 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 244.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switch_4bits_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/gpio_keypad_wrapper.ngc"...
Loading design module "../implementation/simon_periferico_0_wrapper.ngc"...
Loading design module "../implementation/usb_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/mcb3_lpddr_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_4bits_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/cdce913_i2c_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/gpio_display_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation 

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 30 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bcceaf8a) REAL time: 32 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 94 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:bcceaf8a) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bb40da9a) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:bd49738) REAL time: 44 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bd49738) REAL time: 44 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bd49738) REAL time: 44 secs 

Phase 7.3  Local Placement Optimization
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:e7f95318) REAL time: 45 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:caeefa70) REAL time: 45 secs 

Phase 9.8  Global Placement
.
......
......
.....
....
...
..........
.........
...........
...........
...........
...........
.............
...........
............
..
..
.........
...
..
.....
.........
..........
..
.
...........
..
..
............
...........
..........
.....
............
............
............
...........
..........
..........
...........
..........
.....
.......
....
...
..
..........
..
.
..........
...........
......
........
...
.........
............
............
..........
Phase 9.8  Global Placement (Checksum:18744f7e) REAL time: 1 mins 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18744f7e) REAL time: 1 mins 45 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 48 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 48 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7ead7c16) REAL time: 1 mins 49 secs 

Total REAL time to Placer completion: 1 mins 49 secs 
Total CPU  time to Placer completion: 1 mins 42 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of unique control sets:             302
    Number of slice register sites lost
      to control set restrictions:           1,165 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  482 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 49 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25377 unrouted;      REAL time: 15 secs 

Phase  2  : 21473 unrouted;      REAL time: 16 secs 

Phase  3  : 9906 unrouted;      REAL time: 24 secs 

Phase  4  : 9906 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1297 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   40 |  0.018     |  1.038      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  4.301     |  6.193      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   17 |  0.935     |  4.130      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  2.142     |  3.161      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr
 |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.691ns|    14.308ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.130ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.199ns|     2.801ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.215ns|     2.785ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.121ns|    16.797ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.103ns|    11.134ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.292ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.308ns|            0|            0|            0|       229956|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.308ns|          N/A|            0|            0|       229956|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  425 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 230285 paths, 2 nets, and 21228 connections

Design statistics:
   Minimum period:  16.797ns (Maximum frequency:  59.534MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   2.801ns


Analysis completed Wed Jan 03 17:20:33 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Wed Jan 03 17:20:40 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Sw App simon: No C-sources specified, but marked for BRAM initialization. Make sure elf file is compiled outside XPS
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 

ERROR:Data2MEM:1 - File 'simon\executable.elf' can not be found, or is busy.
    Please ensure that the file is available in the correct
    directory location, or isn't being locked by another
    application.

ERROR:EDK:1001 - Data2Mem generated errors during execution
make: *** [implementation/download.bit] Error 1



Done!

At Local date and time: Wed Jan 03 17:21:39 2018
 make -f system.make simon_program started...

Sw App simon: No C-sources specified, but marked for BRAM initialization. Make sure elf file is compiled outside XPS


Done!

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 12.1 Build EDK_MS1.53d

Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.filters

Done writing Tab View settings to:
	C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\__xps\system.gui

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Fri Jan 05 21:21:49 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Fri Jan 05 21:21:55 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_display -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 325 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 246.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switch_4bits_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/gpio_keypad_wrapper.ngc"...
Loading design module "../implementation/simon_periferico_0_wrapper.ngc"...
Loading design module "../implementation/usb_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/mcb3_lpddr_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_4bits_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/cdce913_i2c_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/gpio_display_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation 

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 31 secs 
Total CPU  time at the beginning of Placer: 25 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bcceaf8a) REAL time: 33 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 94 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:bcceaf8a) REAL time: 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bb40da9a) REAL time: 35 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:bd49738) REAL time: 45 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bd49738) REAL time: 45 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bd49738) REAL time: 45 secs 

Phase 7.3  Local Placement Optimization
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:e7f95318) REAL time: 46 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:caeefa70) REAL time: 46 secs 

Phase 9.8  Global Placement
..
.....
......
.....
....
.....
.........
..........
..........
............
..........
............
...........
.............
............
........
......
.......
...
.........
.........
....
..........
......
...........
............
......
.........
.............
............
...........
...........
...........
..........
......
..........
.....
.......
.....
..
.
...........
..
.
..........
..........
.......
........
...
.......
.............
.............
..........
Phase 9.8  Global Placement (Checksum:18744f7e) REAL time: 1 mins 45 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18744f7e) REAL time: 1 mins 46 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 49 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 49 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7ead7c16) REAL time: 1 mins 49 secs 

Total REAL time to Placer completion: 1 mins 50 secs 
Total CPU  time to Placer completion: 1 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of unique control sets:             302
    Number of slice register sites lost
      to control set restrictions:           1,165 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25377 unrouted;      REAL time: 13 secs 

Phase  2  : 21473 unrouted;      REAL time: 14 secs 

Phase  3  : 9906 unrouted;      REAL time: 22 secs 

Phase  4  : 9906 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1297 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   40 |  0.018     |  1.038      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  4.301     |  6.193      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   17 |  0.935     |  4.130      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  2.142     |  3.161      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |
      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.691ns|    14.308ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.130ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.199ns|     2.801ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.215ns|     2.785ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.121ns|    16.797ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.103ns|    11.134ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.292ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.308ns|            0|            0|            0|       229956|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.308ns|          N/A|            0|            0|       229956|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  425 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 230285 paths, 2 nets, and 21228 connections

Design statistics:
   Minimum period:  16.797ns (Maximum frequency:  59.534MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   2.801ns


Analysis completed Fri Jan 05 21:29:51 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 21:29:59 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx9csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx9csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in USB_UART's synthesis log file
Did not find timing summary in USB_UART's synthesis log file
Did not find device sumary in LEDs_4Bits's synthesis log file
Did not find timing summary in LEDs_4Bits's synthesis log file
Did not find device sumary in DIP_Switch_4Bits's synthesis log file
Did not find timing summary in DIP_Switch_4Bits's synthesis log file
Did not find device sumary in SPI_FLASH's synthesis log file
Did not find timing summary in SPI_FLASH's synthesis log file
Did not find device sumary in MCB3_LPDDR's synthesis log file
Did not find timing summary in MCB3_LPDDR's synthesis log file
Did not find device sumary in Ethernet_MAC's synthesis log file
Did not find timing summary in Ethernet_MAC's synthesis log file
Did not find device sumary in CDCE913_I2C's synthesis log file
Did not find timing summary in CDCE913_I2C's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in GPIO_KEYPAD's synthesis log file
Did not find timing summary in GPIO_KEYPAD's synthesis log file
Did not find device sumary in simon_periferico_0's synthesis log file
Did not find timing summary in simon_periferico_0's synthesis log file
Did not find device sumary in GPIO_DISPLAY's synthesis log file
Did not find timing summary in GPIO_DISPLAY's synthesis log file
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling iic
Compiling gpio
Compiling emaclite
Compiling mpmc
Compiling spi
Compiling uartlite
Compiling simon_periferico
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
In file included from /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:3:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:14:21: error: agi_plb.h: No such file or directory
In file included from /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:3:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h: In function ‘inicia_keypad’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:49: error: ‘XPAR_AGI_PLB_0_BASEADDR’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:49: error: (Each undeclared identifier is reported only once
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:49: error: for each function it appears in.)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h: In function ‘num_fila’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:62: error: ‘XPAR_AGI_PLB_0_BASEADDR’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h: In function ‘leePKMOD’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:91: error: ‘XPAR_AGI_PLB_0_BASEADDR’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c: In function ‘main’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: ‘baseaddr’ undeclared (first use in this function)
make: *** [simon/executable.elf] Error 1



Done!

At Local date and time: Fri Jan 05 21:34:30 2018
 make -f system.make simon_program started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
In file included from /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:3:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/alberto_KEYPAD3.h:14:21: error: agi_plb.h: No such file or directory
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c: In function ‘main’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: ‘baseaddr’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: (Each undeclared identifier is reported only once
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: for each function it appears in.)
make: *** [simon/executable.elf] Error 1



Done!

At Local date and time: Fri Jan 05 21:35:29 2018
 make -f system.make simon_program started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c: In function ‘main’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: ‘baseaddr’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: (Each undeclared identifier is reported only once
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:40: error: for each function it appears in.)
make: *** [simon/executable.elf] Error 1



Done!

At Local date and time: Fri Jan 05 21:36:02 2018
 make -f system.make simon_program started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
mb-size simon/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2194	    312	   1080	   3586	    e02	simon/executable.elf


Done!

At Local date and time: Fri Jan 05 21:36:06 2018
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 21:37:20 2018
 make -f system.make init_bram started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c9951fcc) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 94 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:c9951fcc) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c8074adc) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:189b077a) REAL time: 41 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:189b077a) REAL time: 41 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:189b077a) REAL time: 41 secs 

Phase 7.3  Local Placement Optimization
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:7e2cc03c) REAL time: 41 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7e2cc03c) REAL time: 41 secs 

Phase 9.8  Global Placement
.....
.....
.....
......
....
...
..........
.........
.........
..........
..........
.........
...........
..........
........
..
..........
......
.......
.....
.........
......
............
...
...........
..........
......
..
.
.........
..........
.
...
...........
...
...........
....
............
.....
...........
............
.....
........
....
............
........
Phase 9.8  Global Placement (Checksum:739066f5) REAL time: 1 mins 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:739066f5) REAL time: 1 mins 40 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3bd3352d) REAL time: 1 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3bd3352d) REAL time: 1 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:29381367) REAL time: 1 mins 44 secs 

Total REAL time to Placer completion: 1 mins 44 secs 
Total CPU  time to Placer completion: 1 mins 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,184 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,668
      Number using O5 output only:              54
      Number using O5 and O6:                  675
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    616
      Number with same-slice register load:    606
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,403 out of   1,430   98%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,322 out of   4,298   30%
    Number with an unused LUT:                 114 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,862 out of   4,298   66%
    Number of unique control sets:             302
    Number of slice register sites lost
      to control set restrictions:           1,165 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  1 mins 52 secs 
Total CPU time to MAP completion:   1 mins 49 secs 

Mapping completed.
See MAP report file "system_map.mrp" for 
details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,184 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,668
      Number using O5 output only:              54
      Number using O5 and O6:                  675
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    616
      Number with same-slice register load:    606
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,403 out of   1,430   98%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,322 out of   4,298   30%
    Number with an unused LUT:                 114 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,862 out of   4,298   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25431 unrouted;      REAL time: 13 secs 

Phase  2  : 21490 unrouted;      REAL time: 14 secs 

Phase  3  : 9824 unrouted;      REAL time: 22 secs 

Phase  4  : 9824 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1305 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   41 |  0.024     |  1.044      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  5.061     |  6.633      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   17 |  1.499     |  4.104      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.738     |  2.762      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |
             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.702ns|    13.297ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.248ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     2.977ns|     3.023ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.603ns|     2.397ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     7.654ns|    18.131ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.399ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.502ns|    12.851ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.220ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     13.297ns|            0|            0|            0|       229956|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     13.297ns|          N/A|            0|            0|       229956|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 44 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  426 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 230285 paths, 2 nets, and 21253 connections

Design statistics:
   Minimum period:  18.131ns (Maximum frequency:  55.154MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   3.023ns


Analysis completed Fri Jan 05 21:40:23 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 21:40:29 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 21:41:07 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Fri Jan 05 21:42:05 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Fri Jan 05 21:42:11 2018
 make -f system.make simon_program started...

make: Nothing to be done for `simon_program'.


Done!

At Local date and time: Fri Jan 05 21:42:16 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
mb-size simon/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2186	    312	   1080	   3578	    dfa	simon/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Fri Jan 05 21:43:43 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5266	    384	   1120	   6770	   1a72	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Fri Jan 05 21:45:07 2018
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 21:46:54 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:48:3: warning: no newline at end of file

mb-size simon/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2178	    312	   1080	   3570	    df2	simon/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 21:47:59 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c  -o simon/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -Isimon/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/simon/src/simon_berto.c:48:3: warning: no newline at end of file

mb-size simon/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   2178	    312	   1080	   3570	    df2	simon/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 simon/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"simon/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 - PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 - PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding the value to 2

At Local date and time: Fri Jan 05 22:05:37 2018
 make -f system.make init_bram started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bcceaf8a) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 94 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:bcceaf8a) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bb40da9a) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:bd49738) REAL time: 41 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:bd49738) REAL time: 41 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:bd49738) REAL time: 41 secs 

Phase 7.3  Local Placement Optimization
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:e7f95318) REAL time: 41 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:caeefa70) REAL time: 42 secs 

Phase 9.8  Global Placement
.
......
.....
.....
.....
....
.........
..........
..........
...........
..........
............
............
...........
...........
....
.
..........
...
.......
.......
.........
.....
.........
.....
.........
............
.........
.....
..........
............
............
..........
...........
..........
..........
........
.
.........
.....
.......
.....
..
.
.........
....
.........
..........
.........
....
.......
......
.............
............
............
Phase 9.8  Global Placement (Checksum:18744f7e) REAL time: 1 mins 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:18744f7e) REAL time: 1 mins 42 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 45 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a9b70f0e) REAL time: 1 mins 45 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:7ead7c16) REAL time: 1 mins 46 secs 

Total REAL time to Placer completion: 1 mins 46 secs 
Total CPU  time to Placer completion: 1 mins 43 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   19
Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of unique control sets:             302
    Number of slice register sites lost
      to control set restrictions:           1,165 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:          
       22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  481 MB
Total REAL time to MAP completion:  1 mins 53 secs 
Total CPU time to MAP completion:   1 mins 50 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,860 out of  11,440   33%
    Number used as Flip Flops:               3,859
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,219 out of   5,720   73%
    Number used as logic:                    3,397 out of   5,720   59%
      Number using O6 output only:           2,666
      Number using O5 output only:              54
      Number using O5 and O6:                  677
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    651
      Number with same-slice register load:    641
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,397 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,327
    Number with an unused Flip Flop:         1,368 out of   4,327   31%
    Number with an unused LUT:                 108 out of   4,327    2%
    Number of fully used LUT-FF pairs:       2,851 out of   4,327   65%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     200   51%
    Number of LOCed IOBs:                       94 out of     102   92%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25377 unrouted;      REAL time: 13 secs 

Phase  2  : 21473 unrouted;      REAL time: 14 secs 

Phase  3  : 9906 unrouted;      REAL time: 22 secs 

Phase  4  : 9906 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1297 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   40 |  0.018     |  1.038      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  4.301     |  6.193      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   17 |  0.935     |  4.130      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  2.142     |  3.161      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr
 |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.691ns|    14.308ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.130ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.199ns|     2.801ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.215ns|     2.785ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.121ns|    16.797ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.103ns|    11.134ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.292ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.308ns|            0|            0|            0|       229956|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.308ns|          N/A|            0|            0|       229956|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  426 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 230285 paths, 2 nets, and 21228 connections

Design statistics:
   Minimum period:  16.797ns (Maximum frequency:  59.534MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   2.801ns


Analysis completed Fri Jan 05 22:08:43 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 22:08:49 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5310	    384	   1120	   6814	   1a9e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 22:10:46 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c: In function ‘main’:
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:180: error: ‘mi_baseaddr’ undeclared (first use in this function)
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:180: error: (Each undeclared identifier is reported only once
/cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c:180: error: for each function it appears in.)
make: *** [KEYPAD/executable.elf] Error 1



Done!

At Local date and time: Fri Jan 05 22:10:58 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5502	    384	   1120	   7006	   1b5e	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 22:12:47 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5498	    384	   1120	   7002	   1b5a	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 22:14:41 2018
 make -f system.make init_bram started...

mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5526	    384	   1120	   7030	   1b76	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 22:16:33 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Fri Jan 05 22:16:39 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Fri Jan 05 22:16:45 2018
 make -f system.make KEYPAD_program started...

make: Nothing to be done for `KEYPAD_program'.


Done!

At Local date and time: Fri Jan 05 22:16:57 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Fri Jan 05 22:17:39 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: 
cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1



Done!

At Local date and time: Fri Jan 05 22:17:54 2018
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

Generating Block Diagram to Buffer 

C:\Xilinx\12.1\ISE_DS\EDK\data\xml\xslscripts\ConvertEdwardVersion.xsl

Generated Block Diagram SVG

At Local date and time: Fri Jan 05 22:20:26 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_display -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 325 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 215.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switch_4bits_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/gpio_keypad_wrapper.ngc"...
Loading design module "../implementation/simon_periferico_0_wrapper.ngc"...
Loading design module "../implementation/usb_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/mcb3_lpddr_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_4bits_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/cdce913_i2c_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/gpio_display_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation 

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<0> connected to top
   level port simon_periferico_0_SIMON_KI_pin<0> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<1> connected to top
   level port simon_periferico_0_SIMON_KI_pin<1> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<2> connected to top
   level port simon_periferico_0_SIMON_KI_pin<2> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<3> connected to top
   level port simon_periferico_0_SIMON_KI_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5dadc69f) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 98 IOs, 94 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5dadc69f) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8f0e91f) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cefa1453) REAL time: 41 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cefa1453) REAL time: 41 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cefa1453) REAL time: 41 secs 

Phase 7.3  Local Placement Optimization
.
.
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:4ff23843) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3922bad5) REAL time: 42 secs 

Phase 9.8  Global Placement
...
......
......
.....
.
.
.........
...........
..........
..........
............
..........
...........
....
.....
...........
..
.
...........
..
.
...........
...........
.....
..........
...........
.......
.......
.........
...........
..........
............
....
.............
...........
..........
.......
.......
.......
.......
...
...........
.......
.......
...........
..........
.....
.........
..........
...........
..........
..........
.........
...........
.........
..........
.....
...
.............
.............
.....
Phase 9.8  Global Placement (Checksum:6c2f1b72) REAL time: 9 mins 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6c2f1b72) REAL time: 9 mins 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 28 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf37ac3c) REAL time: 9 mins 28 secs 

Total REAL time to Placer completion: 9 mins 29 secs 
Total CPU  time to Placer completion: 9 mins 26 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,171 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  464 MB
Total REAL time to MAP completion:  9 mins 36 secs 
Total CPU time to MAP completion:   9 mins 33 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25362 unrouted;      REAL time: 13 secs 

Phase  2  : 21412 unrouted;      REAL time: 14 secs 

Phase  3  : 9891 unrouted;      REAL time: 22 secs 

Phase  4  : 9891 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1318 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   43 |  0.031     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   17 |  1.780     |  2.794      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  5.335     |  6.654      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   16 |  0.820     |  4.754      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr
 |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.956ns|    14.043ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.222ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     2.731ns|     3.269ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.561ns|     2.439ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.282ns|    16.337ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.290ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.417ns|    10.237ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.405ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.043ns|            0|            0|            0|       231690|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.043ns|          N/A|            0|            0|       231690|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 39 secs 

Peak Memory Usage:  426 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 232019 paths, 2 nets, and 21194 connections

Design statistics:
   Minimum period:  16.337ns (Maximum frequency:  61.211MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   3.269ns


Analysis completed Fri Jan 05 22:35:25 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 22:35:32 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5570	    384	   1120	   7074	   1ba2	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 22:38:31 2018
 make -f system.make netlist started...

make: Nothing to be done for `netlist'.


Done!

At Local date and time: Fri Jan 05 22:38:44 2018
 make -f system.make bitsclean started...

rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed


Done!

At Local date and time: Fri Jan 05 22:38:49 2018
 make -f system.make init_bram started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<0> connected to top
   level port simon_periferico_0_SIMON_KI_pin<0> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<1> connected to top
   level port simon_periferico_0_SIMON_KI_pin<1> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<2> connected to top
   level port simon_periferico_0_SIMON_KI_pin<2> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<3> connected to top
   level port simon_periferico_0_SIMON_KI_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5dadc69f) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 98 IOs, 94 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5dadc69f) REAL time: 30 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8f0e91f) REAL time: 30 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cefa1453) REAL time: 41 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cefa1453) REAL time: 41 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cefa1453) REAL time: 41 secs 

Phase 7.3  Local Placement Optimization
.
.
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:4ff23843) REAL time: 42 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3922bad5) REAL time: 42 secs 

Phase 9.8  Global Placement
....
.....
......
......
.
.........
..........
..........
...........
...........
..........
...........
.....
.....
...........
..
.
...........
..
.
...........
...........
.....
.........
...........
........
......
..........
..........
..........
............
.
..
............
..............
....
..........
...
.
..........
...
.......
.......
...........
...
...........
...........
......
........
.........
.........
...........
..........
.........
..........
..........
..........
..........
...
.
............
............
.........
Phase 9.8  Global Placement (Checksum:6c2f1b72) REAL time: 9 mins 25 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6c2f1b72) REAL time: 9 mins 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 28 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf37ac3c) REAL time: 9 mins 29 secs 

Total REAL time to Placer completion: 9 mins 29 secs 
Total CPU  time to Placer completion: 9 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,171 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  463 MB
Total REAL time to MAP completion:  9 mins 36 secs 
Total CPU time to MAP completion:   9 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25362 unrouted;      REAL time: 13 secs 

Phase  2  : 21412 unrouted;      REAL time: 14 secs 

Phase  3  : 9891 unrouted;      REAL time: 22 secs 

Phase  4  : 9891 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 
Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1318 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   43 |  0.031     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   17 |  1.780     |  2.794      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  5.335     |  6.654      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   16 |  0.820     |  4.754      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr
 |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.956ns|    14.043ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.222ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     2.731ns|     3.269ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.561ns|     2.439ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.282ns|    16.337ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.290ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.417ns|    10.237ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.405ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.043ns|            0|            0|            0|       231690|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.043ns|          N/A|            0|            0|       231690|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 40 secs 

Peak Memory Usage:  424 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 232019 paths, 2 nets, and 21194 connections

Design statistics:
   Minimum period:  16.337ns (Maximum frequency:  61.211MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   3.269ns


Analysis completed Fri Jan 05 22:49:36 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 22:49:43 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Fri Jan 05 23:34:23 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy

make: *** [hwclean] Error 1



Done!

At Local date and time: Fri Jan 05 23:34:35 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Fri Jan 05 23:34:40 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_display -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 325 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 219.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switch_4bits_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/gpio_keypad_wrapper.ngc"...
Loading design module "../implementation/simon_periferico_0_wrapper.ngc"...
Loading design module "../implementation/usb_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/mcb3_lpddr_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_4bits_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/cdce913_i2c_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/gpio_display_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation 

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<0> connected to top
   level port simon_periferico_0_SIMON_KI_pin<0> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<1> connected to top
   level port simon_periferico_0_SIMON_KI_pin<1> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<2> connected to top
   level port simon_periferico_0_SIMON_KI_pin<2> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<3> connected to top
   level port simon_periferico_0_SIMON_KI_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 24 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:abd17024) REAL time: 30 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 98 IOs, 94 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:abd17024) REAL time: 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b7040f4) REAL time: 32 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:eba1bcea) REAL time: 42 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:eba1bcea) REAL time: 42 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:eba1bcea) REAL time: 42 secs 

Phase 7.3  Local Placement Optimization
.
.
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:fe8b4900) REAL time: 43 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:333ab6dc) REAL time: 43 secs 

Phase 9.8  Global Placement
.....
.....
......
......
..
........
..........
..........
...........
............
............
.............
............
..............
.......
...
..........
........
.........
.....
.
......
...........
..........
........
.............
............
..
...
.............
...........
...
..........
........
.........
...........
.
.....
.........
........
...........
..........
............
.
....
............
...........
.......
...
............
.............
..............
Phase 9.8  Global Placement (Checksum:b09ffc31) REAL time: 3 mins 33 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:b09ffc31) REAL time: 3 mins 33 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1c9ba09) REAL time: 3 mins 36 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1c9ba09) REAL time: 3 mins 36 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e718c454) REAL time: 3 mins 37 secs 

Total REAL time to Placer completion: 3 mins 37 secs 
Total CPU  time to Placer completion: 3 mins 32 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 3,859 out of  11,440   33%
    Number used as Flip Flops:               3,858
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,189 out of   5,720   73%
    Number used as logic:                    3,378 out of   5,720   59%
      Number using O6 output only:           2,649
      Number using O5 output only:              55
      Number using O5 and O6:                  674
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    640
      Number with same-slice register load:    630
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,400 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,321
    Number with an unused Flip Flop:         1,373 out of   4,321   31%
    Number with an unused LUT:                 132 out of   4,321    3%
    Number of fully used LUT-FF pairs:       2,816 out of   4,321   65%
    Number of unique control sets:             306
    Number of slice register sites lost
      to control set restrictions:           1,174 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.69

Peak Memory Usage:  471 MB
Total REAL time to MAP completion:  3 mins 44 secs 
Total CPU time to MAP completion:   3 mins 39 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,859 out of  11,440   33%
    Number used as Flip Flops:               3,858
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,189 out of   5,720   73%
    Number used as logic:                    3,378 out of   5,720   59%
      Number using O6 output only:           2,649
      Number using O5 output only:              55
      Number using O5 and O6:                  674
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    640
      Number with same-slice register load:    630
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,400 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,321
    Number with an unused Flip Flop:         1,373 out of   4,321   31%
    Number with an unused LUT:                 132 out of   4,321    3%
    Number of fully used LUT-FF pairs:       2,816 out of   4,321   65%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25269 unrouted;      REAL time: 11 secs 

Phase  2  : 21358 unrouted;      REAL time: 12 secs 

Phase  3  : 9551 unrouted;      REAL time: 19 secs 

Phase  4  : 9551 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 
Total REAL time to Router completion: 35 secs 
Total CPU time to Router completion: 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1287 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   41 |  0.023     |  1.040      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   18 |  1.250     |  1.950      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  3.083     |  4.422      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   17 |  0.560     |  4.205      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |
             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     2.204ns|    12.795ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.225ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.280ns|     2.720ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     4.347ns|     1.653ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.739ns|    15.031ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.411ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.551ns|     9.854ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.218ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     12.795ns|            0|            0|            0|       231575|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     12.795ns|          N/A|            0|            0|       231575|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  427 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 231904 paths, 2 nets, and 21114 connections

Design statistics:
   Minimum period:  15.031ns (Maximum frequency:  66.529MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   2.720ns


Analysis completed Fri Jan 05 23:43:45 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Fri Jan 05 23:43:52 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx9csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx9csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in USB_UART's synthesis log file
Did not find timing summary in USB_UART's synthesis log file
Did not find device sumary in LEDs_4Bits's synthesis log file
Did not find timing summary in LEDs_4Bits's synthesis log file
Did not find device sumary in DIP_Switch_4Bits's synthesis log file
Did not find timing summary in DIP_Switch_4Bits's synthesis log file
Did not find device sumary in SPI_FLASH's synthesis log file
Did not find timing summary in SPI_FLASH's synthesis log file
Did not find device sumary in MCB3_LPDDR's synthesis log file
Did not find timing summary in MCB3_LPDDR's synthesis log file
Did not find device sumary in Ethernet_MAC's synthesis log file
Did not find timing summary in Ethernet_MAC's synthesis log file
Did not find device sumary in CDCE913_I2C's synthesis log file
Did not find timing summary in CDCE913_I2C's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in GPIO_KEYPAD's synthesis log file
Did not find timing summary in GPIO_KEYPAD's synthesis log file
Did not find device sumary in simon_periferico_0's synthesis log file
Did not find timing summary in simon_periferico_0's synthesis log file
Did not find device sumary in GPIO_DISPLAY's synthesis log file
Did not find timing summary in GPIO_DISPLAY's synthesis log file
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling iic
Compiling gpio
Compiling emaclite
Compiling mpmc
Compiling spi
Compiling uartlite
Compiling simon_periferico
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5570	    384	   1120	   7074	   1ba2	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

At Local date and time: Sat Jan 06 00:05:12 2018
 make -f system.make init_bram started...

make: Nothing to be done for `init_bram'.


Done!

At Local date and time: Sat Jan 06 00:05:23 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1



Done!

At Local date and time: Sat Jan 06 00:05:34 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: cannot remove directory `implementation': Device or resource busy
make: *** [hwclean] Error 1



Done!

At Local date and time: Sat Jan 06 00:05:43 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Jan 06 00:05:48 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 64: Cannot find <user_logic> in library <simon_periferico_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 85: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Entity <user_logic> is not yet compiled.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 138: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 139: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 140: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 141: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 145: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 146: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 147: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 155: <simon_ko> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 156: <slv_reg1> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 175: <slv_reg_write_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: <slv_reg_read_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 177: <slv_write_ack> is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\synthesis\simon_perifer
   ico_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Sat Jan 06 00:12:28 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 64: Cannot find <user_logic> in library <simon_periferico_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 85: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Entity <user_logic> is not yet compiled.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 138: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 139: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 140: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 141: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 145: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 146: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 147: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 155: <simon_ko> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 156: <slv_reg1> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 175: <slv_reg_write_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: <slv_reg_read_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 177: <slv_write_ack> is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\synthesis\simon_perifer
   ico_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/simon_periferico_0_wrapper.ngc] Error 2



Done!

At Local date and time: Sat Jan 06 00:13:20 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Copying cache implementation netlist
IPNAME:xps_spi INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:104 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 64: Cannot find <user_logic> in library <simon_periferico_v1_01_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 85: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Entity <user_logic> is not yet compiled.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 138: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 139: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 140: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 141: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 143: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 144: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 145: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 146: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 147: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 155: <simon_ko> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 156: <slv_reg1> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 175: <slv_reg_write_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 176: <slv_reg_read_sel> is not declared.
ERROR:HDLCompiler:69 - "C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/pcores/simon_periferico_v1_00_a/hdl/vhdl/user_logic.vhd" Line 177: <slv_write_ack> is not declared.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\synthesis\simon_perifer
   ico_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/simon_periferico_0_wrapper.ngc] Error 2



Done!

At Local date and time: Sat Jan 06 00:16:22 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
make: *** [implementation/simon_periferico_0_wrapper.ngc] Error 255



Done!

At Local date and time: Sat Jan 06 00:18:28 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Jan 06 00:18:38 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
make: *** [implementation/system.bmm] Error 127



Done!

At Local date and time: Sat Jan 06 00:21:34 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Jan 06 00:21:41 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
make: *** [implementation/system.bmm] Error 127



Done!

At Local date and time: Sat Jan 06 00:26:00 2018
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf microblaze_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_microblaze_0/executable.elf 
rm -f TestApp_Peripheral_microblaze_0/executable.elf 
rm -f enciende_leds/executable.elf 
rm -f KEYPAD/executable.elf 
rm -f simon/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Sat Jan 06 00:26:06 2018
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6slx9csg324-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 12.1 - platgen Xilinx EDK 12.1 Build EDK_MS1.53d
 (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -msg __xps/ise/xmsgprops.lst
system.mhs 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.


Parse C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
   This design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 155 - tcl is overriding PARAMETER C_D_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_I_PLB
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 190 - tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 202 - tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 216 - tcl is overriding PARAMETER
   C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 217 - tcl is overriding PARAMETER
   C_USE_EXT_NM_BRK value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 75 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 347 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value
   to PLB

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The MCB3_LPDDR core has constraints automatically generated by XPS in
implementation/mcb3_lpddr_wrapper/mcb3_lpddr_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 65 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 84 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb - C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs
line 91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dlmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 98 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ilmb_cntlr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 107 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:lmb_bram -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 116 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 137 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switch_4bits -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 150 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:spi_flash -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:cdce913_i2c -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 240 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mdm_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 275 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 288 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_keypad -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 301 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:simon_periferico_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:gpio_display -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 325 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:usb_uart_wrapper INSTANCE:usb_uart -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 123 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. usb_uart_wrapper.ngc
../usb_uart_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/usb_uart_w
rapper/usb_uart_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../usb_uart_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../usb_uart_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb3_lpddr_wrapper INSTANCE:mcb3_lpddr -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 180 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc mcb3_lpddr_wrapper.ucf -sd ..
mcb3_lpddr_wrapper.ngc ../mcb3_lpddr_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/mcb3_lpddr
_wrapper/mcb3_lpddr_wrapper.ngc" ...

Applying constraints in "mcb3_lpddr_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb3_lpddr_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb3_lpddr_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 220 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/ethernet_m
ac_wrapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper_fifo_generator_v6_1.edn"
"ethernet_mac_wrapper_fifo_generator_v6_1.ngo"
Release 12.1 - edif2ngd M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 12.1 edif2ngd M.53d (nt64)
INFO:NgdBuild - Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/edif2ngd.pfd>
with local file <C:/Xilinx/12.1/ISE_DS/ISE/data/edif2ngd.pfd>
Writing module to "ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\implementation\ethernet_m
ac_wrapper\ethernet_mac_wrapper_fifo_generator_v6_1.ngo"...
Loading design module
"../ethernet_mac_wrapper_fifo_generator_v6_1_fifo_generator_v6_1_xst_1.ngc"...

Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 250 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx9csg324-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/clock_gene
rator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 209.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
XST completed
Release 12.1 - ngcbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/ngcflow.csf>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
./system.ngc ../implementation/system.ngc -sd ../implementation -i

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/synthesis/system.ngc" ...
Loading design module "../implementation/dip_switch_4bits_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/gpio_keypad_wrapper.ngc"...
Loading design module "../implementation/simon_periferico_0_wrapper.ngc"...
Loading design module "../implementation/usb_uart_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/mcb3_lpddr_wrapper.ngc"...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/leds_4bits_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/cdce913_i2c_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/gpio_display_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc
Release 12.1 - Xflow M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx9csg324-2 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/12.1/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation 

Using Flow File:
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/fpga.flw 
Using Option File(s): 
 C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx9csg324-2 -nt timestamp -bm system.bmm
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 12.1 - ngdbuild M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx9csg324-2 -nt timestamp -bm system.bmm
C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"C:/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/implementation/system.ngc
" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin"
   IOSTANDARD = "MOBILE_DDR">: This constraint cannot be distributed from the
   design objects matching 'NET: UniqueName:
   /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those design objects do
   not contain or drive any instances of the correct type.

WARNING:ConstraintSystem:119 - Constraint <NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC =
   N4>: This constraint cannot be distributed from the design objects matching
   'NET: UniqueName: /system/EXPANDED/fpga_0_MCB3_LPDDR_rzq_pin' because those
   design objects do not contain or drive any instances of the correct type.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "fpga_0_MCB3_LPDDR_rzq_pin" LOC = N4>' could not be found and so the
   Locate constraint will be removed.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_400_0000MHz180PLL0_nobuf = PERIOD
   "clk_400_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_400_0000MHzPLL0_nobuf = PERIOD
   "clk_400_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value (15.0) was
   detected for the CLKIN1_PERIOD attribute on PLL
   "clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst".  This does not
   match the PERIOD constraint value (66666.7 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for PLL output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'fpga_0_MCB3_LPDDR_rzq_pin' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_dqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/mcbx_dram_udqs_n' has no driver
WARNING:NgdBuild:452 - logical net 'MCB3_LPDDR/zio' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  34

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 12.1 - Map M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx9csg324-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<0> connected to top
   level port simon_periferico_0_SIMON_KI_pin<0> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<1> connected to top
   level port simon_periferico_0_SIMON_KI_pin<1> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<2> connected to top
   level port simon_periferico_0_SIMON_KI_pin<2> has been removed.
WARNING:MapLib:701 - Signal simon_periferico_0_SIMON_KI_pin<3> connected to top
   level port simon_periferico_0_SIMON_KI_pin<3> has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 26 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5dadc69f) REAL time: 28 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 98 IOs, 94 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5dadc69f) REAL time: 29 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8f0e91f) REAL time: 29 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
.
.
.
.
.
.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cefa1453) REAL time: 39 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cefa1453) REAL time: 39 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cefa1453) REAL time: 39 secs 

Phase 7.3  Local Placement Optimization
.
.
.
.
.
Phase 7.3  Local Placement Optimization (Checksum:4ff23843) REAL time: 40 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3922bad5) REAL time: 40 secs 

Phase 9.8  Global Placement
.....
......
......
....
......
..........
...........
...........
...........
............
...........
......
..
............
....
.
...........
..
...
............
............
.
....
...........
............
.
....
..........
..........
...........
............
..
...
..............
...........
.........
........
.........
.....
.......
.........
...........
.
....
............
...........
.
....
..........
..........
...........
..........
...........
..........
..........
..........
...........
..
......
.............
..............
.
Phase 9.8  Global Placement (Checksum:6c2f1b72) REAL time: 9 mins 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6c2f1b72) REAL time: 9 mins 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 3 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:d47a909a) REAL time: 9 mins 3 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bf37ac3c) REAL time: 9 mins 3 secs 

Total REAL time to Placer completion: 9 mins 4 secs 
Total CPU  time to Placer completion: 9 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   23
Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of unique control sets:             307
    Number of slice register sites lost
      to control set restrictions:           1,171 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.72

Peak Memory Usage:  463 MB
Total REAL time to MAP completion:  9 mins 11 secs 
Total CPU time to MAP completion:   9 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - par M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/12.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "ADVANCED 1.08 2010-04-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,886 out of  11,440   33%
    Number used as Flip Flops:               3,885
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      4,193 out of   5,720   73%
    Number used as logic:                    3,386 out of   5,720   59%
      Number using O6 output only:           2,656
      Number using O5 output only:              58
      Number using O5 and O6:                  672
      Number used as ROM:                        0
    Number used as Memory:                     171 out of   1,440   11%
      Number used as Dual Port RAM:             72
        Number using O6 output only:             0
        Number using O5 output only:             1
        Number using O5 and O6:                 71
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            95
        Number using O6 output only:            32
        Number using O5 output only:             1
        Number using O5 and O6:                 62
    Number used exclusively as route-thrus:    636
      Number with same-slice register load:    626
      Number with same-slice carry load:         7
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 1,398 out of   1,430   97%
  Number of LUT Flip Flop pairs used:        4,298
    Number with an unused Flip Flop:         1,326 out of   4,298   30%
    Number with an unused LUT:                 105 out of   4,298    2%
    Number of fully used LUT-FF pairs:       2,867 out of   4,298   66%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        98 out of     200   49%
    Number of LOCed IOBs:                       94 out of      98   95%
    IOB Flip Flops:                             41

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      32   18%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                  11 out of     200    5%
    Number used as ILOGIC2s:                    11
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        22 out of     200   11%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  70 out of     200   35%
    Number used as OLOGIC2s:                    27
    Number used as OSERDES2s:                   43
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            3 out of      16   18%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/m
   em/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 25362 unrouted;      REAL time: 11 secs 

Phase  2  : 21412 unrouted;      REAL time: 12 secs 

Phase  3  : 9891 unrouted;      REAL time: 20 secs 

Phase  4  : 9891 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 21 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 
Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 36 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_66_6667MHzPLL0 |  BUFGMUX_X2Y3| No   | 1318 |  0.666     |  1.684      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk | BUFGMUX_X3Y13| No   |   43 |  0.031     |  1.048      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   17 |  1.780     |  2.794      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   16 |  5.335     |  6.654      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   16 |  0.820     |  4.754      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
| artan6_mcb.ioclk180 |         Local|      |   37 |  0.723     |  1.025      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|   artan6_mcb.ioclk0 |         Local|      |   30 |  0.704     |  1.006      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
| apper_0/ioi_drp_clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_dqs_i |              |      |      |            |             |
|                oi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |
             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB3_LPDDR/MCB3_LPDD |              |      |      |            |             |
|R/mpmc_core_0/gen_sp |              |      |      |            |             |
|artan6_mcb.s6_phy_to |              |      |      |            |             |
|p_if/mpmc_mcb_raw_wr |              |      |      |            |             |
|apper_0/idelay_udqs_ |              |      |      |            |             |
|               ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.956ns|    14.043ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.222ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     9.999ns|     4.999ns|       0|           0
  pin" 66.6667 MHz HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  TIMEGRP         "clk_400_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 6 PHASE 1.25 ns HI |             |            |            |        |            
  GH         50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     2.000ns|     0.500ns|       0|           0
  EGRP "clk_400_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 6 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     2.731ns|     3.269ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | NETSKEW     |     3.561ns|     2.439ns|       0|           0
  _i" MAXSKEW = 6 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.889ns|     4.111ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.458ns|    -0.458ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "Ethernet_MAC/Ethernet_MAC/phy_tx_clk | SETUP       |     8.282ns|    16.337ns|       0|           0
  _i" PERIOD = 40 ns HIGH 14 ns             | HOLD        |     0.290ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.417ns|    10.237ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.405ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     15.000ns|      4.999ns|     14.043ns|            0|            0|            0|       231690|
| TS_clk_400_0000MHz180PLL0_nobu|      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_400_0000MHzPLL0_nobuf  |      2.500ns|      0.500ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_0_clock_gen|     15.000ns|     14.043ns|          N/A|            0|            0|       231690|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 42 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  426 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 21
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 12.1 - Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
--------------------------------------------------------------------------------
Release 12.1 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx9,-2 (ADVANCED 1.08 2010-04-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 232019 paths, 2 nets, and 21194 connections

Design statistics:
   Minimum period:  16.337ns (Maximum frequency:  61.211MHz)
   Maximum path delay from/to any node:   4.111ns
   Maximum net skew:   3.269ns


Analysis completed Sat Jan 06 00:40:28 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/12.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 12.1 - Bitgen M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/12.1/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\12.1\ISE_DS\ISE;C:\Xilinx\12.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx9, package csg324, speed -2
Opened constraints file system.pcf.

Sat Jan 06 00:40:35 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6
   .All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.YES_S6_OR_V6.I_ASYNC_FIFO_BRAM/BU3/U0/grf.rf/mem/gdm.dm/Mram_R
   AM_RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx9' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc6slx9csg324-2   -msg __xps/ise/xmsgprops.lst  system.mss
Overriding Xilinx file <reports/ca-cert-bundle.crt> with local file
<C:/Xilinx/12.1/ISE_DS/ISE/data/reports/ca-cert-bundle.crt>
libgen
Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc6slx9csg324-2 -msg
__xps/ise/xmsgprops.lst system.mss 

WARNING:EDK - WARNING:Security:42 - Your software subscription period has
   lapsed. Your current version of Xilinx tools will continue to function, but
   you no longer qualify for Xilinx software updates or new releases.



Release 12.1 - psf2Edward EDK_MS1.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 77 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 84 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 91 - 1
master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 232 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_30_a\d
   ata\microblaze_v2_1_0.mpd line 268 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 228 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 221 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 222 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 227 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in mb_plb's synthesis log file
Did not find timing summary in mb_plb's synthesis log file
Did not find device sumary in ilmb's synthesis log file
Did not find timing summary in ilmb's synthesis log file
Did not find device sumary in dlmb's synthesis log file
Did not find timing summary in dlmb's synthesis log file
Did not find device sumary in dlmb_cntlr's synthesis log file
Did not find timing summary in dlmb_cntlr's synthesis log file
Did not find device sumary in ilmb_cntlr's synthesis log file
Did not find timing summary in ilmb_cntlr's synthesis log file
Did not find device sumary in lmb_bram's synthesis log file
Did not find timing summary in lmb_bram's synthesis log file
Did not find device sumary in USB_UART's synthesis log file
Did not find timing summary in USB_UART's synthesis log file
Did not find device sumary in LEDs_4Bits's synthesis log file
Did not find timing summary in LEDs_4Bits's synthesis log file
Did not find device sumary in DIP_Switch_4Bits's synthesis log file
Did not find timing summary in DIP_Switch_4Bits's synthesis log file
Did not find device sumary in SPI_FLASH's synthesis log file
Did not find timing summary in SPI_FLASH's synthesis log file
Did not find device sumary in MCB3_LPDDR's synthesis log file
Did not find timing summary in MCB3_LPDDR's synthesis log file
Did not find device sumary in Ethernet_MAC's synthesis log file
Did not find timing summary in Ethernet_MAC's synthesis log file
Did not find device sumary in CDCE913_I2C's synthesis log file
Did not find timing summary in CDCE913_I2C's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in mdm_0's synthesis log file
Did not find timing summary in mdm_0's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in GPIO_KEYPAD's synthesis log file
Did not find timing summary in GPIO_KEYPAD's synthesis log file
Did not find device sumary in simon_periferico_0's synthesis log file
Did not find timing summary in simon_periferico_0's synthesis log file
Did not find device sumary in GPIO_DISPLAY's synthesis log file
Did not find timing summary in GPIO_DISPLAY's synthesis log file
Conversion to XML complete.

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling iic
Compiling gpio
Compiling emaclite
Compiling mpmc
Compiling spi
Compiling uartlite
Compiling simon_periferico
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/c/Xilinx/PRACTICAS_FPGA/P3_INTENTO2/ficheros_p1/pr_1/KEYPAD/KEYPAD.c  -o KEYPAD/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.30.a   -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size KEYPAD/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5570	    384	   1120	   7074	   1ba2	KEYPAD/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6slx9csg324-2 system.mhs   -pe microblaze_0 KEYPAD/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 12.1 Build EDK_MS1.53d
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 143 - tcl is overriding PARAMETER C_BASEFAMILY value to
   spartan6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 148 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 170 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   MCB3_LPDDR
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH
   value to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 256 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value
   to 70200000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TRC value to
   55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TWR value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 263 - tcl is overriding PARAMETER C_MEM_PART_TRP value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 266 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   97500
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 267 - tcl is overriding PARAMETER C_MEM_PART_TREFI value
   to 7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 276 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX
   value to 83.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 277 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value
   to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 278 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX
   value to 200.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 279 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value
   to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 280 - tcl is overriding PARAMETER C_MEM_PART_CAS_C_FMAX
   value to 1.0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 282 - tcl is overriding PARAMETER C_MEM_PART_CAS_D_FMAX
   value to 1.0
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 191 -
   PARAMETER C_MEM_DM_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
WARNING:EDK:1557 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\system.mhs line 192 -
   PARAMETER C_MEM_DQS_WIDTH has value 8 specified in MHS, but tcl is overriding
   the value to 2
orig_family is spartan6
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 69 - tcl is overriding PARAMETER
   C_FAMILY value to spartan6

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) LEDs_4Bits	mb_plb
  (0x81420000-0x8142ffff) DIP_Switch_4Bits	mb_plb
  (0x81600000-0x8160ffff) CDCE913_I2C	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x84000000-0x8400ffff) USB_UART	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x8630c000-0x8630c1ff) GPIO_KEYPAD	mb_plb
  (0x88208000-0x882081ff) simon_periferico_0	mb_plb
  (0x8a104200-0x8a1043ff) GPIO_DISPLAY	mb_plb
  (0x8c000000-0x8fffffff) MCB3_LPDDR	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 355 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 68 - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 69 - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data
   \plb_v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_DWIDTH
   value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data
   \lmb_v10_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_LMB_NUM_SLAVES
   value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 67 - tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:USB_UART -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a
   \data\xps_uartlite_v2_1_0.mpd line 74 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switch_4Bits -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_spi_v2_01_b\data
   \xps_spi_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 351 - tool is overriding PARAMETER C_SPLB0_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:MCB3_LPDDR -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_00_a\data\mp
   mc_v2_1_0.mpd line 353 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_ethernetlite_v4_
   00_a\data\xps_ethernetlite_v2_1_0.mpd line 77 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:CDCE913_I2C -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_03_a\data
   \xps_iic_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 86 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm
   _v2_1_0.mpd line 87 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_KEYPAD -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:simon_periferico INSTANCE:simon_periferico_0 -
   C:\Xilinx\PRACTICAS_FPGA\P3_INTENTO2\ficheros_p1\pr_1\pcores\simon_periferico
   _v1_00_a\data\simon_periferico_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:GPIO_DISPLAY -
   C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 72 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"KEYPAD/executable.elf" tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.



Done!

