Flow report for adder
Mon May  1 16:54:08 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Mon May  1 16:54:08 2023       ;
; Quartus Prime Version ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name         ; adder                                       ;
; Top-level Entity Name ; adder                                       ;
; Family                ; MAX V                                       ;
; Total logic elements  ; 8 / 40 ( 20 % )                             ;
; Total pins            ; 14 / 54 ( 26 % )                            ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
; Device                ; 5M40ZE64C4                                  ;
; Timing Models         ; Final                                       ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/01/2023 16:53:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; adder               ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                   ;
+---------------------------------+--------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                 ; Value                          ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------+--------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID           ; 11473411100030.168296002906935 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                            ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                            ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                            ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; Off                            ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT          ; Vhdl                           ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (VHDL)         ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                  ; 1 ps                           ; --            ; --          ; eda_simulation                    ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                   ; --            ; --          ; --                                ;
+---------------------------------+--------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 894 MB              ; 00:00:15                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 1051 MB             ; 00:00:01                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 777 MB              ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 694 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 999 MB              ; 00:00:00                           ;
; Total                ; 00:00:15     ; --                      ; --                  ; 00:00:17                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; ip-172-31-5-186  ; Ubuntu 22.04.2 ; 22         ; x86_64         ;
; Fitter               ; ip-172-31-5-186  ; Ubuntu 22.04.2 ; 22         ; x86_64         ;
; Assembler            ; ip-172-31-5-186  ; Ubuntu 22.04.2 ; 22         ; x86_64         ;
; Timing Analyzer      ; ip-172-31-5-186  ; Ubuntu 22.04.2 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; ip-172-31-5-186  ; Ubuntu 22.04.2 ; 22         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off adder -c adder
quartus_fit --read_settings_files=off --write_settings_files=off adder -c adder
quartus_asm --read_settings_files=off --write_settings_files=off adder -c adder
quartus_sta adder -c adder
quartus_eda --read_settings_files=off --write_settings_files=off adder -c adder



