<stg><name>master_fix_Pipeline_VITIS_LOOP_335_3</name>


<trans_list>

<trans id="273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %conv_i_i84_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_i_i84

]]></Node>
<StgValue><ssdm name="conv_i_i84_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %m_V_3_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_3_04_reload

]]></Node>
<StgValue><ssdm name="m_V_3_04_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %m_V_2_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_2_03_reload

]]></Node>
<StgValue><ssdm name="m_V_2_03_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %m_V_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_1_02_reload

]]></Node>
<StgValue><ssdm name="m_V_1_02_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %m_V_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_V_0_01_reload

]]></Node>
<StgValue><ssdm name="m_V_0_01_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="51" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %conv_i_i84_cast = sext i32 %conv_i_i84_read

]]></Node>
<StgValue><ssdm name="conv_i_i84_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %icmp_ln335 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %add_ln335 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln335"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %br_ln335 = br i1 %icmp_ln335, void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %_Z11softmax_fixiP8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EES3_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:10 %store_ln335 = store i3 %add_ln335, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln335"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:2 %trunc_ln336 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln336"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:3 %x_V = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %m_V_0_01_reload_read, i32 %m_V_1_02_reload_read, i32 %m_V_2_03_reload_read, i32 %m_V_3_04_reload_read, i2 %trunc_ln336

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="83" st_id="3" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="84" st_id="4" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="85" st_id="5" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="6" op_3_bw="7" op_4_bw="32" op_5_bw="46" op_6_bw="50">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:4 %op_V_1 = call i32 @exp<32, 13>, i32 %x_V, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="op_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:5 %t = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %op_V_1, i19 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="55" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="88" st_id="7" stage="54" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="89" st_id="8" stage="53" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="90" st_id="9" stage="52" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="91" st_id="10" stage="51" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="92" st_id="11" stage="50" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="93" st_id="12" stage="49" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="94" st_id="13" stage="48" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="95" st_id="14" stage="47" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="96" st_id="15" stage="46" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="97" st_id="16" stage="45" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="98" st_id="17" stage="44" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="99" st_id="18" stage="43" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="100" st_id="19" stage="42" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="101" st_id="20" stage="41" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="102" st_id="21" stage="40" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="103" st_id="22" stage="39" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="104" st_id="23" stage="38" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="105" st_id="24" stage="37" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="106" st_id="25" stage="36" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="107" st_id="26" stage="35" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="108" st_id="27" stage="34" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="109" st_id="28" stage="33" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="110" st_id="29" stage="32" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="111" st_id="30" stage="31" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="112" st_id="31" stage="30" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="113" st_id="32" stage="29" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="114" st_id="33" stage="28" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="115" st_id="34" stage="27" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="116" st_id="35" stage="26" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="117" st_id="36" stage="25" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="118" st_id="37" stage="24" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="119" st_id="38" stage="23" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="120" st_id="39" stage="22" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="121" st_id="40" stage="21" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="122" st_id="41" stage="20" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="123" st_id="42" stage="19" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="124" st_id="43" stage="18" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="125" st_id="44" stage="17" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="126" st_id="45" stage="16" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="127" st_id="46" stage="15" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="128" st_id="47" stage="14" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="129" st_id="48" stage="13" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="130" st_id="49" stage="12" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="131" st_id="50" stage="11" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="132" st_id="51" stage="10" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="133" st_id="52" stage="9" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="134" st_id="53" stage="8" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="135" st_id="54" stage="7" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="136" st_id="55" stage="6" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="137" st_id="56" stage="5" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="138" st_id="57" stage="4" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="139" st_id="58" stage="3" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="140" st_id="59" stage="2" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="148" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
_Z11softmax_fixiP8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EES3_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="141" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:0 %i_6_cast = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="142" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:1 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="143" st_id="60" stage="1" lat="55">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="51" op_1_bw="51">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:6 %sdiv_ln1201 = sdiv i51 %t, i51 %conv_i_i84_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln1201"/></StgValue>
</operation>

<operation id="144" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:7 %trunc_ln712 = trunc i32 %sdiv_ln1201

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="145" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:8 %out_addr = getelementptr i32 %out_r, i64 0, i64 %i_6_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="146" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:9 %store_ln336 = store i32 %trunc_ln712, i2 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="147" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split:11 %br_ln0 = br void %_ZNK13ap_fixed_baseILi32ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi13ELb1ELS0_4ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
