
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.136392                       # Number of seconds simulated
sim_ticks                                136391984000                       # Number of ticks simulated
final_tick                               136391984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245873                       # Simulator instruction rate (inst/s)
host_op_rate                                   270272                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43854492                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721296                       # Number of bytes of host memory used
host_seconds                                  3110.10                       # Real time elapsed on the host
sim_insts                                   764690676                       # Number of instructions simulated
sim_ops                                     840574399                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst         85375104                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           892544                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         12624576                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           320832                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         12564736                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           320640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         12600320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           328192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst         12380928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           318976                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst         12297216                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           317824                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst         12628928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           325312                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst          8420352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data           225472                       # Number of bytes read from this memory
system.physmem.bytes_read::total            171941952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst     85375104                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     12624576                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     12564736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     12600320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst     12380928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst     12297216                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst     12628928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst      8420352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       168892160                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1564864                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1564864                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst           1333986                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data             13946                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            197259                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              5013                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            196324                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              5010                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            196880                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              5128                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst            193452                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              4984                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst            192144                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              4966                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst            197327                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              5083                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst            131568                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              3523                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2686593                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24451                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24451                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           625953971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             6543962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            92560982                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2352279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst            92122247                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2350871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst            92383142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             2406241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst            90774602                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             2338671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst            90160841                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             2330225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst            92592890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             2385126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst            61736414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data             1653118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1260645582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      625953971                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       92560982                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst       92122247                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst       92383142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst       90774602                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst       90160841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst       92592890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst       61736414                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total         1238285089                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11473284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11473284                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11473284                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          625953971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            6543962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           92560982                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2352279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst           92122247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2350871                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst           92383142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            2406241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst           90774602                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            2338671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst           90160841                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            2330225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst           92592890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            2385126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst           61736414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data            1653118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1272118866                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               17937092                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10929602                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           438241                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9731315                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8475397                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.094057                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2248852                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             41300                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         562667                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            558632                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4035                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9585                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              247688                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       136391985                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          44652122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100623854                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   17937092                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11282881                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     65928239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 885247                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          393                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 13990684                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               134003                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         111023405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.023650                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.955964                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                49448540     44.54%     44.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9500650      8.56%     53.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52074215     46.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           111023405                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.131511                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.737755                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                42368956                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             10385054                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 46972901                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             10888505                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                407989                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4845137                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                34993                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             111919483                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                61405                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                407989                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                44761771                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1056146                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        463417                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 55436133                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8897949                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             111383962                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6747199                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 49260                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2148                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          139471042                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            514167945                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       141890907                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            123940129                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                15530913                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             22623                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         11265                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9595347                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14492473                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9103429                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4308543                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1500533                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 110318158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              20702                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                102122475                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1237748                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9839172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     38472946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1299                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    111023405                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.919828                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.670178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           29739692     26.79%     26.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           60444951     54.44%     81.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20838762     18.77%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      111023405                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               58337827     93.29%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     93.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2578995      4.12%     97.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1619897      2.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78719800     77.08%     77.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              523880      0.51%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.60% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            14082784     13.79%     91.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8784687      8.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             102122475                       # Type of FU issued
system.cpu0.iq.rate                          0.748742                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   62536719                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.612370                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         379042790                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        120179473                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    101810838                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             164659178                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1850271                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       912216                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          360                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1523                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       442382                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        83876                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         4007                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                407989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1019648                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                30482                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          110338913                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            94756                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14492473                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             9103429                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             11095                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   784                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 6508                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1523                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        214980                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       211245                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              426225                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            101973665                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             14043559                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           148810                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           53                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22807134                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15918559                       # Number of branches executed
system.cpu0.iew.exec_stores                   8763575                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.747651                       # Inst execution rate
system.cpu0.iew.wb_sent                     101831854                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    101810854                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 71475856                       # num instructions producing a value
system.cpu0.iew.wb_consumers                163034739                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.746458                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.438409                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        9839256                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          19403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           403607                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    109609511                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.916888                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.004615                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     34147928     31.15%     31.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62231090     56.78%     87.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8117501      7.41%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2496311      2.28%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       968258      0.88%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       231169      0.21%     98.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       480380      0.44%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       861486      0.79%     99.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        75388      0.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    109609511                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88928505                       # Number of instructions committed
system.cpu0.commit.committedOps             100499688                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      22241304                       # Number of memory references committed
system.cpu0.commit.loads                     13580257                       # Number of loads committed
system.cpu0.commit.membars                       9422                       # Number of memory barriers committed
system.cpu0.commit.branches                  15785263                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 90866371                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2565367                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77741928     77.36%     77.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         505148      0.50%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.86% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13580257     13.51%     91.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8661031      8.62%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100499688                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                75388                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   219833710                       # The number of ROB reads
system.cpu0.rob.rob_writes                  222092225                       # The number of ROB writes
system.cpu0.timesIdled                        1231579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       25368580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88928505                       # Number of Instructions Simulated
system.cpu0.committedOps                    100499688                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.533726                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.533726                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.652007                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.652007                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               119819244                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70781032                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                350810602                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                53093006                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22721266                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17480                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            13719                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          119.356906                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20125026                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13847                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1453.385282                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         31971000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   119.356906                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.932476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.932476                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        161370914                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       161370914                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11625961                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11625961                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8483830                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8483830                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         4098                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4098                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     20109791                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20109791                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     20109791                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20109791                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23781                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23781                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        21208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        21208                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1247                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1247                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2377                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2377                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        44989                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         44989                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        44989                       # number of overall misses
system.cpu0.dcache.overall_misses::total        44989                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    719297000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    719297000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    693408132                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    693408132                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     21503000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     21503000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     38349000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     38349000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      4536000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      4536000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1412705132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1412705132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1412705132                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1412705132                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11649742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11649742                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8505038                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8505038                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6475                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6475                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     20154780                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     20154780                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     20154780                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     20154780                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002041                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002041                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002494                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002494                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.169429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.169429                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.367104                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.367104                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002232                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002232                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002232                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002232                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 30246.709558                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30246.709558                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32695.592795                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32695.592795                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 17243.785084                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17243.785084                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 16133.361380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16133.361380                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31401.123208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31401.123208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 31401.123208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31401.123208                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14011                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1884                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.436837                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8646                       # number of writebacks
system.cpu0.dcache.writebacks::total             8646                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        14045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14045                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         7796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         7796                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          687                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          687                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        21841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        21841                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        21841                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        21841                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         9736                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9736                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        13412                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        13412                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          560                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          560                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2377                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2377                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        23148                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        23148                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        23148                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        23148                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    315859002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    315859002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    448484543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    448484543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     11251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     11251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     33864985                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33864985                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      4266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      4266000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    764343545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    764343545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    764343545                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    764343545                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000836                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001577                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001577                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.076087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.076087                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.367104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.367104                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001149                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001149                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001149                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001149                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 32442.379006                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32442.379006                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33439.050328                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33439.050328                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 20091.071429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20091.071429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 14246.943626                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14246.943626                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 33019.852471                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33019.852471                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 33019.852471                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33019.852471                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1333859                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.996248                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12607665                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1333987                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.451115                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         10336000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   127.996248                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        113259465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       113259465                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12607665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12607665                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12607665                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12607665                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12607665                       # number of overall hits
system.cpu0.icache.overall_hits::total       12607665                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1383019                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1383019                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1383019                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1383019                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1383019                       # number of overall misses
system.cpu0.icache.overall_misses::total      1383019                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  61172166000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  61172166000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  61172166000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  61172166000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  61172166000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  61172166000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     13990684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13990684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     13990684                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13990684                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     13990684                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13990684                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.098853                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.098853                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.098853                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.098853                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.098853                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.098853                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 44230.893430                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44230.893430                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 44230.893430                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44230.893430                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 44230.893430                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44230.893430                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    10.833333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1333859                       # number of writebacks
system.cpu0.icache.writebacks::total          1333859                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        49026                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        49026                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        49026                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        49026                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        49026                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        49026                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1333993                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1333993                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1333993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1333993                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1333993                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1333993                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  57437061000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  57437061000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  57437061000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  57437061000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  57437061000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  57437061000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.095349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.095349                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.095349                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.095349                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.095349                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.095349                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 43056.493550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43056.493550                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 43056.493550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43056.493550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 43056.493550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43056.493550                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14295165                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8144792                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           359362                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7839403                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6783093                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.525632                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1998338                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             39439                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         453334                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            450032                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            3302                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         3003                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        74566377                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          17270807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      82384278                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14295165                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9231463                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     54658276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 727097                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         9335                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11558877                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                94541                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          72301989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.287360                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.896349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21642033     29.93%     29.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8241208     11.40%     41.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                42418748     58.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72301989                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.191711                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.104845                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                15026355                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              9824712                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36623323                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10492164                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                335435                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4292111                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                28398                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              91597693                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                49061                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                335435                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                17274436                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 926940                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        414153                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 44852465                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8498560                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              91133224                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6469907                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 47822                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   324                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          116334713                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            424024884                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       118452754                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            102414980                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13919729                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             15750                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         10221                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9173030                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            11304307                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6791372                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4179009                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1435804                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  90199214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              19139                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 82993205                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1083841                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8632043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     34327586                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          1073                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     72301989                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.147869                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.550362                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            6394917      8.84%      8.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48820939     67.52%     76.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17086133     23.63%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72301989                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               50741395     94.91%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1989386      3.72%     98.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               729893      1.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64998382     78.32%     78.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483547      0.58%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10996941     13.25%     92.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6508929      7.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82993205                       # Type of FU issued
system.cpu1.iq.rate                          1.113011                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   53460674                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.644157                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         292832913                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         98851677                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     82748754                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             136453879                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1720819                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       718598                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          326                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1286                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       401380                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        76065                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         3747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                335435                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 898547                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                22125                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           90218430                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            73680                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             11304307                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6791372                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             10091                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   766                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 5257                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1286                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        174659                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       177119                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              351778                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             82881557                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10965454                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           111647                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           77                       # number of nop insts executed
system.cpu1.iew.exec_refs                    17460773                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12633329                       # Number of branches executed
system.cpu1.iew.exec_stores                   6495319                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.111514                       # Inst execution rate
system.cpu1.iew.wb_sent                      82761779                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     82748754                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61343833                       # num instructions producing a value
system.cpu1.iew.wb_consumers                146100528                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.109733                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.419874                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8632104                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          18066                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           331249                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     71080853                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.147796                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.033282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      9946829     13.99%     13.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50872426     71.57%     85.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6165039      8.67%     94.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1841960      2.59%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       756624      1.06%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       141498      0.20%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       442707      0.62%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       842462      1.19%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        71308      0.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     71080853                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            72201577                       # Number of instructions committed
system.cpu1.commit.committedOps              81586310                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16975701                       # Number of memory references committed
system.cpu1.commit.loads                     10585709                       # Number of loads committed
system.cpu1.commit.membars                       8764                       # Number of memory barriers committed
system.cpu1.commit.branches                  12516135                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 74590123                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2318723                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        64139469     78.62%     78.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         465734      0.57%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10585709     12.97%     92.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6389992      7.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         81586310                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                71308                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   161189278                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181658047                       # The number of ROB writes
system.cpu1.timesIdled                         125629                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                        2264388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    61825607                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   72201577                       # Number of Instructions Simulated
system.cpu1.committedOps                     81586310                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.032753                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.032753                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.968286                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.968286                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                98450442                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59393550                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                284643204                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                43009272                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               17194215                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 16369                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             5030                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           64.215840                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15190269                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2948.421778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      62062971000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    64.215840                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.501686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.501686                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121704079                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121704079                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8807099                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8807099                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6369417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6369417                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         5389                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         5389                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3445                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3445                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     15176516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15176516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     15176516                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15176516                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        10133                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10133                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        12171                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12171                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1333                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1333                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2354                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2354                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        22304                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22304                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        22304                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22304                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    309942000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    309942000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    313027166                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    313027166                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     22234000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22234000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     38751000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     38751000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3335000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    622969166                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    622969166                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    622969166                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    622969166                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8817232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8817232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6381588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6381588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         6722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6722                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         5799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         5799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     15198820                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15198820                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     15198820                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15198820                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001149                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001149                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001907                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001907                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.198304                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.198304                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.405932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.405932                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.001467                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001467                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.001467                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001467                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 30587.387743                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30587.387743                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 25719.099992                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 25719.099992                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16679.669917                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16679.669917                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 16461.767205                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 16461.767205                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27930.827027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27930.827027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27930.827027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27930.827027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        12743                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1827                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.974822                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         2360                       # number of writebacks
system.cpu1.dcache.writebacks::total             2360                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2731                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         5086                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5086                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          737                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          737                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         7817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         7817                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7817                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         7402                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7402                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         7085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         7085                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2354                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2354                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        14487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        14487                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        14487                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        14487                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    210786003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    210786003                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    180758564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    180758564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11548000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     34238983                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     34238983                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3139000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    391544567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    391544567                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    391544567                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    391544567                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000839                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000839                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001110                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001110                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.088664                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.088664                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.405932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.405932                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000953                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000953                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000953                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000953                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 28476.898541                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28476.898541                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25512.853070                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25512.853070                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 19375.838926                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19375.838926                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14545.022515                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14545.022515                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27027.304963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27027.304963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27027.304963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27027.304963                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           197132                       # number of replacements
system.cpu1.icache.tags.tagsinuse           69.961935                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11335511                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           197260                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            57.464823                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      61866093000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    69.961935                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.546578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.546578                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         92668282                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        92668282                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11335511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11335511                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11335511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11335511                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11335511                       # number of overall hits
system.cpu1.icache.overall_hits::total       11335511                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       223366                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       223366                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       223366                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        223366                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       223366                       # number of overall misses
system.cpu1.icache.overall_misses::total       223366                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   9700896000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9700896000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   9700896000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9700896000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   9700896000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9700896000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11558877                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11558877                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11558877                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11558877                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11558877                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11558877                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.019324                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019324                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.019324                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019324                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.019324                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019324                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 43430.495241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43430.495241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 43430.495241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43430.495241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 43430.495241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43430.495241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          110                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       197132                       # number of writebacks
system.cpu1.icache.writebacks::total           197132                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        26100                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        26100                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        26100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        26100                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        26100                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        26100                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       197266                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       197266                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       197266                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       197266                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       197266                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       197266                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   8831502000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   8831502000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   8831502000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   8831502000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   8831502000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   8831502000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.017066                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.017066                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.017066                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.017066                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.017066                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.017066                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 44769.509191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44769.509191                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 44769.509191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44769.509191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 44769.509191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44769.509191                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14312292                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8143014                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           362280                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7881052                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6792202                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.183951                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                2004796                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             39814                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         454592                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            451380                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            3212                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         3018                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        74566086                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          17251472                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      82527168                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14312292                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9248378                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     54697316                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 732013                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         8038                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11591360                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                96577                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          72322847                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.289413                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.895536                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                21564213     29.82%     29.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8263238     11.43%     41.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                42495396     58.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72322847                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.191941                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.106765                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                15011425                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9754134                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36813366                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10405561                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                338361                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4306227                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                27944                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              91759967                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                48169                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                338361                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                17247376                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 942177                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        393003                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 44967516                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8434414                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              91290304                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6419731                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 48643                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   575                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          116485483                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            424769045                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       118686546                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            102381481                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                14103999                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             14854                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          9345                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9098911                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            11316123                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6809081                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4196367                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1492604                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  90348007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              17812                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 83031256                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1101462                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        8758770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     34838598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           829                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     72322847                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.148064                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.550481                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6396542      8.84%      8.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48821354     67.50%     76.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17104951     23.65%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72322847                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               50741940     94.96%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1976407      3.70%     98.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               717540      1.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             65018182     78.31%     78.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483540      0.58%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11003378     13.25%     92.15% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6520750      7.85%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              83031256                       # Type of FU issued
system.cpu2.iq.rate                          1.113526                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   53435887                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.643564                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         292922707                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         99125884                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     82789683                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             136467143                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1724354                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       722369                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1300                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       412634                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        76601                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         2098                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                338361                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 913170                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                22639                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           90365897                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            73727                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             11316123                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6809081                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              9201                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   809                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 5572                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1300                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        177210                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       178046                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              355256                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             82920606                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10972226                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           110649                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           78                       # number of nop insts executed
system.cpu2.iew.exec_refs                    17479295                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12628148                       # Number of branches executed
system.cpu2.iew.exec_stores                   6507069                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.112042                       # Inst execution rate
system.cpu2.iew.wb_sent                      82801923                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     82789683                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61353015                       # num instructions producing a value
system.cpu2.iew.wb_consumers                146100194                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.110286                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.419938                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        8758843                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          16983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           334635                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     71084580                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.148027                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.033332                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      9941407     13.99%     13.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50870698     71.56%     85.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6176024      8.69%     94.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1839282      2.59%     96.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       763800      1.07%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       135928      0.19%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       442296      0.62%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       843319      1.19%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        71826      0.10%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     71084580                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            72213572                       # Number of instructions committed
system.cpu2.commit.committedOps              81607049                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16990201                       # Number of memory references committed
system.cpu2.commit.loads                     10593754                       # Number of loads committed
system.cpu2.commit.membars                       8375                       # Number of memory barriers committed
system.cpu2.commit.branches                  12510449                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 74627538                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2323674                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        64145751     78.60%     78.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         465691      0.57%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10593754     12.98%     92.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6396447      7.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         81607049                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                71826                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   161346075                       # The number of ROB reads
system.cpu2.rob.rob_writes                  181970119                       # The number of ROB writes
system.cpu2.timesIdled                         125051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                        2243239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    61825898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   72213572                       # Number of Instructions Simulated
system.cpu2.committedOps                     81607049                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.032577                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.032577                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.968451                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.968451                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                98501447                       # number of integer regfile reads
system.cpu2.int_regfile_writes               59452741                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                284795988                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42936281                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               17207480                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 15745                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             5004                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           64.454768                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15204196                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             5127                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2965.515116                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      62149757000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    64.454768                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.503553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.503553                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        121781879                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       121781879                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8811617                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8811617                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6379047                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6379047                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5367                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5367                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3386                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3386                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     15190664                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15190664                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     15190664                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15190664                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         9465                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9465                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         9189                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9189                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1026                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1026                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2230                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2230                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        18654                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18654                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        18654                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18654                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    295307000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    295307000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    252609549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    252609549                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     18774000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18774000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     35339000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35339000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      4901000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4901000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    547916549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    547916549                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    547916549                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    547916549                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8821082                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8821082                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6388236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6388236                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5616                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5616                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     15209318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15209318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     15209318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15209318                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001073                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001073                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.001438                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001438                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.160488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.160488                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.397080                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.397080                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.001226                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001226                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.001226                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001226                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 31199.894348                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31199.894348                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 27490.428665                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27490.428665                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 18298.245614                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18298.245614                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15847.085202                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15847.085202                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 29372.603677                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29372.603677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 29372.603677                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29372.603677                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         7379                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              944                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     7.816737                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         2396                       # number of writebacks
system.cpu2.dcache.writebacks::total             2396                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         2590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         2590                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         3975                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3975                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          433                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          433                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         6565                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6565                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         6565                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6565                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         6875                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6875                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         5214                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5214                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          593                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          593                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         2230                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2230                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        12089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        12089                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        12089                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        12089                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    201776000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    201776000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    143914776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    143914776                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     11494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     11494000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     31168984                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     31168984                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      4611000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4611000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    345690776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    345690776                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    345690776                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    345690776                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000816                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000816                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.092758                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.092758                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.397080                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.397080                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000795                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000795                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 29349.236364                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29349.236364                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 27601.606444                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27601.606444                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 19382.799325                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19382.799325                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13977.122870                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13977.122870                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 28595.481512                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28595.481512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 28595.481512                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28595.481512                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           196198                       # number of replacements
system.cpu2.icache.tags.tagsinuse           69.956831                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11369173                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           196326                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            57.909666                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      61879598000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    69.956831                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.546538                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.546538                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         92927214                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        92927214                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11369173                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11369173                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11369173                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11369173                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11369173                       # number of overall hits
system.cpu2.icache.overall_hits::total       11369173                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       222187                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       222187                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       222187                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        222187                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       222187                       # number of overall misses
system.cpu2.icache.overall_misses::total       222187                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   9629044000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   9629044000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   9629044000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   9629044000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   9629044000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   9629044000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11591360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11591360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11591360                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11591360                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11591360                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11591360                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.019168                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.019168                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.019168                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.019168                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.019168                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.019168                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 43337.567004                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 43337.567004                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 43337.567004                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 43337.567004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 43337.567004                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 43337.567004                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    12.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       196198                       # number of writebacks
system.cpu2.icache.writebacks::total           196198                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst        25853                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        25853                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst        25853                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        25853                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst        25853                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        25853                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       196334                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       196334                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       196334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       196334                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       196334                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       196334                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   8763996000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   8763996000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   8763996000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   8763996000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   8763996000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   8763996000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.016938                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.016938                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.016938                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.016938                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.016938                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.016938                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 44638.198173                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44638.198173                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 44638.198173                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44638.198173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 44638.198173                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44638.198173                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14303260                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8115486                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           363773                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7828214                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6792776                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.772998                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                2010689                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             40005                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         456068                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            452810                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            3258                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         3005                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        74565830                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          17297892                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      82549013                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14303260                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9256275                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     54647729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 734607                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         6711                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 11616729                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                97948                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          72319657                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.290019                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.895376                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                21543653     29.79%     29.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8258242     11.42%     41.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                42517762     58.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72319657                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.191821                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.107062                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                15052998                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9671102                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36934110                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10323077                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                338370                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4317826                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                29296                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              91803796                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                50780                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                338370                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                17270507                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 948076                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        375313                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 45024124                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8363267                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              91340566                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6365774                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 47847                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   641                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          116467409                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            425015321                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       118752488                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            102328898                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                14138507                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             14307                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          8800                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9023874                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            11328736                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6822207                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4188447                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1471803                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  90400337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              17067                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 83040545                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1095763                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        8813951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     35049291                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           748                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     72319657                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.148243                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.550527                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6393537      8.84%      8.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48811695     67.49%     76.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17114425     23.66%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72319657                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               50710916     94.91%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1990278      3.72%     98.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               731302      1.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             65012806     78.29%     78.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              483023      0.58%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11011131     13.26%     92.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6528179      7.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              83040545                       # Type of FU issued
system.cpu3.iq.rate                          1.113654                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   53432496                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.643451                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         292929005                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         99232641                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     82799002                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             136473041                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1726352                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       729956                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1289                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       421429                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        75306                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         2132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                338370                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 919358                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                22266                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           90417462                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            73981                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             11328736                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6822207                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              8666                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   879                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 5504                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1289                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        174755                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180936                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              355691                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             82929705                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10979859                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           110839                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           58                       # number of nop insts executed
system.cpu3.iew.exec_refs                    17494453                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12622952                       # Number of branches executed
system.cpu3.iew.exec_stores                   6514594                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.112168                       # Inst execution rate
system.cpu3.iew.wb_sent                      82811066                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     82799002                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61350116                       # num instructions producing a value
system.cpu3.iew.wb_consumers                146038161                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.110415                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.420096                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        8813996                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          16319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           334840                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     71075282                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.148127                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.033748                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      9942470     13.99%     13.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50865009     71.56%     85.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6165091      8.67%     94.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1844938      2.60%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       760830      1.07%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       139057      0.20%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       442068      0.62%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       844117      1.19%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        71702      0.10%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     71075282                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            72202996                       # Number of instructions committed
system.cpu3.commit.committedOps              81603453                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16999558                       # Number of memory references committed
system.cpu3.commit.loads                     10598780                       # Number of loads committed
system.cpu3.commit.membars                       8187                       # Number of memory barriers committed
system.cpu3.commit.branches                  12502952                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 74639378                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2327289                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64132864     78.59%     78.59% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         465625      0.57%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.16% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10598780     12.99%     92.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6400778      7.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         81603453                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                71702                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   161390850                       # The number of ROB reads
system.cpu3.rob.rob_writes                  182079363                       # The number of ROB writes
system.cpu3.timesIdled                         125459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                        2246173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    61826154                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   72202996                       # Number of Instructions Simulated
system.cpu3.committedOps                     81603453                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.032725                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.032725                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.968312                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.968312                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                98511509                       # number of integer regfile reads
system.cpu3.int_regfile_writes               59487075                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                284855907                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42862309                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               17220597                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 14502                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             4946                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           61.607194                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15215943                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5067                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          3002.949082                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      62107144000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    61.607194                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.481306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.481306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        121873855                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       121873855                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8819110                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8819110                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6383628                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6383628                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         5293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         5293                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3310                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3310                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     15202738                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15202738                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     15202738                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15202738                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         9361                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9361                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         9245                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         9245                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          764                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          764                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         2142                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2142                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        18606                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18606                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        18606                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18606                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    293619000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    293619000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    257736546                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    257736546                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     13049000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13049000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     34982000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34982000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      2906000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2906000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    551355546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    551355546                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    551355546                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    551355546                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8828471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8828471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6392873                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6392873                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         6057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         5452                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         5452                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     15221344                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15221344                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     15221344                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15221344                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001060                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001060                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.001446                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001446                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.126135                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.126135                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.392883                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.392883                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.001222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001222                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.001222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001222                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 31366.200192                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31366.200192                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 27878.479827                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 27878.479827                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 17079.842932                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17079.842932                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16331.465920                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16331.465920                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 29633.212190                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29633.212190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 29633.212190                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29633.212190                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         8057                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              953                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     8.454355                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         2317                       # number of writebacks
system.cpu3.dcache.writebacks::total             2317                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         2505                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2505                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         3975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3975                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          366                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          366                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         6480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6480                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         6480                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6480                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         6856                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6856                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         5270                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         5270                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          398                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         2142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2142                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        12126                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12126                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        12126                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12126                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    200399000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    200399000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    147991768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    147991768                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      7463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7463000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     30861992                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30861992                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      2742000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2742000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    348390768                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    348390768                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    348390768                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    348390768                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000777                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000777                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.065709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.065709                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.392883                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.392883                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000797                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000797                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000797                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000797                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 29229.725788                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 29229.725788                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28081.929412                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 28081.929412                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 18751.256281                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18751.256281                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14408.026144                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14408.026144                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 28730.889659                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28730.889659                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 28730.889659                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28730.889659                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           196753                       # number of replacements
system.cpu3.icache.tags.tagsinuse           69.965792                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11393001                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           196881                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            57.867448                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      61857544000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    69.965792                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.546608                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.546608                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         93130720                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        93130720                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11393001                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11393001                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11393001                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11393001                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11393001                       # number of overall hits
system.cpu3.icache.overall_hits::total       11393001                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       223728                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       223728                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       223728                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        223728                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       223728                       # number of overall misses
system.cpu3.icache.overall_misses::total       223728                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   9691624000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   9691624000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   9691624000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   9691624000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   9691624000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   9691624000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11616729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11616729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11616729                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11616729                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11616729                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11616729                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.019259                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.019259                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.019259                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.019259                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.019259                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.019259                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 43318.779947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43318.779947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 43318.779947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43318.779947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 43318.779947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43318.779947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    15.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       196753                       # number of writebacks
system.cpu3.icache.writebacks::total           196753                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst        26840                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        26840                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst        26840                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        26840                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst        26840                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        26840                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       196888                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       196888                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       196888                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       196888                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       196888                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       196888                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   8796154000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   8796154000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   8796154000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   8796154000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   8796154000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   8796154000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016949                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016949                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016949                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016949                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016949                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 44675.927431                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44675.927431                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 44675.927431                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44675.927431                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 44675.927431                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44675.927431                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               25821839                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         19296319                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           417130                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            13812799                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12708943                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            92.008455                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2118981                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             39359                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         540254                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            536656                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            3598                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2925                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        74565570                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          17226575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     127304725                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   25821839                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15364580                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     53596237                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 934891                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.TlbCycles                        78                       # Number of cycles fetch has spent waiting for tlb
system.cpu4.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         5805                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                 12394890                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               125938                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          71296160                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.935808                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.278231                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                19135308     26.84%     26.84% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3273737      4.59%     31.43% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11919408     16.72%     48.15% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                36967707     51.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            71296160                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.346297                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.707286                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                17176889                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4517713                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 47108967                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2053875                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                438716                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4393981                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                29002                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             133829393                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                68243                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                438716                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                18415671                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 953012                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1633784                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 47911498                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1943479                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             132871196                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                914223                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                164702                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   834                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          193448825                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            615974887                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       164151460                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            176280734                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                17168080                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             60606                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         55200                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3784612                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16884789                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6859676                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           834521                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores         1072514                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 131194543                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             110826                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                125104929                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           855800                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9203643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     29555752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           449                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     71296160                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.754722                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.921354                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            9310972     13.06%     13.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13216843     18.54%     31.60% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           34416949     48.27%     79.87% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14351396     20.13%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       71296160                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               27991538     80.24%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    36      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     80.24% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4746734     13.61%     93.85% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2145327      6.15%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            101211555     80.90%     80.90% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              478875      0.38%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.28% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.29% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.29% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.29% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.29% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16661312     13.32%     94.61% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6747781      5.39%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             125104929                       # Type of FU issued
system.cpu4.iq.rate                          1.677784                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   34883635                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.278835                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         357245452                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        140510102                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    124693417                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             159988564                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1744375                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       959672                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1091                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       229079                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        17905                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                438716                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 920240                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                25673                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          131305475                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           115124                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16884789                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6859676                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             55120                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  1702                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                 4916                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1091                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        179234                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       232178                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              411412                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            124845582                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16612507                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           259346                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          106                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23337186                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                22948827                       # Number of branches executed
system.cpu4.iew.exec_stores                   6724679                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.674306                       # Inst execution rate
system.cpu4.iew.wb_sent                     124758364                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    124693417                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 85970589                       # num instructions producing a value
system.cpu4.iew.wb_consumers                182344606                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.672265                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.471473                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        9203768                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         110377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           388401                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     69952238                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.745501                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.887845                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     12509412     17.88%     17.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     34963860     49.98%     67.87% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8346888     11.93%     79.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3130629      4.48%     84.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      5098689      7.29%     91.56% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       436476      0.62%     92.19% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      1201719      1.72%     93.90% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7      2851767      4.08%     97.98% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1412798      2.02%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     69952238                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           112373766                       # Number of instructions committed
system.cpu4.commit.committedOps             122101726                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22555714                       # Number of memory references committed
system.cpu4.commit.loads                     15925117                       # Number of loads committed
system.cpu4.commit.membars                      55493                       # Number of memory barriers committed
system.cpu4.commit.branches                  22595177                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                105231429                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2420661                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        99075002     81.14%     81.14% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         465604      0.38%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.53% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15925117     13.04%     94.57% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6630597      5.43%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        122101726                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1412798                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   199203469                       # The number of ROB reads
system.cpu4.rob.rob_writes                  263957033                       # The number of ROB writes
system.cpu4.timesIdled                         169615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                        3269410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    61826414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  112373766                       # Number of Instructions Simulated
system.cpu4.committedOps                    122101726                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.663550                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.663550                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.507046                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.507046                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               145018646                       # number of integer regfile reads
system.cpu4.int_regfile_writes               76372776                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                427592506                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               102066767                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               23419929                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                 12542                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             4880                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           63.225294                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21123194                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4998                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          4226.329332                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      62098449000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    63.225294                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.493948                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.493948                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          118                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        169084919                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       169084919                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14493901                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14493901                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6618992                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6618992                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         5036                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5036                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4223                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4223                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     21112893                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21112893                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     21112893                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21112893                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         6936                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         6936                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         3995                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3995                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          644                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          644                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          950                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          950                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        10931                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         10931                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        10931                       # number of overall misses
system.cpu4.dcache.overall_misses::total        10931                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    251905000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    251905000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    155149865                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    155149865                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     13496000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     13496000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     14128000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     14128000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      3523000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      3523000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    407054865                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    407054865                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    407054865                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    407054865                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14500837                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14500837                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6622987                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6622987                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         5680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         5680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         5173                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         5173                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     21123824                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21123824                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     21123824                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21123824                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000478                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000478                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000603                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000603                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.113380                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.113380                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.183646                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.183646                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000517                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000517                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 36318.483276                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 36318.483276                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 38836.011264                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 38836.011264                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 20956.521739                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 20956.521739                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 14871.578947                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 14871.578947                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 37238.575153                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 37238.575153                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 37238.575153                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 37238.575153                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         3039                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs              259                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    11.733591                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         2355                       # number of writebacks
system.cpu4.dcache.writebacks::total             2355                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         2083                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2083                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         1797                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1797                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data          193                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          193                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3880                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3880                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3880                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         4853                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4853                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2198                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2198                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          451                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          451                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          950                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          950                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         7051                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         7051                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         7051                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         7051                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    167134000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    167134000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     89103915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     89103915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      9066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      9066000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     12437998                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     12437998                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      3313000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      3313000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    256237915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    256237915                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    256237915                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    256237915                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000335                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.079401                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.079401                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.183646                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.183646                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000334                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000334                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 34439.315887                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 34439.315887                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 40538.632848                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 40538.632848                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 20101.995565                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20101.995565                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 13092.629474                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 13092.629474                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 36340.648844                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 36340.648844                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 36340.648844                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 36340.648844                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           193324                       # number of replacements
system.cpu4.icache.tags.tagsinuse           69.968458                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12172900                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           193452                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.924653                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      61852092000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    69.968458                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.546629                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.546629                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         99352573                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        99352573                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12172900                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12172900                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12172900                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12172900                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12172900                       # number of overall hits
system.cpu4.icache.overall_hits::total       12172900                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       221990                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       221990                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       221990                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        221990                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       221990                       # number of overall misses
system.cpu4.icache.overall_misses::total       221990                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   9750695000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   9750695000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   9750695000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   9750695000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   9750695000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   9750695000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12394890                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12394890                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12394890                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12394890                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12394890                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12394890                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.017910                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.017910                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.017910                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.017910                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.017910                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.017910                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 43924.028109                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 43924.028109                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 43924.028109                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 43924.028109                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 43924.028109                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 43924.028109                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    10.333333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       193324                       # number of writebacks
system.cpu4.icache.writebacks::total           193324                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst        28537                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total        28537                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst        28537                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total        28537                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst        28537                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total        28537                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       193453                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       193453                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       193453                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       193453                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       193453                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       193453                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   8648854000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   8648854000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   8648854000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   8648854000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   8648854000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   8648854000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.015607                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.015607                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.015607                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.015607                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.015607                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.015607                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 44707.779150                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 44707.779150                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 44707.779150                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 44707.779150                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 44707.779150                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 44707.779150                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               25714092                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         19124154                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           426844                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            13809153                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12646507                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            91.580613                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2141350                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             40930                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         545111                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            542076                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            3035                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2959                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        74565307                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          17302828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     127115349                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   25714092                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15329933                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     53541446                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 952473                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         4397                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                 12500944                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               133964                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          71324923                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.933997                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.279264                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                19195362     26.91%     26.91% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3285340      4.61%     31.52% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11875818     16.65%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                36968403     51.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            71324923                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.344853                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.704752                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                17237045                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4469864                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 47138774                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              2030410                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                448830                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4436607                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                27658                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             133797566                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                65064                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                448830                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                18461172                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 967366                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1605585                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 47932193                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1909777                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             132831441                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                897174                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                165588                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   974                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          192869891                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            615863638                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       164278895                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            175431798                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                17438091                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             59698                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         54280                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3714381                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16874038                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6919040                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           822687                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores         1046440                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 131101465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded             109003                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                124926515                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           859068                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9384678                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     29977361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     71324923                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.751513                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.921635                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            9345338     13.10%     13.10% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13319754     18.67%     31.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           34372732     48.19%     79.97% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14287099     20.03%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       71324923                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               27667760     79.88%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    62      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     79.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4788202     13.82%     93.70% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2182079      6.30%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            100990197     80.84%     80.84% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              478751      0.38%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.22% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.23% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.23% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.23% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.23% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16646909     13.33%     94.55% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6805252      5.45%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             124926515                       # Type of FU issued
system.cpu5.iq.rate                          1.675397                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   34638103                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.277268                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         356675123                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        140596238                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    124510710                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             159564618                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1766684                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       956541                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation         1094                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       256933                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        17880                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          787                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                448830                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 935251                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                25090                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          131210559                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           117509                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16874038                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6919040                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             54219                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                  1821                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                 4129                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents          1094                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        182878                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       239757                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              422635                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            124662504                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16597908                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           264010                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           91                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23378513                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22840189                       # Number of branches executed
system.cpu5.iew.exec_stores                   6780605                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.671857                       # Inst execution rate
system.cpu5.iew.wb_sent                     124574604                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    124510710                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 85718984                       # num instructions producing a value
system.cpu5.iew.wb_consumers                181793608                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.669821                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.471518                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        9384789                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls         108557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           399438                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     69957039                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.741437                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.883641                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     12583395     17.99%     17.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34879005     49.86%     67.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8396403     12.00%     79.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3157702      4.51%     84.36% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      5071753      7.25%     91.61% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       444133      0.63%     92.25% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      1206856      1.73%     93.97% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7      2810276      4.02%     97.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1407516      2.01%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     69957039                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           112047310                       # Number of instructions committed
system.cpu5.commit.committedOps             121825790                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22579604                       # Number of memory references committed
system.cpu5.commit.loads                     15917497                       # Number of loads committed
system.cpu5.commit.membars                      54566                       # Number of memory barriers committed
system.cpu5.commit.branches                  22477186                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                105133959                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2447532                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        98775578     81.08%     81.08% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         465202      0.38%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.47% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15917497     13.07%     94.53% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6662107      5.47%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        121825790                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1407516                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   199130779                       # The number of ROB reads
system.cpu5.rob.rob_writes                  263791176                       # The number of ROB writes
system.cpu5.timesIdled                         168342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                        3240384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    61826677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  112047310                       # Number of Instructions Simulated
system.cpu5.committedOps                    121825790                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.665481                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.665481                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.502673                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.502673                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               144816774                       # number of integer regfile reads
system.cpu5.int_regfile_writes               76495774                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                427074634                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               101159550                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               23454927                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                 12563                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             4901                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           64.174675                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           21117458                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             5020                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          4206.664940                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      62008934000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    64.174675                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.501365                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.501365                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        169040527                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       169040527                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14456816                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14456816                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6650288                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6650288                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         5067                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         5067                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         4353                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4353                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     21107104                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21107104                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     21107104                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21107104                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         6920                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         6920                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4190                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4190                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          632                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          632                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          864                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          864                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        11110                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         11110                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        11110                       # number of overall misses
system.cpu5.dcache.overall_misses::total        11110                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    251729000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    251729000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    161576180                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    161576180                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     13392000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     13392000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     13011000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     13011000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      3163000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3163000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    413305180                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    413305180                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    413305180                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    413305180                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14463736                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14463736                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6654478                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6654478                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         5699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         5699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         5217                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         5217                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     21118214                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21118214                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     21118214                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21118214                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000478                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000478                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000630                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000630                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.110897                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.110897                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.165612                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.165612                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000526                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000526                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 36377.023121                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 36377.023121                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 38562.334129                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 38562.334129                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 21189.873418                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21189.873418                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 15059.027778                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 15059.027778                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 37201.186319                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 37201.186319                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 37201.186319                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 37201.186319                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs         2959                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs              241                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    12.278008                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         2359                       # number of writebacks
system.cpu5.dcache.writebacks::total             2359                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         2096                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2096                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         1983                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1983                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data          182                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         4079                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         4079                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         4079                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         4079                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         4824                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4824                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2207                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2207                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          450                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          450                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          864                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          864                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         7031                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7031                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         7031                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7031                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    166371000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    166371000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     90491227                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     90491227                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      9043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      9043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     11476996                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     11476996                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      2969000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      2969000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    256862227                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    256862227                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    256862227                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    256862227                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000332                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.078961                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.078961                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.165612                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.165612                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000333                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000333                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000333                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000333                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 34488.184080                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 34488.184080                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 41001.915270                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 41001.915270                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 20095.555556                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20095.555556                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 13283.560185                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 13283.560185                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 36532.815673                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 36532.815673                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 36532.815673                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 36532.815673                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           192018                       # number of replacements
system.cpu5.icache.tags.tagsinuse           69.969412                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12279368                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           192146                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            63.906446                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      61848516000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    69.969412                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.546636                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.546636                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        100199698                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       100199698                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12279368                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12279368                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12279368                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12279368                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12279368                       # number of overall hits
system.cpu5.icache.overall_hits::total       12279368                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       221576                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       221576                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       221576                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        221576                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       221576                       # number of overall misses
system.cpu5.icache.overall_misses::total       221576                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   9717358999                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   9717358999                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   9717358999                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   9717358999                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   9717358999                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   9717358999                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12500944                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12500944                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12500944                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12500944                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12500944                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12500944                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.017725                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.017725                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.017725                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.017725                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.017725                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.017725                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 43855.647719                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 43855.647719                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 43855.647719                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 43855.647719                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 43855.647719                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 43855.647719                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       192018                       # number of writebacks
system.cpu5.icache.writebacks::total           192018                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst        29430                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total        29430                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst        29430                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total        29430                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst        29430                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total        29430                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       192146                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       192146                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       192146                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       192146                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       192146                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       192146                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   8589426999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   8589426999                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   8589426999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   8589426999                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   8589426999                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   8589426999                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.015371                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.015371                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.015371                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.015371                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.015371                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.015371                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 44702.606346                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 44702.606346                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 44702.606346                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 44702.606346                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 44702.606346                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 44702.606346                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               25684181                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         19132697                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           421660                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            13764774                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12626593                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            91.731205                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2126852                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             41181                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         542209                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            538867                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            3342                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         3014                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        74565027                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          17383882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     126839355                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   25684181                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15292312                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     53406752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 943157                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          231                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                 12435573                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               131875                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          71262477                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.930825                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.280545                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                19260112     27.03%     27.03% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3282907      4.61%     31.63% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11845934     16.62%     48.26% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                36873524     51.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            71262477                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.344453                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.701057                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                17292407                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4485040                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 47010167                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2030894                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                443969                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4411878                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                27880                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             133455630                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                65329                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                443969                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                18517381                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 957650                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1624560                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 47803626                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1915291                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             132493943                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                902933                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                163880                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1195                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          192499667                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            614242066                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       163791013                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            175258744                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                17240922                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             60575                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         55170                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3726338                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16832912                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6897356                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           803892                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores         1097307                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 130794134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded             110089                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                124701505                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           852200                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        9251604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     29599852                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           643                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     71262477                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.749890                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.923290                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            9413637     13.21%     13.21% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13274070     18.63%     31.84% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           34296875     48.13%     79.96% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14277895     20.04%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       71262477                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               27673000     79.97%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    14      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     79.97% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4770146     13.79%     93.76% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2159267      6.24%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            100822184     80.85%     80.85% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              478712      0.38%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.23% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.24% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.24% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16610807     13.32%     94.56% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6784396      5.44%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             124701505                       # Type of FU issued
system.cpu6.iq.rate                          1.672386                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   34602427                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.277482                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         356120112                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        140156968                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    124284179                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             159303932                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1755453                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       952741                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1142                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       244341                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        18324                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked         2271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                443969                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 923546                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                25877                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          130904244                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           117152                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16832912                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6897356                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             55036                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                  1823                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                 4897                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1142                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        182082                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       234763                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              416845                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            124437577                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16560493                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           263926                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           21                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23320819                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                22818619                       # Number of branches executed
system.cpu6.iew.exec_stores                   6760326                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.668846                       # Inst execution rate
system.cpu6.iew.wb_sent                     124349020                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    124284179                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 85602129                       # num instructions producing a value
system.cpu6.iew.wb_consumers                181593462                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.666789                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.471394                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        9251698                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls         109446                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           394051                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     69910343                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.740123                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.884978                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     12641575     18.08%     18.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     34818509     49.80%     67.89% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8379720     11.99%     79.87% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3139916      4.49%     84.36% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      5061425      7.24%     91.60% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       439119      0.63%     92.23% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      1207314      1.73%     93.96% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7      2812377      4.02%     97.98% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1410388      2.02%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     69910343                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           111901887                       # Number of instructions committed
system.cpu6.commit.committedOps             121652619                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22533186                       # Number of memory references committed
system.cpu6.commit.loads                     15880171                       # Number of loads committed
system.cpu6.commit.membars                      54872                       # Number of memory barriers committed
system.cpu6.commit.branches                  22459895                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                104945011                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2432608                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        98648404     81.09%     81.09% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         465623      0.38%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.48% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15880171     13.05%     94.53% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6653015      5.47%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        121652619                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1410388                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   198768553                       # The number of ROB reads
system.cpu6.rob.rob_writes                  263162760                       # The number of ROB writes
system.cpu6.timesIdled                         172637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                        3302550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    61826957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  111901887                       # Number of Instructions Simulated
system.cpu6.committedOps                    121652619                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.666343                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.666343                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.500729                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.500729                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               144555164                       # number of integer regfile reads
system.cpu6.int_regfile_writes               76293661                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                426244346                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               101147060                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               23403272                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                 13558                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             4981                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           67.423814                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           21075679                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             5105                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          4128.438590                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      61990778000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    67.423814                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.526749                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.526749                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        168753969                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       168753969                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14427269                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14427269                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6635955                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6635955                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         5246                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         5246                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         3639                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         3639                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     21063224                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21063224                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     21063224                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21063224                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         9250                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9250                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         9133                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         9133                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          653                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          653                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1727                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1727                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        18383                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18383                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        18383                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18383                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    292006000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    292006000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    254223413                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    254223413                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     11954000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     11954000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     27595000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     27595000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data      2344000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      2344000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    546229413                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    546229413                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    546229413                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    546229413                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14436519                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14436519                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6645088                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6645088                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         5899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         5899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         5366                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         5366                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     21081607                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21081607                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     21081607                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21081607                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000641                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000641                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.001374                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.001374                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.110697                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.110697                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.321841                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.321841                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000872                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000872                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000872                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000872                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 31568.216216                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 31568.216216                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 27835.696157                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 27835.696157                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 18306.278714                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 18306.278714                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 15978.575565                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 15978.575565                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 29713.834140                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 29713.834140                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 29713.834140                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 29713.834140                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs         7610                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs             1080                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     7.046296                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         2382                       # number of writebacks
system.cpu6.dcache.writebacks::total             2382                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         2438                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2438                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         4222                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         4222                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data          293                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         6660                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         6660                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         6660                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         6660                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         6812                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6812                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         4911                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         4911                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          360                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          360                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1727                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1727                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        11723                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        11723                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        11723                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        11723                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    198601002                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    198601002                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    138535644                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    138535644                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      6905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      6905000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     24282982                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     24282982                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      2202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      2202000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    337136646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    337136646                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    337136646                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    337136646                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000739                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000739                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.061027                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.061027                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.321841                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.321841                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000556                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000556                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000556                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000556                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 29154.580446                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 29154.580446                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 28209.253513                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 28209.253513                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 19180.555556                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19180.555556                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 14060.788651                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 14060.788651                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 28758.564019                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 28758.564019                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 28758.564019                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 28758.564019                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           197199                       # number of replacements
system.cpu6.icache.tags.tagsinuse           69.973371                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12209137                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           197327                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            61.872612                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      61841150000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    69.973371                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.546667                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.546667                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         99681911                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        99681911                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12209137                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12209137                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12209137                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12209137                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12209137                       # number of overall hits
system.cpu6.icache.overall_hits::total       12209137                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       226436                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       226436                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       226436                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        226436                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       226436                       # number of overall misses
system.cpu6.icache.overall_misses::total       226436                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   9958538998                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   9958538998                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   9958538998                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   9958538998                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   9958538998                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   9958538998                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12435573                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12435573                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12435573                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12435573                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12435573                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12435573                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.018209                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.018209                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.018209                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.018209                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.018209                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.018209                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 43979.486469                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 43979.486469                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 43979.486469                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 43979.486469                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 43979.486469                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 43979.486469                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    10.416667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       197199                       # number of writebacks
system.cpu6.icache.writebacks::total           197199                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst        29109                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total        29109                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst        29109                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total        29109                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst        29109                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total        29109                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       197327                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       197327                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       197327                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       197327                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       197327                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       197327                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   8839119998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   8839119998                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   8839119998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   8839119998                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   8839119998                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   8839119998                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.015868                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.015868                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.015868                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.015868                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.015868                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.015868                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 44794.275482                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 44794.275482                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 44794.275482                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 44794.275482                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 44794.275482                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 44794.275482                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               31535263                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         26566746                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           337196                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16607229                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15734951                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.747601                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1638921                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             26482                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         473820                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            471116                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            2704                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         2133                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON   136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        74564761                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          13003036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     141326264                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   31535263                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17844988                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     58928944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 856267                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         7832                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  9583007                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                83345                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          72367973                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.058615                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.203179                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                15837632     21.88%     21.88% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2871873      3.97%     25.85% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14869458     20.55%     46.40% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                38789010     53.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            72367973                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.422924                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.895349                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                13340843                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              7047675                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 48211150                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3358975                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                409330                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3150049                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                19046                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             142361241                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                44753                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                409330                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                15249123                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1090475                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2737043                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 49653676                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              3228326                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             141313356                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1577139                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                109950                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   702                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          225351011                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            653534550                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       168005075                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            205691119                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                19659891                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             98618                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         95018                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  6559636                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            18125156                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4851745                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           705954                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          711421                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 139734732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             189278                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                132784868                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued          1027568                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10226246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     33616495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           707                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     72367973                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.834857                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.909998                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            9118226     12.60%     12.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9571521     13.23%     25.83% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           37821331     52.26%     78.09% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15856895     21.91%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       72367973                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               38636681     88.57%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    48      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.57% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3443681      7.89%     96.46% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1543874      3.54%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            109708751     82.62%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              319399      0.24%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.86% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17975358     13.54%     96.40% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4777756      3.60%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             132784868                       # Type of FU issued
system.cpu7.iq.rate                          1.780799                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   43624284                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.328534                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         382589559                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        150151037                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    132446400                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             176409152                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1160350                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1155366                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          783                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       148014                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        13377                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked         2113                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                409330                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1067760                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                17070                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          139924166                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            79552                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             18125156                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4851745                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             94873                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                  1187                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                 3245                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           783                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        121488                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       212395                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              333883                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            132608253                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17942331                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           176613                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          156                       # number of nop insts executed
system.cpu7.iew.exec_refs                    22705113                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                27508502                       # Number of branches executed
system.cpu7.iew.exec_stores                   4762782                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.778431                       # Inst execution rate
system.cpu7.iew.wb_sent                     132547248                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    132446400                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 92957013                       # num instructions producing a value
system.cpu7.iew.wb_consumers                191908245                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.776260                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.484383                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts       10226434                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         188571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           318393                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     70901417                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.829269                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.990091                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     11442738     16.14%     16.14% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     38176181     53.84%     69.98% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5847600      8.25%     78.23% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2193733      3.09%     81.32% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      6290397      8.87%     90.20% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       411376      0.58%     90.78% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       809402      1.14%     91.92% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7      4669616      6.59%     98.50% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8      1060374      1.50%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     70901417                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           122821063                       # Number of instructions committed
system.cpu7.commit.committedOps             129697764                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      21673521                       # Number of memory references committed
system.cpu7.commit.loads                     16969790                       # Number of loads committed
system.cpu7.commit.membars                      94177                       # Number of memory barriers committed
system.cpu7.commit.branches                  27102803                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                106630378                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1723473                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       107710249     83.05%     83.05% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         310390      0.24%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.29% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16969790     13.08%     96.37% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4703731      3.63%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        129697764                       # Class of committed instruction
system.cpu7.commit.bw_lim_events              1060374                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   208592052                       # The number of ROB reads
system.cpu7.rob.rob_writes                  281316581                       # The number of ROB writes
system.cpu7.timesIdled                         115257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                        2196788                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    61827223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  122821063                       # Number of Instructions Simulated
system.cpu7.committedOps                    129697764                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.607101                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.607101                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.647173                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.647173                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               151389418                       # number of integer regfile reads
system.cpu7.int_regfile_writes               70642841                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                453779957                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               137967629                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               23167823                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                 10849                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             3410                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           63.434498                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           21224588                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             3530                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          6012.631161                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      62129972000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    63.434498                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.495582                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.495582                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        169934232                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       169934232                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     16525181                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16525181                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4690176                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4690176                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         3672                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         3672                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2210                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2210                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     21215357                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        21215357                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     21215357                       # number of overall hits
system.cpu7.dcache.overall_hits::total       21215357                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         8874                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         8874                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         8004                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         8004                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          756                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          756                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1564                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1564                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        16878                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16878                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        16878                       # number of overall misses
system.cpu7.dcache.overall_misses::total        16878                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    244340000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    244340000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    209319797                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    209319797                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     14218000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     14218000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     24520000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     24520000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      3404000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      3404000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    453659797                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    453659797                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    453659797                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    453659797                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     16534055                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     16534055                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4698180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4698180                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         4428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         4428                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         3774                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         3774                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     21232235                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21232235                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     21232235                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21232235                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000537                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.001704                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001704                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.170732                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.170732                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.414414                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.414414                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000795                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000795                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000795                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000795                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 27534.370070                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27534.370070                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 26151.898676                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 26151.898676                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 18806.878307                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 18806.878307                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 15677.749361                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 15677.749361                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 26878.765079                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 26878.765079                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 26878.765079                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26878.765079                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs         7341                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs             1011                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     7.261128                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         1636                       # number of writebacks
system.cpu7.dcache.writebacks::total             1636                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         1869                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1869                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         3660                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3660                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data          312                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          312                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         5529                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5529                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         5529                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5529                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         7005                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7005                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         4344                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         4344                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          444                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          444                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         1564                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1564                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        11349                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        11349                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        11349                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        11349                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    172319004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    172319004                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    113731006                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    113731006                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      8698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      8698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     21585984                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     21585984                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      3210000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      3210000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    286050010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    286050010                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    286050010                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    286050010                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000424                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000424                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000925                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000925                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.100271                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.100271                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.414414                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.414414                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000535                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000535                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000535                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000535                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 24599.429550                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24599.429550                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 26181.170810                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 26181.170810                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 19590.090090                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19590.090090                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 13801.780051                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 13801.780051                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 25204.864746                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 25204.864746                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 25204.864746                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 25204.864746                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           131441                       # number of replacements
system.cpu7.icache.tags.tagsinuse           69.964693                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9431725                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           131569                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            71.686530                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      61861399000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    69.964693                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.546599                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.546599                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         76795627                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        76795627                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9431725                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9431725                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9431725                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9431725                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9431725                       # number of overall hits
system.cpu7.icache.overall_hits::total        9431725                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       151282                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       151282                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       151282                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        151282                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       151282                       # number of overall misses
system.cpu7.icache.overall_misses::total       151282                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   6648359000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   6648359000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   6648359000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   6648359000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   6648359000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   6648359000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9583007                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9583007                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9583007                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9583007                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9583007                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9583007                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.015786                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.015786                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015786                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.015786                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015786                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 43946.794728                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 43946.794728                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 43946.794728                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 43946.794728                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 43946.794728                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 43946.794728                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     9.333333                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       131441                       # number of writebacks
system.cpu7.icache.writebacks::total           131441                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst        19711                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total        19711                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst        19711                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total        19711                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst        19711                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total        19711                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       131571                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       131571                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       131571                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       131571                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       131571                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       131571                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   5895102000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   5895102000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   5895102000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   5895102000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   5895102000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   5895102000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.013730                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.013730                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.013730                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.013730                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.013730                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.013730                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 44805.481451                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 44805.481451                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 44805.481451                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 44805.481451                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 44805.481451                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 44805.481451                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       5710324                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2051930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      2160157                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 136391984000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2697229                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           73                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24451                       # Transaction distribution
system.membus.trans_dist::WritebackClean      2637924                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             9548                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          13378                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           19372                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          830                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          830                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35204                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35204                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2638978                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         58324                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.physmem.port      4001838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.physmem.port        53776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.physmem.port       591657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.physmem.port        27522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.physmem.port       588856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.physmem.port        24964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.physmem.port       590521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.physmem.port        24763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.physmem.port       580229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.physmem.port        18343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.physmem.port       576308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.physmem.port        18239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.physmem.port       591853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.physmem.port        23890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.physmem.port       394580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.physmem.port        20311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8127650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.physmem.port    170742080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.physmem.port      1445888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.physmem.port     25241024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.physmem.port       471872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.physmem.port     25121408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.physmem.port       473984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.physmem.port     25192512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.physmem.port       476480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.physmem.port     24753664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.physmem.port       469696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.physmem.port     24586368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.physmem.port       468800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.physmem.port     25249664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.physmem.port       477760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.physmem.port     16832576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.physmem.port       330176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               342333952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            66115                       # Total snoops (count)
system.membus.snoopTraffic                    2991552                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2972172                       # Request fanout histogram
system.membus.snoop_fanout::mean             1.169392                       # Request fanout histogram
system.membus.snoop_fanout::stdev            1.718507                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1498297     50.41%     50.41% # Request fanout histogram
system.membus.snoop_fanout::1                  567986     19.11%     69.52% # Request fanout histogram
system.membus.snoop_fanout::2                  429146     14.44%     83.96% # Request fanout histogram
system.membus.snoop_fanout::3                  236158      7.95%     91.91% # Request fanout histogram
system.membus.snoop_fanout::4                   87032      2.93%     94.83% # Request fanout histogram
system.membus.snoop_fanout::5                   59881      2.01%     96.85% # Request fanout histogram
system.membus.snoop_fanout::6                   41952      1.41%     98.26% # Request fanout histogram
system.membus.snoop_fanout::7                   30374      1.02%     99.28% # Request fanout histogram
system.membus.snoop_fanout::8                    3081      0.10%     99.39% # Request fanout histogram
system.membus.snoop_fanout::9                    3587      0.12%     99.51% # Request fanout histogram
system.membus.snoop_fanout::10                   4424      0.15%     99.65% # Request fanout histogram
system.membus.snoop_fanout::11                   3567      0.12%     99.78% # Request fanout histogram
system.membus.snoop_fanout::12                   2206      0.07%     99.85% # Request fanout histogram
system.membus.snoop_fanout::13                   1735      0.06%     99.91% # Request fanout histogram
system.membus.snoop_fanout::14                   1607      0.05%     99.96% # Request fanout histogram
system.membus.snoop_fanout::15                   1139      0.04%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total             2972172                       # Request fanout histogram
system.membus.reqLayer0.occupancy         16452999018                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6669965000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy          113572782                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy          986330000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy           70495897                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy          981670000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy          59557102                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy         984440000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy          58347141                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy         967265000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy          38481425                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer21.occupancy         960730000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy          38387095                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer25.occupancy         986635000                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy          57494226                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer29.occupancy         657855000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer30.occupancy          56083140                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
