{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550623749445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550623749462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 19 19:49:09 2019 " "Processing started: Tue Feb 19 19:49:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550623749462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623749462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623749462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1550623750085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1550623750085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "../PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user1/digital logic/lc-3/pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user1/digital logic/lc-3/pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "../PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623771830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623771854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memory " "Elaborating entity \"Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(37) " "Verilog HDL Always Construct warning at Memory.v(37): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(39) " "Verilog HDL Always Construct warning at Memory.v(39): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selMDR Memory.v(41) " "Verilog HDL Always Construct warning at Memory.v(41): variable \"selMDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRIn Memory.v(35) " "Verilog HDL Always Construct warning at Memory.v(35): inferring latch(es) for variable \"MDRIn\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[0\] Memory.v(35) " "Inferred latch for \"MDRIn\[0\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[1\] Memory.v(35) " "Inferred latch for \"MDRIn\[1\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[2\] Memory.v(35) " "Inferred latch for \"MDRIn\[2\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[3\] Memory.v(35) " "Inferred latch for \"MDRIn\[3\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[4\] Memory.v(35) " "Inferred latch for \"MDRIn\[4\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[5\] Memory.v(35) " "Inferred latch for \"MDRIn\[5\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[6\] Memory.v(35) " "Inferred latch for \"MDRIn\[6\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[7\] Memory.v(35) " "Inferred latch for \"MDRIn\[7\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[8\] Memory.v(35) " "Inferred latch for \"MDRIn\[8\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[9\] Memory.v(35) " "Inferred latch for \"MDRIn\[9\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[10\] Memory.v(35) " "Inferred latch for \"MDRIn\[10\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[11\] Memory.v(35) " "Inferred latch for \"MDRIn\[11\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[12\] Memory.v(35) " "Inferred latch for \"MDRIn\[12\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[13\] Memory.v(35) " "Inferred latch for \"MDRIn\[13\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[14\] Memory.v(35) " "Inferred latch for \"MDRIn\[14\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRIn\[15\] Memory.v(35) " "Inferred latch for \"MDRIn\[15\]\" at Memory.v(35)" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623771977 "|Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register bit_16_register:MAR_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"bit_16_register:MAR_reg\"" {  } { { "Memory.v" "MAR_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop bit_16_register:MAR_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"bit_16_register:MAR_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "../PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem_inst " "Elaborating entity \"mem\" for hierarchy \"mem:mem_inst\"" {  } { { "Memory.v" "mem_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550623772538 ""}  } { { "mem.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550623772538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skf1 " "Found entity 1: altsyncram_skf1" {  } { { "db/altsyncram_skf1.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623772868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623772868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skf1 mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated " "Elaborating entity \"altsyncram_skf1\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623772868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623773063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623773063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_skf1.tdf" "decode3" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623773063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623773222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623773222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_skf1.tdf" "rden_decode" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623773222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550623773295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623773295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"mem:mem_inst\|altsyncram:altsyncram_component\|altsyncram_skf1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_skf1.tdf" "mux2" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/db/altsyncram_skf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623773295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[0\] " "Latch MDRIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[1\] " "Latch MDRIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[2\] " "Latch MDRIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[3\] " "Latch MDRIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[4\] " "Latch MDRIn\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[5\] " "Latch MDRIn\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[6\] " "Latch MDRIn\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[7\] " "Latch MDRIn\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[8\] " "Latch MDRIn\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[9\] " "Latch MDRIn\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[10\] " "Latch MDRIn\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[11\] " "Latch MDRIn\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[12\] " "Latch MDRIn\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[13\] " "Latch MDRIn\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[14\] " "Latch MDRIn\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[0\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[0\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MDRIn\[15\] " "Latch MDRIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMDR\[1\] " "Ports D and ENA on the latch are fed by the same signal selMDR\[1\]" {  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1550623775304 ""}  } { { "Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1550623775304 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1550623775801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1550623776969 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550623776969 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1550623777143 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1550623777143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1550623777143 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1550623777143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1550623777143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550623777197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 19 19:49:37 2019 " "Processing ended: Tue Feb 19 19:49:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550623777197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550623777197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550623777197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550623777197 ""}
