{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729454024176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729454024176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 13:53:44 2024 " "Processing started: Sun Oct 20 13:53:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729454024176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1729454024176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1729454024176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1729454024414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1729454024414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Decode_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execute_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Execute_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Execute_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Fetch_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Hazard_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Hazard_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Main_Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Main_Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Memory_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031237 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1729454031237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_3_by_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_3_by_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Mux_3_by_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Module.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC_Module.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/PC_Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sign_Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sign_Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Sign_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Writeback_Cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file Writeback_Cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Writeback_Cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.sv" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrROM.v 1 1 " "Found 1 design units, including 1 entities, in source file instrROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrROM " "Found entity 1: instrROM" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1729454031283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "cpu.sv" "Fetch" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/cpu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:PC_MUX\"" {  } { { "Fetch_Cycle.sv" "PC_MUX" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.sv" "Program_Counter" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "Fetch_Cycle.sv" "IMEM" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Fetch_Cycle.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrROM Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst " "Elaborating entity \"instrROM\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\"" {  } { { "Instruction_Memory.sv" "rom_inst" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/Instruction_Memory.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "altsyncram_component" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrMEM.mif " "Parameter \"init_file\" = \"instrMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031343 ""}  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1729454031343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nf1 " "Found entity 1: altsyncram_9nf1" {  } { { "db/altsyncram_9nf1.tdf" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/db/altsyncram_9nf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729454031383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1729454031383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nf1 Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated " "Elaborating entity \"altsyncram_9nf1\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dylanggf/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1729454031384 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_DEPTH" "133 127 instrMEM.mif " "Address at line 133 exceeds the specified depth (127) in the Memory Initialization File \"instrMEM.mif\"" {  } { { "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrMEM.mif" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrMEM.mif" 133 -1 0 } }  } 0 113012 "Address at line %1!d! exceeds the specified depth (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Design Software" 0 -1 1729454031397 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "instrMEM.mif 133 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"instrMEM.mif\" contains illegal syntax at line 133" {  } { { "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrMEM.mif" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrMEM.mif" 133 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Design Software" 0 -1 1729454031397 ""}
{ "Error" "ECDB_CDB_CANT_READ_CONTENT_FILE_FOR_ROM" "instrMEM.mif ALTSYNCRAM " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File instrMEM.mif for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format." {  } { { "instrROM.v" "" { Text "/home/dylanggf/Documents/Arqui1/RIDA-architecture/CPU/instrROM.v" 82 0 0 } }  } 0 127000 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!. If the file exists, it is not in correct format." 0 0 "Design Software" 0 -1 1729454031397 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated " "Can't elaborate user hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:IMEM\|instrROM:rom_inst\|altsyncram:altsyncram_component\|altsyncram_9nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/dylanggf/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1729454031407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729454031432 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 20 13:53:51 2024 " "Processing ended: Sun Oct 20 13:53:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729454031432 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729454031432 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729454031432 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729454031432 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 6 s 2 s " "Quartus Prime Flow was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1729454032107 ""}
