#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8560.in[3] (.names)                                                                                                          1.017     2.293
n8560.out[0] (.names)                                                                                                         0.261     2.554
matrix_multiplication^data_from_out_mat~32.in[4] (.names)                                                                     0.100     2.654
matrix_multiplication^data_from_out_mat~32.out[0] (.names)                                                                    0.261     2.915
out:matrix_multiplication^data_from_out_mat~32.outpad[0] (.output)                                                            2.509     5.424
data arrival time                                                                                                                       5.424

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.424
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.424


#Path 2
Startpoint: matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~15.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8499.in[0] (.names)                                                                                                          1.181     2.458
n8499.out[0] (.names)                                                                                                         0.235     2.693
matrix_multiplication^data_from_out_mat~15.in[4] (.names)                                                                     0.100     2.793
matrix_multiplication^data_from_out_mat~15.out[0] (.names)                                                                    0.235     3.028
out:matrix_multiplication^data_from_out_mat~15.outpad[0] (.output)                                                            2.378     5.405
data arrival time                                                                                                                       5.405

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.405
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.405


#Path 3
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~41.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8591.in[3] (.names)                                                                                                          1.156     2.432
n8591.out[0] (.names)                                                                                                         0.261     2.693
matrix_multiplication^data_from_out_mat~41.in[4] (.names)                                                                     0.100     2.793
matrix_multiplication^data_from_out_mat~41.out[0] (.names)                                                                    0.261     3.054
out:matrix_multiplication^data_from_out_mat~41.outpad[0] (.output)                                                            2.256     5.311
data arrival time                                                                                                                       5.311

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.311
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.311


#Path 4
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~44.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8601.in[3] (.names)                                                                                                          1.154     2.430
n8601.out[0] (.names)                                                                                                         0.261     2.691
matrix_multiplication^data_from_out_mat~44.in[4] (.names)                                                                     0.100     2.791
matrix_multiplication^data_from_out_mat~44.out[0] (.names)                                                                    0.261     3.052
out:matrix_multiplication^data_from_out_mat~44.outpad[0] (.output)                                                            2.230     5.282
data arrival time                                                                                                                       5.282

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.282
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.282


#Path 5
Startpoint: matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8506.in[0] (.names)                                                                                                          1.170     2.447
n8506.out[0] (.names)                                                                                                         0.235     2.682
matrix_multiplication^data_from_out_mat~17.in[3] (.names)                                                                     0.100     2.782
matrix_multiplication^data_from_out_mat~17.out[0] (.names)                                                                    0.235     3.017
out:matrix_multiplication^data_from_out_mat~17.outpad[0] (.output)                                                            2.226     5.243
data arrival time                                                                                                                       5.243

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.243
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.243


#Path 6
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~35.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8571.in[3] (.names)                                                                                                          1.032     2.308
n8571.out[0] (.names)                                                                                                         0.261     2.569
matrix_multiplication^data_from_out_mat~35.in[4] (.names)                                                                     0.100     2.669
matrix_multiplication^data_from_out_mat~35.out[0] (.names)                                                                    0.261     2.930
out:matrix_multiplication^data_from_out_mat~35.outpad[0] (.output)                                                            2.289     5.219
data arrival time                                                                                                                       5.219

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.219
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.219


#Path 7
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8473.in[1] (.names)                                                                                                         1.265     2.541
n8473.out[0] (.names)                                                                                                        0.261     2.802
matrix_multiplication^data_from_out_mat~8.in[3] (.names)                                                                     0.100     2.902
matrix_multiplication^data_from_out_mat~8.out[0] (.names)                                                                    0.235     3.137
out:matrix_multiplication^data_from_out_mat~8.outpad[0] (.output)                                                            2.051     5.188
data arrival time                                                                                                                      5.188

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -5.188
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -5.188


#Path 8
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~36.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8574.in[3] (.names)                                                                                                          1.024     2.301
n8574.out[0] (.names)                                                                                                         0.261     2.562
matrix_multiplication^data_from_out_mat~36.in[4] (.names)                                                                     0.100     2.662
matrix_multiplication^data_from_out_mat~36.out[0] (.names)                                                                    0.261     2.923
out:matrix_multiplication^data_from_out_mat~36.outpad[0] (.output)                                                            2.246     5.169
data arrival time                                                                                                                       5.169

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.169
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.169


#Path 9
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8529.in[3] (.names)                                                                                                          1.033     2.310
n8529.out[0] (.names)                                                                                                         0.261     2.571
matrix_multiplication^data_from_out_mat~23.in[5] (.names)                                                                     0.100     2.671
matrix_multiplication^data_from_out_mat~23.out[0] (.names)                                                                    0.261     2.932
out:matrix_multiplication^data_from_out_mat~23.outpad[0] (.output)                                                            2.235     5.166
data arrival time                                                                                                                       5.166

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.166
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.166


#Path 10
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~38.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8580.in[3] (.names)                                                                                                          1.042     2.318
n8580.out[0] (.names)                                                                                                         0.261     2.579
matrix_multiplication^data_from_out_mat~38.in[4] (.names)                                                                     0.100     2.679
matrix_multiplication^data_from_out_mat~38.out[0] (.names)                                                                    0.261     2.940
out:matrix_multiplication^data_from_out_mat~38.outpad[0] (.output)                                                            2.182     5.122
data arrival time                                                                                                                       5.122

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.122
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.122


#Path 11
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~45.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8606.in[3] (.names)                                                                                                          1.303     2.579
n8606.out[0] (.names)                                                                                                         0.261     2.840
matrix_multiplication^data_from_out_mat~45.in[2] (.names)                                                                     0.100     2.940
matrix_multiplication^data_from_out_mat~45.out[0] (.names)                                                                    0.235     3.175
out:matrix_multiplication^data_from_out_mat~45.outpad[0] (.output)                                                            1.933     5.109
data arrival time                                                                                                                       5.109

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.109
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.109


#Path 12
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8649.in[3] (.names)                                                                                                          1.304     2.581
n8649.out[0] (.names)                                                                                                         0.261     2.842
matrix_multiplication^data_from_out_mat~57.in[3] (.names)                                                                     0.100     2.942
matrix_multiplication^data_from_out_mat~57.out[0] (.names)                                                                    0.235     3.177
out:matrix_multiplication^data_from_out_mat~57.outpad[0] (.output)                                                            1.888     5.065
data arrival time                                                                                                                       5.065

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.065
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.065


#Path 13
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~37.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8577.in[3] (.names)                                                                                                          1.259     2.535
n8577.out[0] (.names)                                                                                                         0.261     2.796
matrix_multiplication^data_from_out_mat~37.in[4] (.names)                                                                     0.100     2.896
matrix_multiplication^data_from_out_mat~37.out[0] (.names)                                                                    0.261     3.157
out:matrix_multiplication^data_from_out_mat~37.outpad[0] (.output)                                                            1.907     5.064
data arrival time                                                                                                                       5.064

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.064
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.064


#Path 14
Startpoint: matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~62.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8666.in[1] (.names)                                                                                                          1.051     2.327
n8666.out[0] (.names)                                                                                                         0.235     2.562
matrix_multiplication^data_from_out_mat~62.in[3] (.names)                                                                     0.100     2.662
matrix_multiplication^data_from_out_mat~62.out[0] (.names)                                                                    0.235     2.897
out:matrix_multiplication^data_from_out_mat~62.outpad[0] (.output)                                                            2.155     5.052
data arrival time                                                                                                                       5.052

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.052
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.052


#Path 15
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~48.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8616.in[3] (.names)                                                                                                          1.180     2.457
n8616.out[0] (.names)                                                                                                         0.261     2.718
matrix_multiplication^data_from_out_mat~48.in[3] (.names)                                                                     0.100     2.818
matrix_multiplication^data_from_out_mat~48.out[0] (.names)                                                                    0.235     3.053
out:matrix_multiplication^data_from_out_mat~48.outpad[0] (.output)                                                            1.989     5.042
data arrival time                                                                                                                       5.042

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -5.042
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -5.042


#Path 16
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8478.in[1] (.names)                                                                                                         1.041     2.317
n8478.out[0] (.names)                                                                                                        0.261     2.578
matrix_multiplication^data_from_out_mat~9.in[5] (.names)                                                                     0.100     2.678
matrix_multiplication^data_from_out_mat~9.out[0] (.names)                                                                    0.261     2.939
out:matrix_multiplication^data_from_out_mat~9.outpad[0] (.output)                                                            2.037     4.976
data arrival time                                                                                                                      4.976

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.976
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.976


#Path 17
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8637.in[3] (.names)                                                                                                          0.768     2.044
n8637.out[0] (.names)                                                                                                         0.261     2.305
matrix_multiplication^data_from_out_mat~53.in[5] (.names)                                                                     0.100     2.405
matrix_multiplication^data_from_out_mat~53.out[0] (.names)                                                                    0.261     2.666
out:matrix_multiplication^data_from_out_mat~53.outpad[0] (.output)                                                            2.305     4.971
data arrival time                                                                                                                       4.971

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.971
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.971


#Path 18
Startpoint: matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8663.in[1] (.names)                                                                                                          1.038     2.315
n8663.out[0] (.names)                                                                                                         0.261     2.576
matrix_multiplication^data_from_out_mat~61.in[4] (.names)                                                                     0.100     2.676
matrix_multiplication^data_from_out_mat~61.out[0] (.names)                                                                    0.261     2.937
out:matrix_multiplication^data_from_out_mat~61.outpad[0] (.output)                                                            2.029     4.966
data arrival time                                                                                                                       4.966

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.966
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.966


#Path 19
Startpoint: matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_23.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8510.in[0] (.names)                                                                                                          1.042     2.318
n8510.out[0] (.names)                                                                                                         0.235     2.553
matrix_multiplication^data_from_out_mat~18.in[3] (.names)                                                                     0.100     2.653
matrix_multiplication^data_from_out_mat~18.out[0] (.names)                                                                    0.235     2.888
out:matrix_multiplication^data_from_out_mat~18.outpad[0] (.output)                                                            2.077     4.965
data arrival time                                                                                                                       4.965

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.965
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.965


#Path 20
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8657.in[3] (.names)                                                                                                          0.901     2.177
n8657.out[0] (.names)                                                                                                         0.261     2.438
matrix_multiplication^data_from_out_mat~59.in[5] (.names)                                                                     0.100     2.538
matrix_multiplication^data_from_out_mat~59.out[0] (.names)                                                                    0.261     2.799
out:matrix_multiplication^data_from_out_mat~59.outpad[0] (.output)                                                            2.145     4.944
data arrival time                                                                                                                       4.944

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.944
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.944


#Path 21
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~26.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8539.in[4] (.names)                                                                                                          1.038     2.315
n8539.out[0] (.names)                                                                                                         0.261     2.576
matrix_multiplication^data_from_out_mat~26.in[4] (.names)                                                                     0.100     2.676
matrix_multiplication^data_from_out_mat~26.out[0] (.names)                                                                    0.261     2.937
out:matrix_multiplication^data_from_out_mat~26.outpad[0] (.output)                                                            1.987     4.923
data arrival time                                                                                                                       4.923

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.923
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.923


#Path 22
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8533.in[3] (.names)                                                                                                          0.894     2.171
n8533.out[0] (.names)                                                                                                         0.261     2.432
matrix_multiplication^data_from_out_mat~24.in[2] (.names)                                                                     0.100     2.532
matrix_multiplication^data_from_out_mat~24.out[0] (.names)                                                                    0.235     2.767
out:matrix_multiplication^data_from_out_mat~24.outpad[0] (.output)                                                            2.133     4.900
data arrival time                                                                                                                       4.900

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.900
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.900


#Path 23
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~3.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8455.in[3] (.names)                                                                                                         1.025     2.302
n8455.out[0] (.names)                                                                                                        0.261     2.563
matrix_multiplication^data_from_out_mat~3.in[4] (.names)                                                                     0.100     2.663
matrix_multiplication^data_from_out_mat~3.out[0] (.names)                                                                    0.261     2.924
out:matrix_multiplication^data_from_out_mat~3.outpad[0] (.output)                                                            1.967     4.891
data arrival time                                                                                                                      4.891

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.891
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.891


#Path 24
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8522.in[3] (.names)                                                                                                          0.913     2.190
n8522.out[0] (.names)                                                                                                         0.261     2.451
matrix_multiplication^data_from_out_mat~21.in[4] (.names)                                                                     0.100     2.551
matrix_multiplication^data_from_out_mat~21.out[0] (.names)                                                                    0.261     2.812
out:matrix_multiplication^data_from_out_mat~21.outpad[0] (.output)                                                            2.062     4.874
data arrival time                                                                                                                       4.874

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.874
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.874


#Path 25
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8487.in[4] (.names)                                                                                                          1.037     2.314
n8487.out[0] (.names)                                                                                                         0.261     2.575
matrix_multiplication^data_from_out_mat~12.in[4] (.names)                                                                     0.100     2.675
matrix_multiplication^data_from_out_mat~12.out[0] (.names)                                                                    0.261     2.936
out:matrix_multiplication^data_from_out_mat~12.outpad[0] (.output)                                                            1.935     4.871
data arrival time                                                                                                                       4.871

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.871
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.871


#Path 26
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~60.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8659.in[0] (.names)                                                                                                          1.178     2.455
n8659.out[0] (.names)                                                                                                         0.261     2.716
matrix_multiplication^data_from_out_mat~60.in[3] (.names)                                                                     0.100     2.816
matrix_multiplication^data_from_out_mat~60.out[0] (.names)                                                                    0.235     3.051
out:matrix_multiplication^data_from_out_mat~60.outpad[0] (.output)                                                            1.798     4.849
data arrival time                                                                                                                       4.849

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.849
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.849


#Path 27
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~33.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8563.in[1] (.names)                                                                                                          1.168     2.445
n8563.out[0] (.names)                                                                                                         0.261     2.706
matrix_multiplication^data_from_out_mat~33.in[3] (.names)                                                                     0.100     2.806
matrix_multiplication^data_from_out_mat~33.out[0] (.names)                                                                    0.235     3.041
out:matrix_multiplication^data_from_out_mat~33.outpad[0] (.output)                                                            1.806     4.846
data arrival time                                                                                                                       4.846

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.846
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.846


#Path 28
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~6.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8467.in[3] (.names)                                                                                                         0.902     2.179
n8467.out[0] (.names)                                                                                                        0.261     2.440
matrix_multiplication^data_from_out_mat~6.in[5] (.names)                                                                     0.100     2.540
matrix_multiplication^data_from_out_mat~6.out[0] (.names)                                                                    0.261     2.801
out:matrix_multiplication^data_from_out_mat~6.outpad[0] (.output)                                                            2.033     4.834
data arrival time                                                                                                                      4.834

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.834
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.834


#Path 29
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~49.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8622.in[0] (.names)                                                                                                          1.188     2.464
n8622.out[0] (.names)                                                                                                         0.261     2.725
matrix_multiplication^data_from_out_mat~49.in[2] (.names)                                                                     0.100     2.825
matrix_multiplication^data_from_out_mat~49.out[0] (.names)                                                                    0.235     3.060
out:matrix_multiplication^data_from_out_mat~49.outpad[0] (.output)                                                            1.766     4.826
data arrival time                                                                                                                       4.826

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.826
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.826


#Path 30
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~1.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8448.in[0] (.names)                                                                                                         1.185     2.462
n8448.out[0] (.names)                                                                                                        0.261     2.723
matrix_multiplication^data_from_out_mat~1.in[3] (.names)                                                                     0.100     2.823
matrix_multiplication^data_from_out_mat~1.out[0] (.names)                                                                    0.235     3.058
out:matrix_multiplication^data_from_out_mat~1.outpad[0] (.output)                                                            1.761     4.819
data arrival time                                                                                                                      4.819

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.819
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.819


#Path 31
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~4.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8458.in[0] (.names)                                                                                                         1.029     2.306
n8458.out[0] (.names)                                                                                                        0.261     2.567
matrix_multiplication^data_from_out_mat~4.in[3] (.names)                                                                     0.100     2.667
matrix_multiplication^data_from_out_mat~4.out[0] (.names)                                                                    0.235     2.902
out:matrix_multiplication^data_from_out_mat~4.outpad[0] (.output)                                                            1.916     4.817
data arrival time                                                                                                                      4.817

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.817
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.817


#Path 32
Startpoint: matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_10.single_port_ram+u_single_port_ram^out~27.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8542.in[4] (.names)                                                                                                          0.901     2.177
n8542.out[0] (.names)                                                                                                         0.261     2.438
matrix_multiplication^data_from_out_mat~27.in[4] (.names)                                                                     0.100     2.538
matrix_multiplication^data_from_out_mat~27.out[0] (.names)                                                                    0.261     2.799
out:matrix_multiplication^data_from_out_mat~27.outpad[0] (.output)                                                            2.001     4.799
data arrival time                                                                                                                       4.799

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.799
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.799


#Path 33
Startpoint: matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_12.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8639.in[3] (.names)                                                                                                          0.897     2.173
n8639.out[0] (.names)                                                                                                         0.261     2.434
matrix_multiplication^data_from_out_mat~54.in[4] (.names)                                                                     0.100     2.534
matrix_multiplication^data_from_out_mat~54.out[0] (.names)                                                                    0.261     2.795
out:matrix_multiplication^data_from_out_mat~54.outpad[0] (.output)                                                            1.970     4.765
data arrival time                                                                                                                       4.765

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.765
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.765


#Path 34
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8630.in[1] (.names)                                                                                                          0.902     2.178
n8630.out[0] (.names)                                                                                                         0.261     2.439
matrix_multiplication^data_from_out_mat~51.in[2] (.names)                                                                     0.100     2.539
matrix_multiplication^data_from_out_mat~51.out[0] (.names)                                                                    0.235     2.774
out:matrix_multiplication^data_from_out_mat~51.outpad[0] (.output)                                                            1.989     4.763
data arrival time                                                                                                                       4.763

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.763
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.763


#Path 35
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~47.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8612.in[1] (.names)                                                                                                          1.034     2.311
n8612.out[0] (.names)                                                                                                         0.261     2.572
matrix_multiplication^data_from_out_mat~47.in[3] (.names)                                                                     0.100     2.672
matrix_multiplication^data_from_out_mat~47.out[0] (.names)                                                                    0.235     2.907
out:matrix_multiplication^data_from_out_mat~47.outpad[0] (.output)                                                            1.850     4.757
data arrival time                                                                                                                       4.757

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.757
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.757


#Path 36
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8672.in[3] (.names)                                                                                                          1.045     2.321
n8672.out[0] (.names)                                                                                                         0.261     2.582
matrix_multiplication^data_from_out_mat~63.in[2] (.names)                                                                     0.100     2.682
matrix_multiplication^data_from_out_mat~63.out[0] (.names)                                                                    0.235     2.917
out:matrix_multiplication^data_from_out_mat~63.outpad[0] (.output)                                                            1.827     4.744
data arrival time                                                                                                                       4.744

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.744
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.744


#Path 37
Startpoint: matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_33.single_port_ram+u_single_port_ram^out~30.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8552.in[1] (.names)                                                                                                          0.907     2.183
n8552.out[0] (.names)                                                                                                         0.235     2.418
matrix_multiplication^data_from_out_mat~30.in[3] (.names)                                                                     0.100     2.518
matrix_multiplication^data_from_out_mat~30.out[0] (.names)                                                                    0.235     2.753
out:matrix_multiplication^data_from_out_mat~30.outpad[0] (.output)                                                            1.988     4.741
data arrival time                                                                                                                       4.741

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.741
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.741


#Path 38
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~43.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8597.in[3] (.names)                                                                                                          1.045     2.322
n8597.out[0] (.names)                                                                                                         0.261     2.583
matrix_multiplication^data_from_out_mat~43.in[3] (.names)                                                                     0.100     2.683
matrix_multiplication^data_from_out_mat~43.out[0] (.names)                                                                    0.235     2.918
out:matrix_multiplication^data_from_out_mat~43.outpad[0] (.output)                                                            1.804     4.722
data arrival time                                                                                                                       4.722

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.722
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.722


#Path 39
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8481.in[3] (.names)                                                                                                          1.179     2.456
n8481.out[0] (.names)                                                                                                         0.261     2.717
matrix_multiplication^data_from_out_mat~10.in[5] (.names)                                                                     0.100     2.817
matrix_multiplication^data_from_out_mat~10.out[0] (.names)                                                                    0.261     3.078
out:matrix_multiplication^data_from_out_mat~10.outpad[0] (.output)                                                            1.635     4.712
data arrival time                                                                                                                       4.712

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.712
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.712


#Path 40
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~50.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8626.in[3] (.names)                                                                                                          1.027     2.303
n8626.out[0] (.names)                                                                                                         0.261     2.564
matrix_multiplication^data_from_out_mat~50.in[2] (.names)                                                                     0.100     2.664
matrix_multiplication^data_from_out_mat~50.out[0] (.names)                                                                    0.235     2.899
out:matrix_multiplication^data_from_out_mat~50.outpad[0] (.output)                                                            1.804     4.703
data arrival time                                                                                                                       4.703

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.703
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.703


#Path 41
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~31.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8558.in[3] (.names)                                                                                                          1.187     2.464
n8558.out[0] (.names)                                                                                                         0.261     2.725
matrix_multiplication^data_from_out_mat~31.in[2] (.names)                                                                     0.100     2.825
matrix_multiplication^data_from_out_mat~31.out[0] (.names)                                                                    0.235     3.060
out:matrix_multiplication^data_from_out_mat~31.outpad[0] (.output)                                                            1.623     4.682
data arrival time                                                                                                                       4.682

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.682
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.682


#Path 42
Startpoint: matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_00.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8494.in[0] (.names)                                                                                                          1.047     2.323
n8494.out[0] (.names)                                                                                                         0.261     2.584
matrix_multiplication^data_from_out_mat~14.in[3] (.names)                                                                     0.100     2.684
matrix_multiplication^data_from_out_mat~14.out[0] (.names)                                                                    0.235     2.919
out:matrix_multiplication^data_from_out_mat~14.outpad[0] (.output)                                                            1.756     4.675
data arrival time                                                                                                                       4.675

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.675
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.675


#Path 43
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~56.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8647.in[3] (.names)                                                                                                          0.893     2.169
n8647.out[0] (.names)                                                                                                         0.261     2.430
matrix_multiplication^data_from_out_mat~56.in[2] (.names)                                                                     0.100     2.530
matrix_multiplication^data_from_out_mat~56.out[0] (.names)                                                                    0.235     2.765
out:matrix_multiplication^data_from_out_mat~56.outpad[0] (.output)                                                            1.906     4.671
data arrival time                                                                                                                       4.671

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.671
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.671


#Path 44
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8585.in[3] (.names)                                                                                                          1.179     2.456
n8585.out[0] (.names)                                                                                                         0.261     2.717
matrix_multiplication^data_from_out_mat~39.in[2] (.names)                                                                     0.100     2.817
matrix_multiplication^data_from_out_mat~39.out[0] (.names)                                                                    0.235     3.052
out:matrix_multiplication^data_from_out_mat~39.outpad[0] (.output)                                                            1.619     4.671
data arrival time                                                                                                                       4.671

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.671
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.671


#Path 45
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~28.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8545.in[3] (.names)                                                                                                          1.043     2.319
n8545.out[0] (.names)                                                                                                         0.261     2.580
matrix_multiplication^data_from_out_mat~28.in[3] (.names)                                                                     0.100     2.680
matrix_multiplication^data_from_out_mat~28.out[0] (.names)                                                                    0.235     2.915
out:matrix_multiplication^data_from_out_mat~28.outpad[0] (.output)                                                            1.755     4.670
data arrival time                                                                                                                       4.670

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.670
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.670


#Path 46
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~52.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8632.in[3] (.names)                                                                                                          1.179     2.455
n8632.out[0] (.names)                                                                                                         0.261     2.716
matrix_multiplication^data_from_out_mat~52.in[3] (.names)                                                                     0.100     2.816
matrix_multiplication^data_from_out_mat~52.out[0] (.names)                                                                    0.235     3.051
out:matrix_multiplication^data_from_out_mat~52.outpad[0] (.output)                                                            1.606     4.657
data arrival time                                                                                                                       4.657

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.657
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.657


#Path 47
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~34.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8567.in[3] (.names)                                                                                                          1.169     2.445
n8567.out[0] (.names)                                                                                                         0.261     2.706
matrix_multiplication^data_from_out_mat~34.in[3] (.names)                                                                     0.100     2.806
matrix_multiplication^data_from_out_mat~34.out[0] (.names)                                                                    0.235     3.041
out:matrix_multiplication^data_from_out_mat~34.outpad[0] (.output)                                                            1.608     4.649
data arrival time                                                                                                                       4.649

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.649
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.649


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~5.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8462.in[3] (.names)                                                                                                         1.185     2.462
n8462.out[0] (.names)                                                                                                        0.261     2.723
matrix_multiplication^data_from_out_mat~5.in[3] (.names)                                                                     0.100     2.823
matrix_multiplication^data_from_out_mat~5.out[0] (.names)                                                                    0.235     3.058
out:matrix_multiplication^data_from_out_mat~5.outpad[0] (.output)                                                            1.589     4.647
data arrival time                                                                                                                      4.647

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.647
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.647


#Path 49
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~11.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8483.in[3] (.names)                                                                                                          0.903     2.179
n8483.out[0] (.names)                                                                                                         0.261     2.440
matrix_multiplication^data_from_out_mat~11.in[3] (.names)                                                                     0.100     2.540
matrix_multiplication^data_from_out_mat~11.out[0] (.names)                                                                    0.235     2.775
out:matrix_multiplication^data_from_out_mat~11.outpad[0] (.output)                                                            1.863     4.638
data arrival time                                                                                                                       4.638

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.638
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.638


#Path 50
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~7.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8471.in[1] (.names)                                                                                                         1.171     2.448
n8471.out[0] (.names)                                                                                                        0.261     2.709
matrix_multiplication^data_from_out_mat~7.in[2] (.names)                                                                     0.100     2.809
matrix_multiplication^data_from_out_mat~7.out[0] (.names)                                                                    0.235     3.044
out:matrix_multiplication^data_from_out_mat~7.outpad[0] (.output)                                                            1.593     4.637
data arrival time                                                                                                                      4.637

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.637
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.637


#Path 51
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8516.in[3] (.names)                                                                                                          1.408     2.684
n8516.out[0] (.names)                                                                                                         0.261     2.945
matrix_multiplication^data_from_out_mat~19.in[2] (.names)                                                                     0.100     3.045
matrix_multiplication^data_from_out_mat~19.out[0] (.names)                                                                    0.235     3.280
out:matrix_multiplication^data_from_out_mat~19.outpad[0] (.output)                                                            1.353     4.633
data arrival time                                                                                                                       4.633

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.633
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.633


#Path 52
Startpoint: matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_32.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8526.in[2] (.names)                                                                                                          0.897     2.174
n8526.out[0] (.names)                                                                                                         0.261     2.435
matrix_multiplication^data_from_out_mat~22.in[5] (.names)                                                                     0.100     2.535
matrix_multiplication^data_from_out_mat~22.out[0] (.names)                                                                    0.261     2.796
out:matrix_multiplication^data_from_out_mat~22.outpad[0] (.output)                                                            1.822     4.618
data arrival time                                                                                                                       4.618

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.618
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.618


#Path 53
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~29.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8550.in[3] (.names)                                                                                                          1.038     2.315
n8550.out[0] (.names)                                                                                                         0.261     2.576
matrix_multiplication^data_from_out_mat~29.in[5] (.names)                                                                     0.100     2.676
matrix_multiplication^data_from_out_mat~29.out[0] (.names)                                                                    0.261     2.937
out:matrix_multiplication^data_from_out_mat~29.outpad[0] (.output)                                                            1.681     4.618
data arrival time                                                                                                                       4.618

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.618
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.618


#Path 54
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~2.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8453.in[3] (.names)                                                                                                         0.764     2.040
n8453.out[0] (.names)                                                                                                        0.261     2.301
matrix_multiplication^data_from_out_mat~2.in[5] (.names)                                                                     0.100     2.401
matrix_multiplication^data_from_out_mat~2.out[0] (.names)                                                                    0.261     2.662
out:matrix_multiplication^data_from_out_mat~2.outpad[0] (.output)                                                            1.951     4.614
data arrival time                                                                                                                      4.614

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.614
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.614


#Path 55
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8502.in[3] (.names)                                                                                                          1.185     2.461
n8502.out[0] (.names)                                                                                                         0.261     2.722
matrix_multiplication^data_from_out_mat~16.in[3] (.names)                                                                     0.100     2.822
matrix_multiplication^data_from_out_mat~16.out[0] (.names)                                                                    0.235     3.057
out:matrix_multiplication^data_from_out_mat~16.outpad[0] (.output)                                                            1.556     4.613
data arrival time                                                                                                                       4.613

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.613
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.613


#Path 56
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~13.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8492.in[3] (.names)                                                                                                          1.161     2.437
n8492.out[0] (.names)                                                                                                         0.261     2.698
matrix_multiplication^data_from_out_mat~13.in[2] (.names)                                                                     0.100     2.798
matrix_multiplication^data_from_out_mat~13.out[0] (.names)                                                                    0.235     3.033
out:matrix_multiplication^data_from_out_mat~13.outpad[0] (.output)                                                            1.564     4.597
data arrival time                                                                                                                       4.597

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.597
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.597


#Path 57
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~46.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8608.in[3] (.names)                                                                                                          1.033     2.310
n8608.out[0] (.names)                                                                                                         0.261     2.571
matrix_multiplication^data_from_out_mat~46.in[3] (.names)                                                                     0.100     2.671
matrix_multiplication^data_from_out_mat~46.out[0] (.names)                                                                    0.235     2.906
out:matrix_multiplication^data_from_out_mat~46.outpad[0] (.output)                                                            1.681     4.587
data arrival time                                                                                                                       4.587

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.587
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.587


#Path 58
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8535.in[1] (.names)                                                                                                          1.042     2.318
n8535.out[0] (.names)                                                                                                         0.261     2.579
matrix_multiplication^data_from_out_mat~25.in[3] (.names)                                                                     0.100     2.679
matrix_multiplication^data_from_out_mat~25.out[0] (.names)                                                                    0.235     2.914
out:matrix_multiplication^data_from_out_mat~25.outpad[0] (.output)                                                            1.668     4.582
data arrival time                                                                                                                       4.582

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.582
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.582


#Path 59
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~42.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8595.in[3] (.names)                                                                                                          0.897     2.173
n8595.out[0] (.names)                                                                                                         0.261     2.434
matrix_multiplication^data_from_out_mat~42.in[5] (.names)                                                                     0.100     2.534
matrix_multiplication^data_from_out_mat~42.out[0] (.names)                                                                    0.261     2.795
out:matrix_multiplication^data_from_out_mat~42.outpad[0] (.output)                                                            1.772     4.567
data arrival time                                                                                                                       4.567

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.567
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.567


#Path 60
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~20.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8518.in[1] (.names)                                                                                                          0.904     2.181
n8518.out[0] (.names)                                                                                                         0.261     2.442
matrix_multiplication^data_from_out_mat~20.in[3] (.names)                                                                     0.100     2.542
matrix_multiplication^data_from_out_mat~20.out[0] (.names)                                                                    0.235     2.777
out:matrix_multiplication^data_from_out_mat~20.outpad[0] (.output)                                                            1.776     4.553
data arrival time                                                                                                                       4.553

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.553
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.553


#Path 61
Startpoint: matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8653.in[1] (.names)                                                                                                          0.893     2.169
n8653.out[0] (.names)                                                                                                         0.261     2.430
matrix_multiplication^data_from_out_mat~58.in[4] (.names)                                                                     0.100     2.530
matrix_multiplication^data_from_out_mat~58.out[0] (.names)                                                                    0.261     2.791
out:matrix_multiplication^data_from_out_mat~58.outpad[0] (.output)                                                            1.725     4.517
data arrival time                                                                                                                       4.517

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.517
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.517


#Path 62
Startpoint: matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_11.single_port_ram+u_single_port_ram^out~40.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8587.in[3] (.names)                                                                                                          1.055     2.332
n8587.out[0] (.names)                                                                                                         0.261     2.593
matrix_multiplication^data_from_out_mat~40.in[3] (.names)                                                                     0.100     2.693
matrix_multiplication^data_from_out_mat~40.out[0] (.names)                                                                    0.235     2.928
out:matrix_multiplication^data_from_out_mat~40.outpad[0] (.output)                                                            1.544     4.472
data arrival time                                                                                                                       4.472

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.472
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.472


#Path 63
Startpoint: matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8642.in[1] (.names)                                                                                                          1.039     2.316
n8642.out[0] (.names)                                                                                                         0.261     2.577
matrix_multiplication^data_from_out_mat~55.in[4] (.names)                                                                     0.100     2.677
matrix_multiplication^data_from_out_mat~55.out[0] (.names)                                                                    0.261     2.938
out:matrix_multiplication^data_from_out_mat~55.outpad[0] (.output)                                                            1.487     4.425
data arrival time                                                                                                                       4.425

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
clock uncertainty                                                                                                             0.000     0.000
output external delay                                                                                                         0.000     0.000
data required time                                                                                                                      0.000
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      0.000
data arrival time                                                                                                                      -4.425
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -4.425


#Path 64
Startpoint: matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_03.single_port_ram+u_single_port_ram^out~0.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n8446.in[1] (.names)                                                                                                         1.171     2.447
n8446.out[0] (.names)                                                                                                        0.261     2.708
matrix_multiplication^data_from_out_mat~0.in[2] (.names)                                                                     0.100     2.808
matrix_multiplication^data_from_out_mat~0.out[0] (.names)                                                                    0.235     3.043
out:matrix_multiplication^data_from_out_mat~0.outpad[0] (.output)                                                            1.342     4.385
data arrival time                                                                                                                      4.385

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
output external delay                                                                                                        0.000     0.000
data required time                                                                                                                     0.000
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.000
data arrival time                                                                                                                     -4.385
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.385


#Path 65
Startpoint: matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.791     4.067
data arrival time                                                                                                                                                                          4.067

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -4.067
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.119


#Path 66
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.775     4.051
data arrival time                                                                                                                                                                          4.051

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -4.051
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.103


#Path 67
Startpoint: matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.759     4.035
data arrival time                                                                                                                                                                          4.035

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -4.035
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.087


#Path 68
Startpoint: matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[19] (matmul_4x4_systolic)                       2.665     3.941
data arrival time                                                                                                                                                                          3.941

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.941
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.993


#Path 69
Startpoint: matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[19] (matmul_4x4_systolic)                       2.663     3.939
data arrival time                                                                                                                                                                          3.939

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.939
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.991


#Path 70
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[16] (matmul_4x4_systolic)                       2.654     3.930
data arrival time                                                                                                                                                                          3.930

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.930
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.982


#Path 71
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.628     3.905
data arrival time                                                                                                                                                                          3.905

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.905
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.956


#Path 72
Startpoint: matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.617     3.893
data arrival time                                                                                                                                                                          3.893

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_03^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.893
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.945


#Path 73
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[59] (matmul_4x4_systolic)                       2.507     3.784
data arrival time                                                                                                                                                                          3.784

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.784
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.835


#Path 74
Startpoint: matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_00.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.474     3.750
data arrival time                                                                                                                                                                          3.750

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_00^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.750
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.802


#Path 75
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[57] (matmul_4x4_systolic)                       2.459     3.735
data arrival time                                                                                                                                                                          3.735

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.735
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.787


#Path 76
Startpoint: matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_02.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.413     3.690
data arrival time                                                                                                                                                                          3.690

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_02^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.690
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.741


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[19] (matmul_4x4_systolic)                       2.387     3.663
data arrival time                                                                                                                                                                          3.663

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.663
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.715


#Path 78
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.386     3.662
data arrival time                                                                                                                                                                          3.662

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.662
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.714


#Path 79
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.364     3.641
data arrival time                                                                                                                                                                          3.641

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.641
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.692


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.356     3.633
data arrival time                                                                                                                                                                          3.633

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.633
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.684


#Path 81
Startpoint: matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.351     3.628
data arrival time                                                                                                                                                                          3.628

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_01^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.628
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.679


#Path 82
Startpoint: matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_10.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.a_data[18] (matmul_4x4_systolic)                       2.273     3.549
data arrival time                                                                                                                                                                          3.549

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_10^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.549
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.601


#Path 83
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.271     3.548
data arrival time                                                                                                                                                                          3.548

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.548
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.599


#Path 84
Startpoint: matrix_multiplication^data_pi~62.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~62.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.data[0] (single_port_ram)                       3.103     3.103
data arrival time                                                                                                                        3.103

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_01.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.103
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.569


#Path 85
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[14] (matmul_4x4_systolic)                       2.233     3.509
data arrival time                                                                                                                                                                          3.509

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.509
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.561


#Path 86
Startpoint: matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_30.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.227     3.504
data arrival time                                                                                                                                                                          3.504

clock matrix_multiplication^clk (rise edge)                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                      0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_30^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                0.000     0.042
cell setup time                                                                                                                                                                 -0.094    -0.052
data required time                                                                                                                                                                        -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.052
data arrival time                                                                                                                                                                         -3.504
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -3.555


#Path 87
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                   0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                  0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       3.499     3.499
data arrival time                                                                                                                                                                                3.499

clock matrix_multiplication^clk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                   0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                            0.000     0.000
matrix_multiplication.matmul_16x16_systolic+u_matmul_16x16_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_31^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                      0.000     0.042
cell setup time                                                                                                                                                                       -0.094    -0.052
data required time                                                                                                                                                                              -0.052
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                              -0.052
data arrival time                                                                                                                                                                               -3.499
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                -3.551


#Path 88
Startpoint: matrix_multiplication^data_pi~18.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~18.inpad[0] (.input)                                                                             0.000     0.000
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18.data[0] (single_port_ram)                       3.031     3.031
data arrival time                                                                                                                        3.031

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_03.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -3.031
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.497


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
input external delay                                                                                                         0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                      2.993

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -2.993
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -3.460


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10.we[0] (single_port_ram)                        2.993     2.993
data arrival time                                                                                                                       2.993

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_02.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.993
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -3.460


#End of timing report
