<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[31]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[30]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[29]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[28]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[27]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[26]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[25]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[24]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[23]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[22]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[21]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[20]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[19]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[18]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[17]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[16]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[15]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[14]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[13]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[12]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[11]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[10]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[9]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[8]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[7]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[6]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[5]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[4]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[3]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[2]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[1]"/>
        <net name="design_1_i/axi_gpio_0_gpio_io_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dsp_macro_0_P[31]"/>
        <net name="design_1_i/dsp_macro_0_P[30]"/>
        <net name="design_1_i/dsp_macro_0_P[29]"/>
        <net name="design_1_i/dsp_macro_0_P[28]"/>
        <net name="design_1_i/dsp_macro_0_P[27]"/>
        <net name="design_1_i/dsp_macro_0_P[26]"/>
        <net name="design_1_i/dsp_macro_0_P[25]"/>
        <net name="design_1_i/dsp_macro_0_P[24]"/>
        <net name="design_1_i/dsp_macro_0_P[23]"/>
        <net name="design_1_i/dsp_macro_0_P[22]"/>
        <net name="design_1_i/dsp_macro_0_P[21]"/>
        <net name="design_1_i/dsp_macro_0_P[20]"/>
        <net name="design_1_i/dsp_macro_0_P[19]"/>
        <net name="design_1_i/dsp_macro_0_P[18]"/>
        <net name="design_1_i/dsp_macro_0_P[17]"/>
        <net name="design_1_i/dsp_macro_0_P[16]"/>
        <net name="design_1_i/dsp_macro_0_P[15]"/>
        <net name="design_1_i/dsp_macro_0_P[14]"/>
        <net name="design_1_i/dsp_macro_0_P[13]"/>
        <net name="design_1_i/dsp_macro_0_P[12]"/>
        <net name="design_1_i/dsp_macro_0_P[11]"/>
        <net name="design_1_i/dsp_macro_0_P[10]"/>
        <net name="design_1_i/dsp_macro_0_P[9]"/>
        <net name="design_1_i/dsp_macro_0_P[8]"/>
        <net name="design_1_i/dsp_macro_0_P[7]"/>
        <net name="design_1_i/dsp_macro_0_P[6]"/>
        <net name="design_1_i/dsp_macro_0_P[5]"/>
        <net name="design_1_i/dsp_macro_0_P[4]"/>
        <net name="design_1_i/dsp_macro_0_P[3]"/>
        <net name="design_1_i/dsp_macro_0_P[2]"/>
        <net name="design_1_i/dsp_macro_0_P[1]"/>
        <net name="design_1_i/dsp_macro_0_P[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
