// Seed: 2418564734
`default_nettype wire
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output id_5
    , id_8,
    input id_6,
    input tri id_7
);
  assign id_2 = id_7;
  assign id_4 = id_0;
  logic id_9;
  logic id_10 = 1'b0;
  type_17(
      1, 1, id_9, id_7[1'b0], 1, id_9
  );
  logic id_11;
endmodule
