# Counter-in-Verilog
Counter in Verilog using [Cadence SimVision &amp; RTL Compiler]
