===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.7473 seconds

  ----Wall Time----  ----Name----
    4.5869 ( 12.8%)  FIR Parser
   16.1754 ( 45.2%)  'firrtl.circuit' Pipeline
    1.4900 (  4.2%)    'firrtl.module' Pipeline
    1.3290 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1610 (  0.5%)      LowerCHIRRTLPass
    0.1030 (  0.3%)    InferWidths
    0.7512 (  2.1%)    InferResets
    0.0213 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0229 (  0.1%)    PrefixModules
    0.7367 (  2.1%)    LowerFIRRTLTypes
    6.6336 ( 18.6%)    'firrtl.module' Pipeline
    0.9096 (  2.5%)      ExpandWhens
    0.0268 (  0.1%)      RemoveResets
    5.6972 ( 15.9%)      Canonicalizer
    0.4214 (  1.2%)    Inliner
    1.2506 (  3.5%)    IMConstProp
    0.0351 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.3926 ( 12.3%)    'firrtl.module' Pipeline
    4.3926 ( 12.3%)      Canonicalizer
    0.3731 (  1.0%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0656 ( 11.4%)  LowerFIRRTLToHW
    0.0339 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.4942 ( 21.0%)  'hw.module' Pipeline
    0.8778 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.1448 ( 14.4%)    Canonicalizer
    0.6369 (  1.8%)    HWCleanup
    0.0804 (  0.2%)    HWLegalizeModules
    0.7541 (  2.1%)    PrettifyVerilog
    3.4221 (  9.6%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   35.7473 (100.0%)  Total

{
  totalTime: 35.778,
  maxMemory: 674115584
}
