	component soc_system is
		port (
			clk_clk                    : in    std_logic                     := 'X';             -- clk
			hps_0_h2f_reset_reset_n    : out   std_logic;                                        -- reset_n
			hps_0_spim0_f_txd          : out   std_logic;                                        -- txd
			hps_0_spim0_f_rxd          : in    std_logic                     := 'X';             -- rxd
			hps_0_spim0_f_ss_in_n      : in    std_logic                     := 'X';             -- ss_in_n
			hps_0_spim0_f_ssi_oe_n     : out   std_logic;                                        -- ssi_oe_n
			hps_0_spim0_f_ss_0_n       : out   std_logic;                                        -- ss_0_n
			hps_0_spim0_f_ss_1_n       : out   std_logic;                                        -- ss_1_n
			hps_0_spim0_f_ss_2_n       : out   std_logic;                                        -- ss_2_n
			hps_0_spim0_f_ss_3_n       : out   std_logic;                                        -- ss_3_n
			hps_0_spim0_sclk_out_f_clk : out   std_logic;                                        -- clk
			lvds_clk_input_clk         : in    std_logic                     := 'X';             -- clk
			lvds_iq_hps_in_new_signal  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- new_signal
			memory_mem_a               : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba              : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck              : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n            : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke             : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n            : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n           : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n           : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n            : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n         : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq              : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs             : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n           : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt             : out   std_logic;                                        -- mem_odt
			memory_mem_dm              : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_oct_rzqin           : in    std_logic                     := 'X';             -- oct_rzqin
			reset_reset_n              : in    std_logic                     := 'X';             -- reset_n
			word_valid_word_valid      : in    std_logic                     := 'X'              -- word_valid
		);
	end component soc_system;

