/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 384 152 608 312)
	(text "mem" (rect 5 0 35 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 143 28 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "we" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "we" (rect 21 27 38 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "is_byte" (rect 0 0 42 15)(font "Intel Clear" (font_size 8)))
		(text "is_byte" (rect 21 43 63 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "data_in[15..0]" (rect 0 0 79 15)(font "Intel Clear" (font_size 8)))
		(text "data_in[15..0]" (rect 21 59 100 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "addr[15..0]" (rect 0 0 63 15)(font "Intel Clear" (font_size 8)))
		(text "addr[15..0]" (rect 21 75 84 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "ptb[11..0]" (rect 0 0 56 15)(font "Intel Clear" (font_size 8)))
		(text "ptb[11..0]" (rect 21 91 77 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "priv_lv" (rect 0 0 41 15)(font "Intel Clear" (font_size 8)))
		(text "priv_lv" (rect 21 107 62 122)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 224 32)
		(output)
		(text "data_out[15..0]" (rect 0 0 87 15)(font "Intel Clear" (font_size 8)))
		(text "data_out[15..0]" (rect 116 27 203 42)(font "Intel Clear" (font_size 8)))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 208 144))
	)
)
(symbol
	(rect 696 152 928 296)
	(text "regfile" (rect 5 0 36 11)(font "Arial" ))
	(text "inst1" (rect 8 128 32 141)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 15 11)(font "Arial" ))
		(text "clk" (rect 21 27 36 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "reg_in_sel[3..0]" (rect 0 0 75 11)(font "Arial" ))
		(text "reg_in_sel[3..0]" (rect 21 43 96 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg_in[15..0]" (rect 0 0 61 11)(font "Arial" ))
		(text "reg_in[15..0]" (rect 21 59 82 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "reg_in_we" (rect 0 0 53 11)(font "Arial" ))
		(text "reg_in_we" (rect 21 75 74 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "reg_out0_sel[3..0]" (rect 0 0 88 11)(font "Arial" ))
		(text "reg_out0_sel[3..0]" (rect 21 91 109 102)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "reg_out1_sel[3..0]" (rect 0 0 88 11)(font "Arial" ))
		(text "reg_out1_sel[3..0]" (rect 21 107 109 118)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "reg_out0[15..0]" (rect 0 0 74 11)(font "Arial" ))
		(text "reg_out0[15..0]" (rect 149 27 223 38)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "reg_out1[15..0]" (rect 0 0 74 11)(font "Arial" ))
		(text "reg_out1[15..0]" (rect 149 43 223 54)(font "Arial" ))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 128))
	)
)
