<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r28752 - in haiku/trunk: build/jam	src/add-ons/kernel/drivers/network/attansic_l2/dev/ae
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-November/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r28752%20-%20in%20haiku/trunk%3A%20build/jam%0A%09src/add-ons/kernel/drivers/network/attansic_l2/dev/ae&In-Reply-To=%3C200811301816.mAUIGMNv014389%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013682.html">
   <LINK REL="Next"  HREF="013685.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r28752 - in haiku/trunk: build/jam	src/add-ons/kernel/drivers/network/attansic_l2/dev/ae</H1>
    <B>colacoder at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r28752%20-%20in%20haiku/trunk%3A%20build/jam%0A%09src/add-ons/kernel/drivers/network/attansic_l2/dev/ae&In-Reply-To=%3C200811301816.mAUIGMNv014389%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r28752 - in haiku/trunk: build/jam	src/add-ons/kernel/drivers/network/attansic_l2/dev/ae">colacoder at mail.berlios.de
       </A><BR>
    <I>Sun Nov 30 19:16:22 CET 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="013682.html">[Haiku-commits] r28751 - haiku/trunk/src/bin/findutils/locate
</A></li>
        <LI>Next message: <A HREF="013685.html">[Haiku-commits] r28753 - haiku/trunk/src/kits/opengl
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13684">[ date ]</a>
              <a href="thread.html#13684">[ thread ]</a>
              <a href="subject.html#13684">[ subject ]</a>
              <a href="author.html#13684">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: colacoder
Date: 2008-11-30 19:16:19 +0100 (Sun, 30 Nov 2008)
New Revision: 28752
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=28752&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=28752&amp;view=rev</A>

Modified:
   haiku/trunk/build/jam/HaikuImage
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_ae.c
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_aereg.h
   haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_aevar.h
Log:
Update Attansic L2 driver with latest source from FreeBSD, it is now fully functional!



Modified: haiku/trunk/build/jam/HaikuImage
===================================================================
--- haiku/trunk/build/jam/HaikuImage	2008-11-29 21:22:46 UTC (rev 28751)
+++ haiku/trunk/build/jam/HaikuImage	2008-11-30 18:16:19 UTC (rev 28752)
@@ -143,7 +143,8 @@
 	pegasus $(X86_ONLY)rtl8139 rtl8169 $(X86_ONLY)rtl81xx sis900
 	$(X86_ONLY)via_rhine wb840 $(X86_ONLY)ipro100 $(X86_ONLY)nforce
 	#vlance
-	$(X86_ONLY)marvell_yukon $(X86_ONLY)syskonnect usb_ecm
+	$(X86_ONLY)marvell_yukon $(X86_ONLY)syskonnect 
+	$(X86_ONLY)attansic_l2 usb_ecm
 ;
 #BEOS_ADD_ONS_DRIVERS_ACPI = $(X86_ONLY)acpi_button ;
 BEOS_ADD_ONS_BUS_MANAGERS = pci $(X86_ONLY)ps2 $(X86_ONLY)isa ide scsi

Modified: haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_ae.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_ae.c	2008-11-29 21:22:46 UTC (rev 28751)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/attansic_l2/dev/ae/if_ae.c	2008-11-30 18:16:19 UTC (rev 28752)
@@ -28,7 +28,7 @@
  */
 
 #include &lt;sys/cdefs.h&gt;
-__FBSDID(&quot;$FreeBSD$&quot;);
+__FBSDID(&quot;$FreeBSD: src/sys/dev/ae/if_ae.c,v 1.1.2.1.2.1 2008/11/25 02:59:29 kensmith Exp $&quot;);
 
 #include &lt;sys/param.h&gt;
 #include &lt;sys/systm.h&gt;
@@ -61,26 +61,16 @@
 
 #include &lt;dev/mii/mii.h&gt;
 #include &lt;dev/mii/miivar.h&gt;
-
 #include &lt;dev/pci/pcireg.h&gt;
 #include &lt;dev/pci/pcivar.h&gt;
 
 #include &lt;machine/bus.h&gt;
-#include &lt;machine/in_cksum.h&gt;
 
-#ifdef __HAIKU__
-#include &lt;machine/resource.h&gt;
-#endif
-
 #include &quot;miibus_if.h&quot;
 
 #include &quot;if_aereg.h&quot;
 #include &quot;if_aevar.h&quot;
 
-MODULE_DEPEND(ae, pci, 1, 1, 1);
-MODULE_DEPEND(ae, ether, 1, 1, 1);
-MODULE_DEPEND(ae, miibus, 1, 1, 1);
-
 /*
  * Devices supported by this driver.
  */
@@ -92,51 +82,71 @@
 	{ VENDORID_ATTANSIC, DEVICEID_ATTANSIC_L2,
 		&quot;Attansic Technology Corp, L2 FastEthernet&quot; },
 };
+#define	AE_DEVS_COUNT (sizeof(ae_devs) / sizeof(*ae_devs))
 
-#define AE_DEVS_COUNT (sizeof(ae_devs) / sizeof(*ae_devs))
+static struct resource_spec ae_res_spec_mem[] = {
+	{ SYS_RES_MEMORY,       PCIR_BAR(0),    RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+static struct resource_spec ae_res_spec_irq[] = {
+	{ SYS_RES_IRQ,		0,		RF_ACTIVE | RF_SHAREABLE },
+	{ -1,			0,		0 }
+};
+static struct resource_spec ae_res_spec_msi[] = {
+	{ SYS_RES_IRQ,		1,		RF_ACTIVE },
+	{ -1,			0,		0 }
+};
 
-static int ae_probe(device_t dev);
-static int ae_attach(device_t dev);
-static void ae_pcie_init(ae_softc_t *sc);
-static void ae_phy_reset(ae_softc_t *sc);
-static int ae_reset(ae_softc_t *sc);
-static void ae_init(void *arg);
-static int ae_init_locked(ae_softc_t *sc);
-static unsigned int ae_detach(device_t dev);
-static int ae_miibus_readreg(device_t dev, int phy, int reg);
-static int ae_miibus_writereg(device_t dev, int phy, int reg, int val);
-static void ae_miibus_statchg(device_t dev);
-static void ae_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr);
-static int ae_mediachange(struct ifnet *ifp);
-static void ae_retrieve_address(ae_softc_t *sc);
-static void ae_dmamap_cb(void *arg, bus_dma_segment_t *segs, int nsegs, int error);
-static int ae_alloc_rings(ae_softc_t *sc);
-static void ae_dma_free(ae_softc_t *sc);
-static int ae_shutdown(device_t dev);
-static int ae_suspend(device_t dev);
-static int ae_resume(device_t dev);
-static unsigned int ae_tx_avail_size(ae_softc_t *sc);
-static int ae_encap(ae_softc_t *sc, struct mbuf **m_head);
-static void ae_start(struct ifnet *ifp);
-static void ae_link_task(void *arg, int pending);
-static void ae_stop_rxmac(ae_softc_t *sc);
-static void ae_stop_txmac(ae_softc_t *sc);
-static void ae_tx_task(void *arg, int pending);
-static void ae_mac_config(ae_softc_t *sc);
-static int ae_intr(void *arg);
-static void ae_int_task(void *arg, int pending);
-static void ae_tx_intr(ae_softc_t *sc);
-static int ae_rxeof(ae_softc_t *sc, ae_rxd_t *rxd);
-static void ae_rx_intr(ae_softc_t *sc);
-static void ae_watchdog(ae_softc_t *sc);
-static void ae_tick(void *arg);
-static void ae_rxfilter(ae_softc_t *sc);
-static int ae_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data);
-static void ae_stop(ae_softc_t *sc);
-static int ae_check_eeprom_present(ae_softc_t *sc, int *vpdc);
-static int ae_vpd_read_word(ae_softc_t *sc, int reg, uint32_t *word);
-static int ae_get_vpd_eaddr(ae_softc_t *sc, uint32_t *eaddr);
-static int ae_get_reg_eaddr(ae_softc_t *sc, uint32_t *eaddr);
+static int	ae_probe(device_t dev);
+static int	ae_attach(device_t dev);
+static void	ae_pcie_init(ae_softc_t *sc);
+static void	ae_phy_reset(ae_softc_t *sc);
+static void	ae_phy_init(ae_softc_t *sc);
+static int	ae_reset(ae_softc_t *sc);
+static void	ae_init(void *arg);
+static int	ae_init_locked(ae_softc_t *sc);
+static unsigned	int	ae_detach(device_t dev);
+static int	ae_miibus_readreg(device_t dev, int phy, int reg);
+static int	ae_miibus_writereg(device_t dev, int phy, int reg, int val);
+static void	ae_miibus_statchg(device_t dev);
+static void	ae_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr);
+static int	ae_mediachange(struct ifnet *ifp);
+static void	ae_retrieve_address(ae_softc_t *sc);
+static void	ae_dmamap_cb(void *arg, bus_dma_segment_t *segs, int nsegs,
+    int error);
+static int	ae_alloc_rings(ae_softc_t *sc);
+static void	ae_dma_free(ae_softc_t *sc);
+static int	ae_shutdown(device_t dev);
+static int	ae_suspend(device_t dev);
+static void	ae_powersave_disable(ae_softc_t *sc);
+static void	ae_powersave_enable(ae_softc_t *sc);
+static int	ae_resume(device_t dev);
+static unsigned int	ae_tx_avail_size(ae_softc_t *sc);
+static int	ae_encap(ae_softc_t *sc, struct mbuf **m_head);
+static void	ae_start(struct ifnet *ifp);
+static void	ae_link_task(void *arg, int pending);
+static void	ae_stop_rxmac(ae_softc_t *sc);
+static void	ae_stop_txmac(ae_softc_t *sc);
+static void	ae_tx_task(void *arg, int pending);
+static void	ae_mac_config(ae_softc_t *sc);
+static int	ae_intr(void *arg);
+static void	ae_int_task(void *arg, int pending);
+static void	ae_tx_intr(ae_softc_t *sc);
+static int	ae_rxeof(ae_softc_t *sc, ae_rxd_t *rxd);
+static void	ae_rx_intr(ae_softc_t *sc);
+static void	ae_watchdog(ae_softc_t *sc);
+static void	ae_tick(void *arg);
+static void	ae_rxfilter(ae_softc_t *sc);
+static void	ae_rxvlan(ae_softc_t *sc);
+static int	ae_ioctl(struct ifnet *ifp, u_long cmd, caddr_t data);
+static void	ae_stop(ae_softc_t *sc);
+static int	ae_check_eeprom_present(ae_softc_t *sc, int *vpdc);
+static int	ae_vpd_read_word(ae_softc_t *sc, int reg, uint32_t *word);
+static int	ae_get_vpd_eaddr(ae_softc_t *sc, uint32_t *eaddr);
+static int	ae_get_reg_eaddr(ae_softc_t *sc, uint32_t *eaddr);
+static void	ae_update_stats_rx(uint16_t flags, ae_stats_t *stats);
+static void	ae_update_stats_tx(uint16_t flags, ae_stats_t *stats);
+static void	ae_init_tunables(ae_softc_t *sc);
 
 static device_method_t ae_methods[] = {
 	/* Device interface. */
@@ -154,59 +164,98 @@
 
 	{ NULL, NULL }
 };
-
 static driver_t ae_driver = {
         &quot;ae&quot;,
         ae_methods,
         sizeof(ae_softc_t)
 };
-
 static devclass_t ae_devclass;
 
 DRIVER_MODULE(ae, pci, ae_driver, ae_devclass, 0, 0);
 DRIVER_MODULE(miibus, ae, miibus_driver, miibus_devclass, 0, 0);
+MODULE_DEPEND(ae, pci, 1, 1, 1);
+MODULE_DEPEND(ae, ether, 1, 1, 1);
+MODULE_DEPEND(ae, miibus, 1, 1, 1);
 
-static struct resource_spec ae_res_spec_mem[] = {
-	{ SYS_RES_MEMORY,       PCIR_BAR(0),    RF_ACTIVE },
-	{ -1,			0,		0 }
-};
+/*
+ * Tunables.
+ */
+static int msi_disable = 0;
+TUNABLE_INT(&quot;hw.ae.msi_disable&quot;, &amp;msi_disable);
 
-static struct resource_spec ae_res_spec_irq[] = {
-	{ SYS_RES_IRQ,		0,		RF_ACTIVE | RF_SHAREABLE },
-	{ -1,			0,		0 }
-};
-
 #define	AE_READ_4(sc, reg) \
 	bus_read_4((sc)-&gt;mem[0], (reg))
-
 #define	AE_READ_2(sc, reg) \
 	bus_read_2((sc)-&gt;mem[0], (reg))
-
 #define	AE_READ_1(sc, reg) \
 	bus_read_1((sc)-&gt;mem[0], (reg))
-
 #define	AE_WRITE_4(sc, reg, val) \
 	bus_write_4((sc)-&gt;mem[0], (reg), (val))
-
 #define	AE_WRITE_2(sc, reg, val) \
 	bus_write_2((sc)-&gt;mem[0], (reg), (val))
-
-#define AE_WRITE_1(sc, reg, val) \
+#define	AE_WRITE_1(sc, reg, val) \
 	bus_write_1((sc)-&gt;mem[0], (reg), (val))
-
+#define	AE_PHY_READ(sc, reg) \
+	ae_miibus_readreg(sc-&gt;dev, 0, reg)
+#define	AE_PHY_WRITE(sc, reg, val) \
+	ae_miibus_writereg(sc-&gt;dev, 0, reg, val)
 #define	AE_CHECK_EADDR_VALID(eaddr) \
 	((eaddr[0] == 0 &amp;&amp; eaddr[1] == 0) || \
 	(eaddr[0] == 0xffffffff &amp;&amp; eaddr[1] == 0xffff))
+#define	AE_RXD_VLAN(vtag) \
+	(((vtag) &gt;&gt; 4) | (((vtag) &amp; 0x07) &lt;&lt; 13) | (((vtag) &amp; 0x08) &lt;&lt; 9))
+#define	AE_TXD_VLAN(vtag) \
+	(((vtag) &lt;&lt; 4) | (((vtag) &gt;&gt; 13) &amp; 0x07) | (((vtag) &gt;&gt; 9) &amp; 0x08))
 
+/*
+ * ae statistics.
+ */
+#define	STATS_ENTRY(node, desc, field) \
+    { node, desc, offsetof(struct ae_stats, field) }
+struct {
+	const char	*node;
+	const char	*desc;
+	intptr_t	offset;
+} ae_stats_tx[] = {
+	STATS_ENTRY(&quot;bcast&quot;, &quot;broadcast frames&quot;, tx_bcast),
+	STATS_ENTRY(&quot;mcast&quot;, &quot;multicast frames&quot;, tx_mcast),
+	STATS_ENTRY(&quot;pause&quot;, &quot;PAUSE frames&quot;, tx_pause),
+	STATS_ENTRY(&quot;control&quot;, &quot;control frames&quot;, tx_ctrl),
+	STATS_ENTRY(&quot;defers&quot;, &quot;deferrals occuried&quot;, tx_defer),
+	STATS_ENTRY(&quot;exc_defers&quot;, &quot;excessive deferrals occuried&quot;, tx_excdefer),
+	STATS_ENTRY(&quot;singlecols&quot;, &quot;single collisions occuried&quot;, tx_singlecol),
+	STATS_ENTRY(&quot;multicols&quot;, &quot;multiple collisions occuried&quot;, tx_multicol),
+	STATS_ENTRY(&quot;latecols&quot;, &quot;late collisions occuried&quot;, tx_latecol),
+	STATS_ENTRY(&quot;aborts&quot;, &quot;transmit aborts due collisions&quot;, tx_abortcol),
+	STATS_ENTRY(&quot;underruns&quot;, &quot;Tx FIFO underruns&quot;, tx_underrun)
+}, ae_stats_rx[] = {
+	STATS_ENTRY(&quot;bcast&quot;, &quot;broadcast frames&quot;, rx_bcast),
+	STATS_ENTRY(&quot;mcast&quot;, &quot;multicast frames&quot;, rx_mcast),
+	STATS_ENTRY(&quot;pause&quot;, &quot;PAUSE frames&quot;, rx_pause),
+	STATS_ENTRY(&quot;control&quot;, &quot;control frames&quot;, rx_ctrl),
+	STATS_ENTRY(&quot;crc_errors&quot;, &quot;frames with CRC errors&quot;, rx_crcerr),
+	STATS_ENTRY(&quot;code_errors&quot;, &quot;frames with invalid opcode&quot;, rx_codeerr),
+	STATS_ENTRY(&quot;runt&quot;, &quot;runt frames&quot;, rx_runt),
+	STATS_ENTRY(&quot;frag&quot;, &quot;fragmented frames&quot;, rx_frag),
+	STATS_ENTRY(&quot;align_errors&quot;, &quot;frames with alignment errors&quot;, rx_align),
+	STATS_ENTRY(&quot;truncated&quot;, &quot;frames truncated due to Rx FIFO inderrun&quot;,
+	    rx_trunc)
+};
+#define	AE_STATS_RX_LEN	(sizeof(ae_stats_rx) / sizeof(*ae_stats_rx))
+#define	AE_STATS_TX_LEN	(sizeof(ae_stats_tx) / sizeof(*ae_stats_tx))
+
 static int
 ae_probe(device_t dev)
 {
-	uint16_t vendorid, deviceid;
+	uint16_t deviceid, vendorid;
 	int i;
 
 	vendorid = pci_get_vendor(dev);
 	deviceid = pci_get_device(dev);
 
+	/*
+	 * Search through the list of supported devs for matching one.
+	 */
 	for (i = 0; i &lt; AE_DEVS_COUNT; i++) {
 		if (vendorid == ae_devs[i].vendorid &amp;&amp;
 		    deviceid == ae_devs[i].deviceid) {
@@ -214,7 +263,6 @@
 			return (BUS_PROBE_DEFAULT);
 		}
 	}
-
 	return (ENXIO);
 }
 
@@ -223,68 +271,95 @@
 {
 	ae_softc_t *sc;
 	struct ifnet *ifp;
-	int error;
 	uint8_t chiprev;
 	uint32_t pcirev;
+	int nmsi, pmc;
+	int error;
 
 	sc = device_get_softc(dev); /* Automatically allocated and zeroed
 				       on attach. */
-
-	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is null&quot;, __LINE__));
+	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
 	sc-&gt;dev = dev;
 
-	/* Initialize per-device mutex. */
+	/*
+	 * Initialize mutexes and tasks.
+	 */
 	mtx_init(&amp;sc-&gt;mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK, MTX_DEF);
-
 	callout_init_mtx(&amp;sc-&gt;tick_ch, &amp;sc-&gt;mtx, 0);
 	TASK_INIT(&amp;sc-&gt;int_task, 0, ae_int_task, sc);
-        TASK_INIT(&amp;sc-&gt;link_task, 0, ae_link_task, sc);
+	TASK_INIT(&amp;sc-&gt;link_task, 0, ae_link_task, sc);
 
-	/* Enable bus mastering. */
-	pci_enable_busmaster(dev);
+	pci_enable_busmaster(dev);		/* Enable bus mastering. */
 
 	sc-&gt;spec_mem = ae_res_spec_mem;
-	sc-&gt;spec_irq = ae_res_spec_irq;
 
-	/* Allocate memory registers. */
+	/*
+	 * Allocate memory-mapped registers.
+	 */
 	error = bus_alloc_resources(dev, sc-&gt;spec_mem, sc-&gt;mem);
 	if (error != 0) {
 		device_printf(dev, &quot;could not allocate memory resources.\n&quot;);
+		sc-&gt;spec_mem = NULL;
 		goto fail;
 	}
 
-	/* Retrieve PCI and chip revisions. */
+	/*
+	 * Retrieve PCI and chip revisions.
+	 */
 	pcirev = pci_get_revid(dev);
 	chiprev = (AE_READ_4(sc, AE_MASTER_REG) &gt;&gt; AE_MASTER_REVNUM_SHIFT) &amp;
 	    AE_MASTER_REVNUM_MASK;
-	if (bootverbose || 1) {
+	if (bootverbose) {
 		device_printf(dev, &quot;pci device revision: %#04x\n&quot;, pcirev);
 		device_printf(dev, &quot;chip id: %#02x\n&quot;, chiprev);
 	}
+	nmsi = pci_msi_count(dev);
+	if (bootverbose)
+		device_printf(dev, &quot;MSI count: %d.\n&quot;, nmsi);
 
-	/* Allocate IRQ resources. */
-	error = bus_alloc_resources(dev, sc-&gt;spec_irq, sc-&gt;irq);
-	if (error != 0) {
-		device_printf(dev, &quot;could not allocate IRQ resources.\n&quot;);
-		goto fail;
+	/*
+	 * Allocate interrupt resources.
+	 */
+	if (msi_disable == 0 &amp;&amp; nmsi == 1) {
+		error = pci_alloc_msi(dev, &amp;nmsi);
+		if (error == 0) {
+			device_printf(dev, &quot;Using MSI messages.\n&quot;);
+			sc-&gt;spec_irq = ae_res_spec_msi;
+			error = bus_alloc_resources(dev, sc-&gt;spec_irq, sc-&gt;irq);
+			if (error != 0) {
+				device_printf(dev, &quot;MSI allocation failed.\n&quot;);
+				sc-&gt;spec_irq = NULL;
+				pci_release_msi(dev);
+			} else {
+				sc-&gt;flags |= AE_FLAG_MSI;
+			}
+		}
 	}
+	if (sc-&gt;spec_irq == NULL) {
+		sc-&gt;spec_irq = ae_res_spec_irq;
+		error = bus_alloc_resources(dev, sc-&gt;spec_irq, sc-&gt;irq);
+		if (error != 0) {
+			device_printf(dev, &quot;could not allocate IRQ resources.\n&quot;);
+			sc-&gt;spec_irq = NULL;
+			goto fail;
+		}
+	}
+	
+	ae_init_tunables(sc);
 
-	/* Reset PHY */
-	AE_LOCK(sc);
-	ae_phy_reset(sc);
-	AE_UNLOCK(sc);
-
-	/* Reset the controller. */
-	error = ae_reset(sc);
+	ae_phy_reset(sc);		/* Reset PHY. */
+	error = ae_reset(sc);		/* Reset the controller itself. */
 	if (error != 0)
 		goto fail;
 
-	/* Initialize PCIE controller. */
 	ae_pcie_init(sc);
 
-	/* Load MAC address. */
-	ae_retrieve_address(sc);
+	ae_retrieve_address(sc);	/* Load MAC address. */
 
+	error = ae_alloc_rings(sc);	/* Allocate ring buffers. */
+	if (error != 0)
+		goto fail;
+
 	/* Set default PHY address. */
 	sc-&gt;phyaddr = AE_PHYADDR_DEFAULT;
 
@@ -300,14 +375,18 @@
 	ifp-&gt;if_ioctl = ae_ioctl;
 	ifp-&gt;if_start = ae_start;
 	ifp-&gt;if_init = ae_init;
-	ifp-&gt;if_capabilities = IFCAP_VLAN_MTU;
-	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
+	ifp-&gt;if_capabilities = IFCAP_VLAN_MTU | IFCAP_VLAN_HWTAGGING;
 	ifp-&gt;if_hwassist = 0;
 	ifp-&gt;if_snd.ifq_drv_maxlen = IFQ_MAXLEN;
 	IFQ_SET_MAXLEN(&amp;ifp-&gt;if_snd, ifp-&gt;if_snd.ifq_drv_maxlen);
 	IFQ_SET_READY(&amp;ifp-&gt;if_snd);
+	if (pci_find_extcap(dev, PCIY_PMG, &amp;pmc) == 0)
+		sc-&gt;flags |= AE_FLAG_PMG;
+	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
 
-	/* Configure and attach MII bus. */
+	/*
+	 * Configure and attach MII bus.
+	 */
 	error = mii_phy_probe(dev, &amp;sc-&gt;miibus, ae_mediachange,
 	    ae_mediastatus);
 	if (error != 0) {
@@ -316,7 +395,12 @@
 	}
 
 	ether_ifattach(ifp, sc-&gt;eaddr);
+	/* Tell the upper layer(s) we support long frames. */
+	ifp-&gt;if_data.ifi_hdrlen = sizeof(struct ether_vlan_header);
 
+	/*
+	 * Create and run all helper tasks.
+	 */
 	TASK_INIT(&amp;sc-&gt;tx_task, 1, ae_tx_task, ifp);
 	sc-&gt;tq = taskqueue_create_fast(&quot;ae_taskq&quot;, M_WAITOK,
             taskqueue_thread_enqueue, &amp;sc-&gt;tq);
@@ -326,10 +410,12 @@
 		error = ENXIO;
 		goto fail;
 	}
-
 	taskqueue_start_threads(&amp;sc-&gt;tq, 1, PI_NET, &quot;%s taskq&quot;,
 	    device_get_nameunit(sc-&gt;dev));
 
+	/*
+	 * Configure interrupt handlers.
+	 */
 	error = bus_setup_intr(dev, sc-&gt;irq[0], INTR_TYPE_NET | INTR_MPSAFE,
 	    ae_intr, NULL, sc, &amp;sc-&gt;intrhand);
 	if (error != 0) {
@@ -348,15 +434,54 @@
 }
 
 static void
+ae_init_tunables(ae_softc_t *sc)
+{
+	struct sysctl_ctx_list *ctx;
+	struct sysctl_oid *root, *stats, *stats_rx, *stats_tx;
+	struct ae_stats *ae_stats;
+	unsigned int i;
+
+	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
+	ae_stats = &amp;sc-&gt;stats;
+
+	ctx = device_get_sysctl_ctx(sc-&gt;dev);
+	root = device_get_sysctl_tree(sc-&gt;dev);
+	stats = SYSCTL_ADD_NODE(ctx, SYSCTL_CHILDREN(root), OID_AUTO, &quot;stats&quot;,
+	    CTLFLAG_RD, NULL, &quot;ae statistics&quot;);
+
+	/*
+	 * Receiver statistcics.
+	 */
+	stats_rx = SYSCTL_ADD_NODE(ctx, SYSCTL_CHILDREN(stats), OID_AUTO, &quot;rx&quot;,
+	    CTLFLAG_RD, NULL, &quot;Rx MAC statistics&quot;);
+	for (i = 0; i &lt; AE_STATS_RX_LEN; i++)
+		SYSCTL_ADD_UINT(ctx, SYSCTL_CHILDREN(stats_rx), OID_AUTO,
+		    ae_stats_rx[i].node, CTLFLAG_RD, (char *)ae_stats +
+		    ae_stats_rx[i].offset, 0, ae_stats_rx[i].desc);
+
+	/*
+	 * Receiver statistcics.
+	 */
+	stats_tx = SYSCTL_ADD_NODE(ctx, SYSCTL_CHILDREN(stats), OID_AUTO, &quot;tx&quot;,
+	    CTLFLAG_RD, NULL, &quot;Tx MAC statistics&quot;);
+	for (i = 0; i &lt; AE_STATS_TX_LEN; i++)
+		SYSCTL_ADD_UINT(ctx, SYSCTL_CHILDREN(stats_tx), OID_AUTO,
+		    ae_stats_tx[i].node, CTLFLAG_RD, (char *)ae_stats +
+		    ae_stats_tx[i].offset, 0, ae_stats_tx[i].desc);
+}
+
+static void
 ae_pcie_init(ae_softc_t *sc)
 {
-	AE_WRITE_4(sc, AE_LTSSM_TESTMODE_REG, AE_LTSSM_TESTMODE_DEFAULT);
-	AE_WRITE_4(sc, AE_DLL_TX_REG, AE_DLL_TX_DEFAULT);
+
+	AE_WRITE_4(sc, AE_PCIE_LTSSM_TESTMODE_REG, AE_PCIE_LTSSM_TESTMODE_DEFAULT);
+	AE_WRITE_4(sc, AE_PCIE_DLL_TX_CTRL_REG, AE_PCIE_DLL_TX_CTRL_DEFAULT);
 }
 
 static void
 ae_phy_reset(ae_softc_t *sc)
 {
+
 	AE_WRITE_4(sc, AE_PHY_ENABLE_REG, AE_PHY_ENABLE);
 	DELAY(1000);	/* XXX: pause(9) ? */
 }
@@ -366,34 +491,38 @@
 {
 	int i;
 
-	/* Issue a soft reset. */
+	/*
+	 * Issue a soft reset.
+	 */
 	AE_WRITE_4(sc, AE_MASTER_REG, AE_MASTER_SOFT_RESET);
 	bus_barrier(sc-&gt;mem[0], AE_MASTER_REG, 4,
 	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE);
 	
+	/*
+	 * Wait for reset to complete.
+	 */
 	for (i = 0; i &lt; AE_RESET_TIMEOUT; i++) {
 		if ((AE_READ_4(sc, AE_MASTER_REG) &amp; AE_MASTER_SOFT_RESET) == 0)
 			break;
 		DELAY(10);
 	}
-
 	if (i == AE_RESET_TIMEOUT) {
 		device_printf(sc-&gt;dev, &quot;reset timeout.\n&quot;);
 		return (ENXIO);
 	}
 
-	/* Wait for everything to enter idle state */
+	/*
+	 * Wait for everything to enter idle state.
+	 */
 	for (i = 0; i &lt; AE_IDLE_TIMEOUT; i++) {
 		if (AE_READ_4(sc, AE_IDLE_REG) == 0)
 			break;
 		DELAY(100);
 	}
-
 	if (i == AE_IDLE_TIMEOUT) {
 		device_printf(sc-&gt;dev, &quot;could not enter idle state.\n&quot;);
 		return (ENXIO);
 	}
-
 	return (0);
 }
 
@@ -408,6 +537,19 @@
 	AE_UNLOCK(sc);
 }
 
+static void
+ae_phy_init(ae_softc_t *sc)
+{
+
+	/*
+	 * Enable link status change interrupt.
+	 * XXX magic numbers.
+	 */
+#ifdef notyet
+	AE_PHY_WRITE(sc, 18, 0xc00);
+#endif
+}
+
 static int
 ae_init_locked(ae_softc_t *sc)
 {
@@ -422,29 +564,29 @@
 	ifp = sc-&gt;ifp;
 	mii = device_get_softc(sc-&gt;miibus);
 
-	/* Stop the device. */
 	ae_stop(sc);
-	
-	/* Reset the adapter. */
 	ae_reset(sc);
-	
-	/* Initialize PCIE module. */
-	ae_pcie_init(sc);
+	ae_pcie_init(sc);		/* Initialize PCIE stuff. */
+	ae_phy_init(sc);
+	ae_powersave_disable(sc);
 
-	/* Initialize ring buffers. */
-	ae_alloc_rings(sc);
-
-	/* Clear and disable interrupts. */
+	/*
+	 * Clear and disable interrupts.
+	 */
 	AE_WRITE_4(sc, AE_ISR_REG, 0xffffffff);
 
-	/* Set the MAC address. */
+	/*
+	 * Set the MAC address.
+	 */
 	bcopy(IF_LLADDR(ifp), eaddr, ETHER_ADDR_LEN);
 	val = eaddr[2] &lt;&lt; 24 | eaddr[3] &lt;&lt; 16 | eaddr[4] &lt;&lt; 8 | eaddr[5];
 	AE_WRITE_4(sc, AE_EADDR0_REG, val);
 	val = eaddr[0] &lt;&lt; 8 | eaddr[1];
 	AE_WRITE_4(sc, AE_EADDR1_REG, val);
 
-	/* Set ring buffers base addresses. */
+	/*
+	 * Set ring buffers base addresses.
+	 */
 	addr = sc-&gt;dma_rxd_busaddr;
 	AE_WRITE_4(sc, AE_DESC_ADDR_HI_REG, BUS_ADDR_HI(addr));
 	AE_WRITE_4(sc, AE_RXD_ADDR_LO_REG, BUS_ADDR_LO(addr));
@@ -453,12 +595,16 @@
 	addr = sc-&gt;dma_txs_busaddr;
 	AE_WRITE_4(sc, AE_TXS_ADDR_LO_REG, BUS_ADDR_LO(addr));
 
-	/* Configure ring buffers sizes. */
+	/*
+	 * Configure ring buffers sizes.
+	 */
 	AE_WRITE_2(sc, AE_RXD_COUNT_REG, AE_RXD_COUNT_DEFAULT);
 	AE_WRITE_2(sc, AE_TXD_BUFSIZE_REG, AE_TXD_BUFSIZE_DEFAULT / 4);
 	AE_WRITE_2(sc, AE_TXS_COUNT_REG, AE_TXS_COUNT_DEFAULT);
 
-	/* Configure interframe gap parameters. */
+	/*
+	 * Configure interframe gap parameters.
+	 */
 	val = ((AE_IFG_TXIPG_DEFAULT &lt;&lt; AE_IFG_TXIPG_SHIFT) &amp;
 	    AE_IFG_TXIPG_MASK) |
 	    ((AE_IFG_RXIPG_DEFAULT &lt;&lt; AE_IFG_RXIPG_SHIFT) &amp;
@@ -469,7 +615,9 @@
 	    AE_IFG_IPGR2_MASK);
 	AE_WRITE_4(sc, AE_IFG_REG, val);
 
-	/* Configure half-duplex operation. */
+	/*
+	 * Configure half-duplex operation.
+	 */
 	val = ((AE_HDPX_LCOL_DEFAULT &lt;&lt; AE_HDPX_LCOL_SHIFT) &amp;
 	    AE_HDPX_LCOL_MASK) |
 	    ((AE_HDPX_RETRY_DEFAULT &lt;&lt; AE_HDPX_RETRY_SHIFT) &amp;
@@ -480,30 +628,42 @@
 	    AE_HDPX_JAMIPG_MASK) | AE_HDPX_EXC_EN;
 	AE_WRITE_4(sc, AE_HDPX_REG, val);
 
-	/* Configure interrupt moderate timer. */
+	/*
+	 * Configure interrupt moderate timer.
+	 */
 	AE_WRITE_2(sc, AE_IMT_REG, AE_IMT_DEFAULT);
 	val = AE_READ_4(sc, AE_MASTER_REG);
 	val |= AE_MASTER_IMT_EN;
 	AE_WRITE_4(sc, AE_MASTER_REG, val);
 
-	/* Configure interrupt clearing timer. */
+	/*
+	 * Configure interrupt clearing timer.
+	 */
 	AE_WRITE_2(sc, AE_ICT_REG, AE_ICT_DEFAULT);
 
-	/* Configure MTU. */
+	/*
+	 * Configure MTU.
+	 */
 	val = ifp-&gt;if_mtu + ETHER_HDR_LEN + ETHER_VLAN_ENCAP_LEN +
 	    ETHER_CRC_LEN;
 	AE_WRITE_2(sc, AE_MTU_REG, val);
 
-	/* Configure cut-through threshold. */
+	/*
+	 * Configure cut-through threshold.
+	 */
 	AE_WRITE_4(sc, AE_CUT_THRESH_REG, AE_CUT_THRESH_DEFAULT);
 
-	/* Configure flow control. */
+	/*
+	 * Configure flow control.
+	 */
 	AE_WRITE_2(sc, AE_FLOW_THRESH_HI_REG, (AE_RXD_COUNT_DEFAULT / 8) * 7);
 	AE_WRITE_2(sc, AE_FLOW_THRESH_LO_REG, (AE_RXD_COUNT_MIN / 8) &gt;
 	    (AE_RXD_COUNT_DEFAULT / 12) ? (AE_RXD_COUNT_MIN / 8) :
 	    (AE_RXD_COUNT_DEFAULT / 12));
 
-	/* Init mailboxes. */
+	/*
+	 * Init mailboxes.
+	 */
 	sc-&gt;txd_cur = sc-&gt;rxd_cur = 0;
 	sc-&gt;txs_ack = sc-&gt;txd_ack = 0;
 	sc-&gt;rxd_cur = 0;
@@ -511,31 +671,44 @@
 	AE_WRITE_2(sc, AE_MB_RXD_IDX_REG, sc-&gt;rxd_cur);
 
 	sc-&gt;tx_inproc = 0;	/* Number of packets the chip processes now. */
+	sc-&gt;flags |= AE_FLAG_TXAVAIL;	/* Free Tx's available. */
 
-	/* We have free Txs available */
-	sc-&gt;flags |= AE_FLAG_TXAVAIL;
-
-	/* Enable DMA. */
+	/*
+	 * Enable DMA.
+	 */
 	AE_WRITE_1(sc, AE_DMAREAD_REG, AE_DMAREAD_EN);
 	AE_WRITE_1(sc, AE_DMAWRITE_REG, AE_DMAWRITE_EN);
 
-	/* Check if everything is OK. */
+	/*
+	 * Check if everything is OK.
+	 */
 	val = AE_READ_4(sc, AE_ISR_REG);
 	if ((val &amp; AE_ISR_PHY_LINKDOWN) != 0) {
-		printf(&quot;Initialization failed.\n&quot;);
+		device_printf(sc-&gt;dev, &quot;Initialization failed.\n&quot;);
 		return (ENXIO);
 	}
 
-	/* Clear interrupt status. */
+	/*
+	 * Clear interrupt status.
+	 */
 	AE_WRITE_4(sc, AE_ISR_REG, 0x3fffffff);
 	AE_WRITE_4(sc, AE_ISR_REG, 0x0);
 
-	/* Enable interrupts. */
+	/*
+	 * Enable interrupts.
+	 */
 	val = AE_READ_4(sc, AE_MASTER_REG);
 	AE_WRITE_4(sc, AE_MASTER_REG, val | AE_MASTER_MANUAL_INT);
 	AE_WRITE_4(sc, AE_IMR_REG, AE_IMR_DEFAULT);
 
-	/* Configure MAC. */
+	/*
+	 * Disable WOL.
+	 */
+	AE_WRITE_4(sc, AE_WOL_REG, 0);
+
+	/*
+	 * Configure MAC.
+	 */
 	val = AE_MAC_TX_CRC_EN | AE_MAC_TX_AUTOPAD |
 	    AE_MAC_FULL_DUPLEX | AE_MAC_CLK_PHY |
 	    AE_MAC_TX_FLOW_EN | AE_MAC_RX_FLOW_EN |
@@ -544,19 +717,21 @@
 	    AE_MAC_PREAMBLE_MASK);
 	AE_WRITE_4(sc, AE_MAC_REG, val);
 
-	/* Set up the receive filter. */
+	/*
+	 * Configure Rx MAC.
+	 */
 	ae_rxfilter(sc);
-/*	ae_rxvlan(sc); XXX: */
+	ae_rxvlan(sc);
 
-	/* Enable Tx/Rx. */
+	/*
+	 * Enable Tx/Rx.
+	 */
 	val = AE_READ_4(sc, AE_MAC_REG);
 	AE_WRITE_4(sc, AE_MAC_REG, val | AE_MAC_TX_EN | AE_MAC_RX_EN);
 
 	sc-&gt;flags &amp;= ~AE_FLAG_LINK;
+	mii_mediachg(mii);	/* Switch to the current media. */
 
-	/* Switch to the current media */
-	mii_mediachg(mii);
-
 	callout_reset(&amp;sc-&gt;tick_ch, hz, ae_tick, sc);
 
 	ifp-&gt;if_drv_flags |= IFF_DRV_RUNNING;
@@ -576,9 +751,8 @@
 	struct ifnet *ifp;
 
 	sc = device_get_softc(dev);
-	KASSERT(sc != NULL, (&quot;[ae: %d]: sc is null&quot;, __LINE__));
+	KASSERT(sc != NULL, (&quot;[ae: %d]: sc is NULL&quot;, __LINE__));
 	ifp = sc-&gt;ifp;
-
 	if (device_is_attached(dev)) {
 		AE_LOCK(sc);
 		sc-&gt;flags |= AE_FLAG_DETACH;
@@ -590,36 +764,31 @@
 		taskqueue_drain(taskqueue_swi, &amp;sc-&gt;link_task);
 		ether_ifdetach(ifp);
 	}
-
 	if (sc-&gt;tq != NULL) {
 		taskqueue_drain(sc-&gt;tq, &amp;sc-&gt;int_task);
 		taskqueue_free(sc-&gt;tq);
 		sc-&gt;tq = NULL;
 	}
-
 	if (sc-&gt;miibus != NULL) {
 		device_delete_child(dev, sc-&gt;miibus);
 		sc-&gt;miibus = NULL;
 	}
-
 	bus_generic_detach(sc-&gt;dev);
 	ae_dma_free(sc);
-
 	if (sc-&gt;intrhand != NULL) {
 		bus_teardown_intr(dev, sc-&gt;irq[0], sc-&gt;intrhand);
 		sc-&gt;intrhand = NULL;
 	}
-
 	if (ifp != NULL) {
 		if_free(ifp);
 		sc-&gt;ifp = NULL;
 	}
-
 	if (sc-&gt;spec_irq != NULL)
 		bus_release_resources(dev, sc-&gt;spec_irq, sc-&gt;irq);
 	if (sc-&gt;spec_mem != NULL)
 		bus_release_resources(dev, sc-&gt;spec_mem, sc-&gt;mem);
-
+	if ((sc-&gt;flags &amp; AE_FLAG_MSI) != 0)
+		pci_release_msi(dev);
 	mtx_destroy(&amp;sc-&gt;mtx);
 
 	return (0);
@@ -635,12 +804,10 @@
 	sc = device_get_softc(dev);
 	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
 
-	/* Locking is done in upper layers. */
+	/*
+	 * Locking is done in upper layers.
+	 */
 
-#ifdef notdef
-	device_printf(sc-&gt;dev, &quot;MII read reg%d\n&quot;, reg);
-#endif
-
 	if (phy != sc-&gt;phyaddr)
 		return (0);
 
@@ -649,18 +816,19 @@
 	    ((AE_MDIO_CLK_25_4 &lt;&lt; AE_MDIO_CLK_SHIFT) &amp; AE_MDIO_CLK_MASK);
 	AE_WRITE_4(sc, AE_MDIO_REG, val);
 
+	/*
+	 * Wait for operation to complete.
+	 */
 	for (i = 0; i &lt; AE_MDIO_TIMEOUT; i++) {
 		DELAY(2);
 		val = AE_READ_4(sc, AE_MDIO_REG);
 		if ((val &amp; (AE_MDIO_START | AE_MDIO_BUSY)) == 0)
 			break;
 	}
-
 	if (i == AE_MDIO_TIMEOUT) {
-		device_printf(sc-&gt;dev, &quot;phy read timeout: %d\n&quot;, reg);
+		device_printf(sc-&gt;dev, &quot;phy read timeout: %d.\n&quot;, reg);
 		return (0);
 	}
-
 	return ((val &lt;&lt; AE_MDIO_DATA_SHIFT) &amp; AE_MDIO_DATA_MASK);
 }
 
@@ -674,7 +842,9 @@
 	sc = device_get_softc(dev);
 	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
 
-	/* Locking is done in upper layers. */
+	/*
+	 * Locking is done in upper layers.
+	 */
 
 	if (phy != sc-&gt;phyaddr)
 		return (0);
@@ -685,21 +855,21 @@
 	    ((val &lt;&lt; AE_MDIO_DATA_SHIFT) &amp; AE_MDIO_DATA_MASK);
 	AE_WRITE_4(sc, AE_MDIO_REG, aereg);
 
+	/*
+	 * Wait for operation to complete.
+	 */
 	for (i = 0; i &lt; AE_MDIO_TIMEOUT; i++) {
 		DELAY(2);
 		aereg = AE_READ_4(sc, AE_MDIO_REG);
 		if ((aereg &amp; (AE_MDIO_START | AE_MDIO_BUSY)) == 0)
 			break;
 	}
-
 	if (i == AE_MDIO_TIMEOUT) {
-		device_printf(sc-&gt;dev, &quot;phy read timeout: %d\n&quot;, reg);
+		device_printf(sc-&gt;dev, &quot;phy write timeout: %d.\n&quot;, reg);
 	}
-
 	return (0);
 }
 
-/* MII bus callback when media changes */
 static void
 ae_miibus_statchg(device_t dev)
 {
@@ -709,7 +879,6 @@
 	taskqueue_enqueue(taskqueue_swi, &amp;sc-&gt;link_task);
 }
 
-/* Get current media status */
 static void
 ae_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr)
 {
@@ -727,7 +896,6 @@
 	AE_UNLOCK(sc);
 }
 
-/* Switch to new media. */
 static int
 ae_mediachange(struct ifnet *ifp)
 {
@@ -737,7 +905,6 @@
 	int error;
 
 	/* XXX: check IFF_UP ?? */
-
 	sc = ifp-&gt;if_softc;
 	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
 	AE_LOCK(sc);
@@ -746,7 +913,6 @@
 		LIST_FOREACH(mii_sc, &amp;mii-&gt;mii_phys, mii_list)
 			mii_phy_reset(mii_sc);
 	}
-
 	error = mii_mediachg(mii);
 	AE_UNLOCK(sc);
 
@@ -769,9 +935,7 @@
 		val &amp;= ~AE_SPICTL_VPD_EN;
 		AE_WRITE_4(sc, AE_SPICTL_REG, val);
 	}
-
 	error = pci_find_extcap(sc-&gt;dev, PCIY_VPD, vpdc);
-
 	return (error);
 }
 
@@ -783,26 +947,24 @@
 
 	AE_WRITE_4(sc, AE_VPD_DATA_REG, 0);	/* Clear register value. */
 
-	/* VPD registers start at offset 0x100. */
+	/*
+	 * VPD registers start at offset 0x100. Read them.
+	 */
 	val = 0x100 + reg * 4;
 	AE_WRITE_4(sc, AE_VPD_CAP_REG, (val &lt;&lt; AE_VPD_CAP_ADDR_SHIFT) &amp;
 	    AE_VPD_CAP_ADDR_MASK);
-
 	for (i = 0; i &lt; AE_VPD_TIMEOUT; i++) {
 		DELAY(2000);
 		val = AE_READ_4(sc, AE_VPD_CAP_REG);
 		if ((val &amp; AE_VPD_CAP_DONE) != 0)
 			break;
 	}
-	
 	if (i == AE_VPD_TIMEOUT) {
 		device_printf(sc-&gt;dev, &quot;timeout reading VPD register %d.\n&quot;,
 		    reg);
 		return (ETIMEDOUT);
 	}
-
 	*word = AE_READ_4(sc, AE_VPD_DATA_REG);
-
 	return (0);
 }
 
@@ -818,7 +980,9 @@
 	KASSERT(sc != NULL, (&quot;[ae, %d]: sc is NULL&quot;, __LINE__));
 	KASSERT(eaddr != NULL, (&quot;[ae, %d]: eaddr is NULL&quot;, __LINE__));
 
-	/* Check for EEPROM. */
+	/*
+	 * Check for EEPROM.
+	 */
 	error = ae_check_eeprom_present(sc, &amp;vpdc);
 	if (error != 0)

[... truncated: 1361 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013682.html">[Haiku-commits] r28751 - haiku/trunk/src/bin/findutils/locate
</A></li>
	<LI>Next message: <A HREF="013685.html">[Haiku-commits] r28753 - haiku/trunk/src/kits/opengl
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13684">[ date ]</a>
              <a href="thread.html#13684">[ thread ]</a>
              <a href="subject.html#13684">[ subject ]</a>
              <a href="author.html#13684">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
