# ECEN-240-Lab-05-Road-Ripper
## BYU-I  Department of Electrical and Computer Engineering
## Overview / Purpose

**Lab-05** is designed to introduce System-Verilog and the use of Vivado to program the Xilinx Artix-7 FPGAl. 

The instructions for this lab are found [HERE](./ECEN240_Lab_5_Vivado_Tutorial.md) and will be downloaded into your repo.  Open that MarkDown document and follow the instructions.  When finished, simply edit the instructions document (ECEN240_Lab_5_Vivado_Tutorial.md"), and push your repository back to the github classroom.


## Helpful Links and Examples
<!-- Done in simple HTML here so they open in a new Tab for the user -->
*  <a href="http://mdcheatsheet.com/"
    target="_blank">Markdown CheatSheet</a>

*  <a href="https://www.tablesgenerator.com/markdown_tables"
        target="_blank"> Markdown TableGenerator</a>

*  <a href="https://www.adobe.com/express/feature/image/resize"
        target="_blank"> Online Image Re-sizer</a>


*  <a href="./ECEN240_Lab_5_Vivado_Tutorial.md"
        target="_blank">Vivado Tutorial</a>
     

*  **Sample Image Link in Markdown:**
![](./Documentation/media/byui-sample-image.png)


