Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  9 10:28:46 2025
| Host         : LAPTOP-8D55SVFB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     83          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (273)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (273)
--------------------------
 There are 73 register/latch pins with no clock driven by root clock pin: game_inst/ball_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_inst/game_over_reg_inv/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_inst/paddle_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/active_video_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_inst/y_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.351        0.000                      0                  130        0.194        0.000                      0                  130        3.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_85  {0.000 5.882}      11.765          85.000          
  clkfbout_clk_wiz_85  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_85        7.351        0.000                      0                  130        0.194        0.000                      0                  130        5.382        0.000                       0                    84  
  clkfbout_clk_wiz_85                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_clk_wiz_85                       
(none)               clkfbout_clk_wiz_85                       
(none)                                    clk_out1_clk_wiz_85  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_85
  To Clock:  clk_out1_clk_wiz_85

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.126ns (27.710%)  route 2.938ns (72.290%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.849     3.169    vga_inst/v_count[10]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[1]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.126ns (27.710%)  route 2.938ns (72.290%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.849     3.169    vga_inst/v_count[10]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[2]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.126ns (27.710%)  route 2.938ns (72.290%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.849     3.169    vga_inst/v_count[10]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[4]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X0Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.126ns (29.063%)  route 2.748ns (70.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.659     2.980    vga_inst/v_count[10]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.126ns (29.063%)  route 2.748ns (70.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.659     2.980    vga_inst/v_count[10]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.126ns (29.063%)  route 2.748ns (70.937%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.659     2.980    vga_inst/v_count[10]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[7]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X1Y28          FDCE (Setup_fdce_C_CE)      -0.205    10.520    vga_inst/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.520    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  7.540    

Slack (MET) :             7.672ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.126ns (30.104%)  route 2.614ns (69.896%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 10.275 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.525     2.846    vga_inst/v_count[10]_i_1_n_0
    SLICE_X0Y27          FDCE                                         r  vga_inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.505    10.275    vga_inst/clk
    SLICE_X0Y27          FDCE                                         r  vga_inst/v_count_reg[0]/C
                         clock pessimism              0.564    10.838    
                         clock uncertainty           -0.115    10.723    
    SLICE_X0Y27          FDCE (Setup_fdce_C_CE)      -0.205    10.518    vga_inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  7.672    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.126ns (30.161%)  route 2.607ns (69.839%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.518     2.839    vga_inst/v_count[10]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X2Y28          FDCE (Setup_fdce_C_CE)      -0.169    10.556    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.126ns (30.161%)  route 2.607ns (69.839%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.518     2.839    vga_inst/v_count[10]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[8]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X2Y28          FDCE (Setup_fdce_C_CE)      -0.169    10.556    vga_inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.765ns  (clk_out1_clk_wiz_85 rise@11.765ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.126ns (30.161%)  route 2.607ns (69.839%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 10.277 - 11.765 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.617    -0.895    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.518    -0.377 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          1.064     0.688    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.840 f  vga_inst/h_count[7]_i_2/O
                         net (fo=3, routed)           0.535     1.374    vga_inst/h_count[7]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.332     1.706 f  vga_inst/h_count[10]_i_2/O
                         net (fo=4, routed)           0.490     2.196    vga_inst/h_count[10]_i_2_n_0
    SLICE_X6Y26          LUT4 (Prop_lut4_I3_O)        0.124     2.320 r  vga_inst/v_count[10]_i_1/O
                         net (fo=11, routed)          0.518     2.839    vga_inst/v_count[10]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                     11.765    11.765 r  
    W5                                                0.000    11.765 r  clk (IN)
                         net (fo=0)                   0.000    11.765    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    13.153 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.315    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     7.097 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.678    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.769 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.507    10.277    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[9]/C
                         clock pessimism              0.564    10.840    
                         clock uncertainty           -0.115    10.725    
    SLICE_X2Y28          FDCE (Setup_fdce_C_CE)      -0.169    10.556    vga_inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                  7.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.594%)  route 0.155ns (52.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.585    -0.596    vga_inst/clk
    SLICE_X0Y27          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.155    -0.300    vga_inst/v_count_reg_n_0_[0]
    SLICE_X5Y27          FDRE                                         r  vga_inst/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.851    -0.839    vga_inst/clk
    SLICE_X5Y27          FDRE                                         r  vga_inst/y_reg[0]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.070    -0.494    vga_inst/y_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.585    -0.596    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  vga_inst/v_count_reg[2]/Q
                         net (fo=9, routed)           0.121    -0.334    vga_inst/v_count_reg_n_0_[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  vga_inst/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    vga_inst/v_count[5]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[5]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092    -0.491    vga_inst/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/h_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.776%)  route 0.176ns (48.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.600    vga_inst/clk
    SLICE_X5Y23          FDCE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  vga_inst/h_count_reg[4]/Q
                         net (fo=10, routed)          0.176    -0.283    vga_inst/h_count_reg_n_0_[4]
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.048    -0.235 r  vga_inst/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    vga_inst/h_count[6]
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.851    -0.839    vga_inst/clk
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[6]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y22          FDCE (Hold_fdce_C_D)         0.133    -0.452    vga_inst/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.147%)  route 0.165ns (53.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.600    vga_inst/clk
    SLICE_X5Y23          FDCE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  vga_inst/h_count_reg[4]/Q
                         net (fo=10, routed)          0.165    -0.295    vga_inst/h_count_reg_n_0_[4]
    SLICE_X5Y22          FDRE                                         r  vga_inst/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.851    -0.839    vga_inst/clk
    SLICE_X5Y22          FDRE                                         r  vga_inst/x_reg[4]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.070    -0.515    vga_inst/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.331%)  route 0.169ns (47.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.585    -0.596    vga_inst/clk
    SLICE_X0Y27          FDCE                                         r  vga_inst/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  vga_inst/v_count_reg[0]/Q
                         net (fo=10, routed)          0.169    -0.286    vga_inst/v_count_reg_n_0_[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.241 r  vga_inst/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_inst/v_count[3]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[3]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120    -0.462    vga_inst/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.585    -0.596    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  vga_inst/v_count_reg[6]/Q
                         net (fo=6, routed)           0.129    -0.326    vga_inst/v_count_reg_n_0_[6]
    SLICE_X1Y28          LUT3 (Prop_lut3_I2_O)        0.045    -0.281 r  vga_inst/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    vga_inst/v_count[6]_i_1_n_0
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092    -0.504    vga_inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.874%)  route 0.146ns (47.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.600    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  vga_inst/h_count_reg[0]/Q
                         net (fo=10, routed)          0.146    -0.290    vga_inst/h_count_reg_n_0_[0]
    SLICE_X7Y23          FDRE                                         r  vga_inst/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.849    -0.841    vga_inst/clk
    SLICE_X7Y23          FDRE                                         r  vga_inst/x_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.070    -0.517    vga_inst/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/h_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.815%)  route 0.180ns (49.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.600    vga_inst/clk
    SLICE_X5Y23          FDCE                                         r  vga_inst/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  vga_inst/h_count_reg[4]/Q
                         net (fo=10, routed)          0.180    -0.279    vga_inst/h_count_reg_n_0_[4]
    SLICE_X6Y22          LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  vga_inst/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_inst/h_count[7]
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.851    -0.839    vga_inst/clk
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[7]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y22          FDCE (Hold_fdce_C_D)         0.121    -0.464    vga_inst/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/h_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.581    -0.600    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  vga_inst/h_count_reg[10]/Q
                         net (fo=7, routed)           0.161    -0.275    vga_inst/h_count_reg_n_0_[10]
    SLICE_X6Y23          LUT4 (Prop_lut4_I3_O)        0.045    -0.230 r  vga_inst/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_inst/h_count[10]
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.849    -0.841    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[10]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.121    -0.479    vga_inst/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_inst/h_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             clk_out1_clk_wiz_85
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_85 rise@0.000ns - clk_out1_clk_wiz_85 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.289%)  route 0.157ns (45.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.583    -0.598    vga_inst/clk
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  vga_inst/h_count_reg[1]/Q
                         net (fo=9, routed)           0.157    -0.301    vga_inst/h_count_reg_n_0_[1]
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_inst/h_count[1]
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.851    -0.839    vga_inst/clk
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y22          FDCE (Hold_fdce_C_D)         0.092    -0.506    vga_inst/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_85
Waveform(ns):       { 0.000 5.882 }
Period(ns):         11.765
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.765      9.610      BUFGCTRL_X0Y0    clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.765      10.516     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y44     game_inst/ball_clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y46     game_inst/ball_clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y46     game_inst/ball_clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y47     game_inst/ball_clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y47     game_inst/ball_clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y47     game_inst/ball_clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y47     game_inst/ball_clk_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.765      10.765     SLICE_X35Y48     game_inst/ball_clk_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.765      201.595    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y44     game_inst/ball_clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y44     game_inst/ball_clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y44     game_inst/ball_clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y44     game_inst/ball_clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y46     game_inst/ball_clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.882       5.382      SLICE_X35Y47     game_inst/ball_clk_counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_85
  To Clock:  clkfbout_clk_wiz_85

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_85
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.547ns  (logic 5.451ns (40.240%)  route 8.096ns (59.760%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  game_inst/ball_x_reg[3]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  game_inst/ball_x_reg[3]/Q
                         net (fo=26, routed)          1.022     1.540    game_inst/ball_x_reg[9]_0[3]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     1.664 r  game_inst/i__carry_i_9/O
                         net (fo=18, routed)          0.699     2.363    game_inst/i__carry_i_9_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.487 r  game_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.520     3.008    game_inst/i__carry__0_i_2__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.473 r  game_inst/r4_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.683     4.156    game_inst/r4260_in
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.329     4.485 r  game_inst/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           1.254     5.739    vga_inst/vga_r_OBUF[3]_inst_i_2_1
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.863 r  vga_inst/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.162     6.025    vga_inst/vga_r_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.149 r  vga_inst/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.820     6.969    vga_inst/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.934    10.028    vga_r_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.547 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.547    vga_r[1]
    H19                                                               r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.410ns  (logic 5.456ns (40.683%)  route 7.955ns (59.317%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  game_inst/ball_x_reg[3]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  game_inst/ball_x_reg[3]/Q
                         net (fo=26, routed)          1.022     1.540    game_inst/ball_x_reg[9]_0[3]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     1.664 r  game_inst/i__carry_i_9/O
                         net (fo=18, routed)          0.699     2.363    game_inst/i__carry_i_9_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.487 r  game_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.520     3.008    game_inst/i__carry__0_i_2__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.473 r  game_inst/r4_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.683     4.156    game_inst/r4260_in
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.329     4.485 r  game_inst/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           1.254     5.739    vga_inst/vga_r_OBUF[3]_inst_i_2_1
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.863 r  vga_inst/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.162     6.025    vga_inst/vga_r_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.149 r  vga_inst/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.820     6.969    vga_inst/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.793     9.887    vga_r_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.410 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.410    vga_r[0]
    G19                                                               r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.117ns  (logic 5.456ns (41.594%)  route 7.661ns (58.406%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  game_inst/ball_x_reg[3]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  game_inst/ball_x_reg[3]/Q
                         net (fo=26, routed)          1.022     1.540    game_inst/ball_x_reg[9]_0[3]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     1.664 r  game_inst/i__carry_i_9/O
                         net (fo=18, routed)          0.699     2.363    game_inst/i__carry_i_9_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.487 r  game_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.520     3.008    game_inst/i__carry__0_i_2__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.473 r  game_inst/r4_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.683     4.156    game_inst/r4260_in
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.329     4.485 r  game_inst/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           1.254     5.739    vga_inst/vga_r_OBUF[3]_inst_i_2_1
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.863 r  vga_inst/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.162     6.025    vga_inst/vga_r_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.149 r  vga_inst/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.820     6.969    vga_inst/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.500     9.593    vga_r_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.117 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.117    vga_r[2]
    J19                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.074ns  (logic 5.359ns (40.993%)  route 7.715ns (59.007%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     6.334    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     6.458 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.086     9.544    vga_g_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.074 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.074    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.731ns  (logic 5.434ns (42.687%)  route 7.297ns (57.313%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT4=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE                         0.000     0.000 r  game_inst/ball_x_reg[3]/C
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  game_inst/ball_x_reg[3]/Q
                         net (fo=26, routed)          1.022     1.540    game_inst/ball_x_reg[9]_0[3]
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     1.664 r  game_inst/i__carry_i_9/O
                         net (fo=18, routed)          0.699     2.363    game_inst/i__carry_i_9_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I1_O)        0.124     2.487 r  game_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.520     3.008    game_inst/i__carry__0_i_2__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     3.473 r  game_inst/r4_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           0.683     4.156    game_inst/r4260_in
    SLICE_X6Y27          LUT4 (Prop_lut4_I2_O)        0.329     4.485 r  game_inst/vga_r_OBUF[3]_inst_i_29/O
                         net (fo=1, routed)           1.254     5.739    vga_inst/vga_r_OBUF[3]_inst_i_2_1
    SLICE_X8Y31          LUT6 (Prop_lut6_I2_O)        0.124     5.863 r  vga_inst/vga_r_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.162     6.025    vga_inst/vga_r_OBUF[3]_inst_i_8_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.149 r  vga_inst/vga_r_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.820     6.969    vga_inst/vga_r_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.093 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.135     9.229    vga_r_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.731 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.731    vga_r[3]
    N19                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 5.334ns (42.435%)  route 7.236ns (57.565%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     6.334    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     6.458 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.608     9.065    vga_g_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.571 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.571    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.443ns  (logic 5.358ns (43.060%)  route 7.085ns (56.940%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     6.334    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     6.458 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.457     8.914    vga_g_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.443 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.443    vga_g[2]
    G17                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.380ns  (logic 5.354ns (43.246%)  route 7.026ns (56.754%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.976     6.142    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.266 r  vga_inst/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.589     8.855    vga_b_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.380 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.380    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.217ns  (logic 5.332ns (43.646%)  route 6.885ns (56.354%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.976     6.142    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     6.266 r  vga_inst/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.448     8.714    vga_b_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.217 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.217    vga_b[1]
    L18                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/current_char_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.142ns  (logic 5.350ns (44.060%)  route 6.792ns (55.940%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          LDCE                         0.000     0.000 r  game_inst/current_char_reg[0]/G
    SLICE_X8Y27          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  game_inst/current_char_reg[0]/Q
                         net (fo=3, routed)           0.835     1.460    game_inst/current_char[0]
    SLICE_X10Y26         LUT5 (Prop_lut5_I1_O)        0.150     1.610 r  game_inst/vga_r_OBUF[3]_inst_i_69/O
                         net (fo=9, routed)           1.035     2.645    game_inst/vga_r_OBUF[3]_inst_i_69_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.356     3.001 r  game_inst/vga_r_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.433     3.434    game_inst/vga_r_OBUF[3]_inst_i_71_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.326     3.760 f  game_inst/vga_r_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.303     4.063    game_inst/vga_r_OBUF[3]_inst_i_45_n_0
    SLICE_X9Y25          LUT3 (Prop_lut3_I2_O)        0.124     4.187 r  game_inst/vga_r_OBUF[3]_inst_i_16/O
                         net (fo=3, routed)           0.855     5.042    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.166 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     6.334    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     6.458 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.164     8.621    vga_g_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    12.142 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.142    vga_g[0]
    J17                                                               r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/brick_reg[0][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDSE                         0.000     0.000 r  game_inst/brick_reg[0][1]/C
    SLICE_X9Y34          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[0][1]/Q
                         net (fo=3, routed)           0.167     0.308    game_inst/brick_reg[0][1]__0
    SLICE_X9Y34          LUT3 (Prop_lut3_I0_O)        0.042     0.350 r  game_inst/brick[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    game_inst/brick[0][1]_i_1_n_0
    SLICE_X9Y34          FDSE                                         r  game_inst/brick_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[1][8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[1][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDSE                         0.000     0.000 r  game_inst/brick_reg[1][8]/C
    SLICE_X11Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[1][8]/Q
                         net (fo=4, routed)           0.168     0.309    game_inst/brick_reg[1][8]__0
    SLICE_X11Y34         LUT4 (Prop_lut4_I2_O)        0.045     0.354 r  game_inst/brick[1][8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    game_inst/brick[1][8]_i_1_n_0
    SLICE_X11Y34         FDSE                                         r  game_inst/brick_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[2][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDSE                         0.000     0.000 r  game_inst/brick_reg[2][1]/C
    SLICE_X3Y36          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[2][1]/Q
                         net (fo=3, routed)           0.168     0.309    game_inst/brick_reg[2][1]__0
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.354 r  game_inst/brick[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    game_inst/brick[2][1]_i_1_n_0
    SLICE_X3Y36          FDSE                                         r  game_inst/brick_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[2][4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDSE                         0.000     0.000 r  game_inst/brick_reg[2][4]/C
    SLICE_X5Y37          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[2][4]/Q
                         net (fo=4, routed)           0.168     0.309    game_inst/brick_reg[2][4]__0
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.045     0.354 r  game_inst/brick[2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    game_inst/brick[2][4]_i_1_n_0
    SLICE_X5Y37          FDSE                                         r  game_inst/brick_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[3][7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDSE                         0.000     0.000 r  game_inst/brick_reg[3][7]/C
    SLICE_X5Y35          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[3][7]/Q
                         net (fo=4, routed)           0.180     0.321    game_inst/brick_reg[3][7]__0
    SLICE_X5Y35          LUT4 (Prop_lut4_I2_O)        0.042     0.363 r  game_inst/brick[3][7]_i_1/O
                         net (fo=1, routed)           0.000     0.363    game_inst/brick[3][7]_i_1_n_0
    SLICE_X5Y35          FDSE                                         r  game_inst/brick_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[3][1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDSE                         0.000     0.000 r  game_inst/brick_reg[3][1]/C
    SLICE_X5Y33          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[3][1]/Q
                         net (fo=4, routed)           0.178     0.319    game_inst/brick_reg[3][1]__0
    SLICE_X5Y33          LUT4 (Prop_lut4_I2_O)        0.045     0.364 r  game_inst/brick[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    game_inst/brick[3][1]_i_1_n_0
    SLICE_X5Y33          FDSE                                         r  game_inst/brick_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[0][5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.168%)  route 0.182ns (49.832%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDSE                         0.000     0.000 r  game_inst/brick_reg[0][5]/C
    SLICE_X9Y36          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[0][5]/Q
                         net (fo=4, routed)           0.182     0.323    game_inst/brick_reg[0][5]__0
    SLICE_X9Y36          LUT4 (Prop_lut4_I2_O)        0.042     0.365 r  game_inst/brick[0][5]_i_1/O
                         net (fo=1, routed)           0.000     0.365    game_inst/brick[0][5]_i_1_n_0
    SLICE_X9Y36          FDSE                                         r  game_inst/brick_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[4][6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[4][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDSE                         0.000     0.000 r  game_inst/brick_reg[4][6]/C
    SLICE_X7Y34          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[4][6]/Q
                         net (fo=4, routed)           0.179     0.320    game_inst/brick_reg[4][6]__0
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  game_inst/brick[4][6]_i_1/O
                         net (fo=1, routed)           0.000     0.365    game_inst/brick[4][6]_i_1_n_0
    SLICE_X7Y34          FDSE                                         r  game_inst/brick_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[3][0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDSE                         0.000     0.000 r  game_inst/brick_reg[3][0]/C
    SLICE_X5Y32          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[3][0]/Q
                         net (fo=3, routed)           0.179     0.320    game_inst/brick_reg[3][0]__0
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  game_inst/brick[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    game_inst/brick[3][0]_i_1_n_0
    SLICE_X5Y32          FDSE                                         r  game_inst/brick_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/brick_reg[4][8]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/brick_reg[4][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDSE                         0.000     0.000 r  game_inst/brick_reg[4][8]/C
    SLICE_X7Y33          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/brick_reg[4][8]/Q
                         net (fo=4, routed)           0.179     0.320    game_inst/brick_reg[4][8]__0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.045     0.365 r  game_inst/brick[4][8]_i_1/O
                         net (fo=1, routed)           0.000     0.365    game_inst/brick[4][8]_i_1_n_0
    SLICE_X7Y33          FDSE                                         r  game_inst/brick_reg[4][8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_85
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.289ns  (logic 4.971ns (32.516%)  route 10.317ns (67.484%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.849     5.695    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.348     6.043 f  vga_inst/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.832     6.876    vga_inst/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     7.000 r  vga_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.815     7.815    vga_inst/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.934    10.873    vga_r_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.392 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.392    vga_r[1]
    H19                                                               r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.152ns  (logic 4.976ns (32.838%)  route 10.176ns (67.162%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.849     5.695    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.348     6.043 f  vga_inst/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.832     6.876    vga_inst/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     7.000 r  vga_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.815     7.815    vga_inst/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.793    10.732    vga_r_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.256 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.256    vga_r[0]
    G19                                                               r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.859ns  (logic 4.976ns (33.488%)  route 9.883ns (66.512%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.849     5.695    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.348     6.043 f  vga_inst/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.832     6.876    vga_inst/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     7.000 r  vga_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.815     7.815    vga_inst/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.500    10.438    vga_r_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.962 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.962    vga_r[2]
    J19                                                               r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.681ns  (logic 4.858ns (33.094%)  route 9.822ns (66.906%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.681     5.528    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.348     5.876 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     7.044    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.168 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.086    10.254    vga_g_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.784 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.784    vga_g[3]
    D17                                                               r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.473ns  (logic 4.954ns (34.233%)  route 9.518ns (65.767%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.849     5.695    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.348     6.043 f  vga_inst/vga_r_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.832     6.876    vga_inst/vga_r_OBUF[3]_inst_i_18_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124     7.000 r  vga_inst/vga_r_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.815     7.815    vga_inst/vga_r_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     7.939 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.135    10.074    vga_r_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.576 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.576    vga_r[3]
    N19                                                               r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.261ns  (logic 4.853ns (34.029%)  route 9.408ns (65.971%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.960     5.807    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.348     6.155 r  vga_inst/vga_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.971     7.126    vga_inst/vga_r_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.250 r  vga_inst/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.589     9.839    vga_b_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.364 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.364    vga_b[3]
    J18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 4.833ns (34.093%)  route 9.344ns (65.907%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.681     5.528    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.348     5.876 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     7.044    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.168 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.608     9.775    vga_g_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.281 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.281    vga_g[1]
    H17                                                               r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.098ns  (logic 4.831ns (34.269%)  route 9.267ns (65.731%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.960     5.807    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.348     6.155 r  vga_inst/vga_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.971     7.126    vga_inst/vga_r_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.250 r  vga_inst/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.448     9.698    vga_b_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.202 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.202    vga_b[1]
    L18                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.050ns  (logic 4.857ns (34.570%)  route 9.193ns (65.430%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.681     5.528    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I3_O)        0.348     5.876 r  vga_inst/vga_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.168     7.044    vga_inst/vga_g_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.124     7.168 r  vga_inst/vga_g_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.457     9.624    vga_g_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.153 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.153    vga_g[2]
    G17                                                               r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.963ns  (logic 4.847ns (34.713%)  route 9.116ns (65.287%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.615    -0.897    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_inst/x_reg[9]/Q
                         net (fo=35, routed)          2.900     2.460    vga_inst/Q[9]
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     2.584 f  vga_inst/current_char_reg[6]_i_12/O
                         net (fo=2, routed)           1.150     3.734    vga_inst/current_char_reg[6]_i_12_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.124     3.858 r  vga_inst/current_char_reg[6]_i_7/O
                         net (fo=3, routed)           0.837     4.695    vga_inst/current_char_reg[6]_i_7_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.152     4.847 f  vga_inst/vga_r_OBUF[3]_inst_i_20/O
                         net (fo=3, routed)           0.960     5.807    vga_inst/vga_r_OBUF[3]_inst_i_20_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.348     6.155 r  vga_inst/vga_r_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           0.971     7.126    vga_inst/vga_r_OBUF[3]_inst_i_4_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.124     7.250 r  vga_inst/vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.297     9.547    vga_b_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.066 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.066    vga_b[2]
    K18                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/font_row_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.859ns  (logic 0.367ns (42.700%)  route 0.492ns (57.300%))
  Logic Levels:           0  
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X5Y27          FDRE                                         r  vga_inst/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.367    -1.125 r  vga_inst/y_reg[0]/Q
                         net (fo=5, routed)           0.492    -0.633    game_inst/y[0]
    SLICE_X8Y27          LDCE                                         r  game_inst/font_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/font_row_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.246ns  (logic 0.367ns (29.464%)  route 0.879ns (70.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.505    -1.490    vga_inst/clk
    SLICE_X4Y28          FDRE                                         r  vga_inst/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  vga_inst/y_reg[1]/Q
                         net (fo=6, routed)           0.879    -0.244    game_inst/y[1]
    SLICE_X10Y25         LDCE                                         r  game_inst/font_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.517ns  (logic 0.467ns (30.781%)  route 1.050ns (69.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.500    -1.495    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.658    -0.470    vga_inst/Q[3]
    SLICE_X8Y26          LUT6 (Prop_lut6_I4_O)        0.100    -0.370 r  vga_inst/current_char_reg[4]_i_1/O
                         net (fo=1, routed)           0.392     0.022    game_inst/D[4]
    SLICE_X10Y26         LDCE                                         r  game_inst/current_char_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.652ns  (logic 0.567ns (34.313%)  route 1.085ns (65.687%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.500    -1.495    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.567    -0.561    vga_inst/Q[3]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.100    -0.461 f  vga_inst/current_char_reg[2]_i_2/O
                         net (fo=3, routed)           0.519     0.057    vga_inst/current_char_reg[2]_i_2_n_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.100     0.157 r  vga_inst/current_char_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.157    game_inst/D[2]
    SLICE_X10Y26         LDCE                                         r  game_inst/current_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.674ns  (logic 0.467ns (27.898%)  route 1.207ns (72.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.500    -1.495    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.694    -0.434    vga_inst/Q[3]
    SLICE_X8Y27          LUT6 (Prop_lut6_I2_O)        0.100    -0.334 r  vga_inst/current_char_reg[0]_i_1/O
                         net (fo=1, routed)           0.513     0.179    game_inst/D[0]
    SLICE_X8Y27          LDCE                                         r  game_inst/current_char_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/font_row_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.186ns (22.968%)  route 0.624ns (77.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.583    -0.598    vga_inst/clk
    SLICE_X5Y27          FDRE                                         r  vga_inst/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  vga_inst/y_reg[2]/Q
                         net (fo=12, routed)          0.309    -0.149    vga_inst/y_reg[9]_0[2]
    SLICE_X7Y27          LUT1 (Prop_lut1_I0_O)        0.045    -0.104 r  vga_inst/font_row_reg[2]_i_1/O
                         net (fo=1, routed)           0.315     0.211    game_inst/vga_r_OBUF[3]_inst_i_45_0[0]
    SLICE_X10Y25         LDCE                                         r  game_inst/font_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.723ns  (logic 0.467ns (27.102%)  route 1.256ns (72.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.500    -1.495    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.367    -1.128 f  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.691    -0.437    vga_inst/Q[3]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.100    -0.337 r  vga_inst/current_char_reg[5]_i_1/O
                         net (fo=5, routed)           0.565     0.228    game_inst/D[5]
    SLICE_X10Y25         LDCE                                         r  game_inst/current_char_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.231ns (26.052%)  route 0.656ns (73.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.583    -0.598    vga_inst/clk
    SLICE_X5Y27          FDRE                                         r  vga_inst/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  vga_inst/y_reg[2]/Q
                         net (fo=12, routed)          0.188    -0.269    vga_inst/y_reg[9]_0[2]
    SLICE_X6Y27          LUT6 (Prop_lut6_I4_O)        0.045    -0.224 r  vga_inst/current_char_reg[5]_i_2/O
                         net (fo=15, routed)          0.467     0.243    vga_inst/current_char_reg[5]_i_2_n_0
    SLICE_X10Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.288 r  vga_inst/current_char_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    game_inst/D[3]
    SLICE_X10Y26         LDCE                                         r  game_inst/current_char_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.913ns  (logic 0.232ns (25.402%)  route 0.681ns (74.598%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.580    -0.601    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.409    -0.051    vga_inst/Q[3]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.045    -0.006 f  vga_inst/current_char_reg[5]_i_1/O
                         net (fo=5, routed)           0.272     0.266    vga_inst/D[5]
    SLICE_X9Y25          LUT1 (Prop_lut1_I0_O)        0.046     0.312 r  vga_inst/current_char_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.312    game_inst/D[6]
    SLICE_X9Y25          LDCE                                         r  game_inst/current_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Destination:            game_inst/current_char_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.997ns  (logic 0.280ns (28.089%)  route 0.717ns (71.911%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.580    -0.601    vga_inst/clk
    SLICE_X5Y24          FDRE                                         r  vga_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  vga_inst/x_reg[3]/Q
                         net (fo=21, routed)          0.348    -0.113    vga_inst/Q[3]
    SLICE_X9Y25          LUT6 (Prop_lut6_I3_O)        0.045    -0.068 f  vga_inst/current_char_reg[2]_i_2/O
                         net (fo=3, routed)           0.155     0.087    vga_inst/current_char_reg[2]_i_2_n_0
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.132 f  vga_inst/current_char_reg[6]_i_4/O
                         net (fo=2, routed)           0.094     0.226    vga_inst/current_char_reg[6]_i_4_n_0
    SLICE_X9Y25          LUT2 (Prop_lut2_I1_O)        0.049     0.275 r  vga_inst/current_char_reg[1]_i_1/O
                         net (fo=1, routed)           0.121     0.395    game_inst/D[1]
    SLICE_X10Y26         LDCE                                         r  game_inst/current_char_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_85
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_85'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_85 fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 f  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.894    clkgen/inst/clk_in1_clk_wiz_85
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    17.752 f  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    18.282    clkgen/inst/clkfbout_clk_wiz_85
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.311 f  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    19.127    clkgen/inst/clkfbout_buf_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_85'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clkgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clkfbout_clk_wiz_85
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clkgen/inst/clkfbout_buf_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clkgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_85

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.441ns (30.661%)  route 3.259ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          3.259     4.701    vga_inst/AR[0]
    SLICE_X7Y22          FDCE                                         f  vga_inst/h_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.441ns (30.661%)  route 3.259ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          3.259     4.701    vga_inst/AR[0]
    SLICE_X7Y22          FDCE                                         f  vga_inst/h_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.441ns (30.661%)  route 3.259ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          3.259     4.701    vga_inst/AR[0]
    SLICE_X7Y22          FDCE                                         f  vga_inst/h_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X7Y22          FDCE                                         r  vga_inst/h_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.441ns (30.661%)  route 3.259ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          3.259     4.701    vga_inst/AR[0]
    SLICE_X6Y22          FDCE                                         f  vga_inst/h_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 1.441ns (30.661%)  route 3.259ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          3.259     4.701    vga_inst/AR[0]
    SLICE_X6Y22          FDCE                                         f  vga_inst/h_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    -1.492    vga_inst/clk
    SLICE_X6Y22          FDCE                                         r  vga_inst/h_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.441ns (32.672%)  route 2.970ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.970     4.411    vga_inst/AR[0]
    SLICE_X6Y23          FDCE                                         f  vga_inst/h_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.502    -1.493    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.441ns (32.672%)  route 2.970ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.970     4.411    vga_inst/AR[0]
    SLICE_X6Y23          FDCE                                         f  vga_inst/h_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.502    -1.493    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.441ns (32.672%)  route 2.970ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.970     4.411    vga_inst/AR[0]
    SLICE_X6Y23          FDCE                                         f  vga_inst/h_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.502    -1.493    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.441ns (32.672%)  route 2.970ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.970     4.411    vga_inst/AR[0]
    SLICE_X6Y23          FDCE                                         f  vga_inst/h_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.502    -1.493    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/h_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.411ns  (logic 1.441ns (32.672%)  route 2.970ns (67.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.347ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=95, routed)          2.970     4.411    vga_inst/AR[0]
    SLICE_X6Y23          FDCE                                         f  vga_inst/h_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          1.502    -1.493    vga_inst/clk
    SLICE_X6Y23          FDCE                                         r  vga_inst/h_count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.501%)  route 0.722ns (77.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          0.722     0.931    vga_inst/AR[0]
    SLICE_X2Y28          FDCE                                         f  vga_inst/v_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.501%)  route 0.722ns (77.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          0.722     0.931    vga_inst/AR[0]
    SLICE_X2Y28          FDCE                                         f  vga_inst/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.210ns (22.501%)  route 0.722ns (77.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          0.722     0.931    vga_inst/AR[0]
    SLICE_X2Y28          FDCE                                         f  vga_inst/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X2Y28          FDCE                                         r  vga_inst/v_count_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.210ns (22.480%)  route 0.723ns (77.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          0.723     0.932    vga_inst/AR[0]
    SLICE_X5Y28          FDCE                                         f  vga_inst/v_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.852    -0.838    vga_inst/clk
    SLICE_X5Y28          FDCE                                         r  vga_inst/v_count_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.210ns (16.287%)  route 1.077ns (83.713%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.077     1.286    vga_inst/AR[0]
    SLICE_X0Y27          FDCE                                         f  vga_inst/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.853    -0.837    vga_inst/clk
    SLICE_X0Y27          FDCE                                         r  vga_inst/v_count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.210ns (15.602%)  route 1.133ns (84.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.133     1.343    vga_inst/AR[0]
    SLICE_X1Y28          FDCE                                         f  vga_inst/v_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.210ns (15.602%)  route 1.133ns (84.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.133     1.343    vga_inst/AR[0]
    SLICE_X1Y28          FDCE                                         f  vga_inst/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.210ns (15.602%)  route 1.133ns (84.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.133     1.343    vga_inst/AR[0]
    SLICE_X1Y28          FDCE                                         f  vga_inst/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X1Y28          FDCE                                         r  vga_inst/v_count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.210ns (15.552%)  route 1.138ns (84.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.138     1.347    vga_inst/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_inst/v_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            vga_inst/v_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_85  {rise@0.000ns fall@5.882ns period=11.765ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.210ns (15.552%)  route 1.138ns (84.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=95, routed)          1.138     1.347    vga_inst/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_inst/v_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_85 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkgen/inst/clk_in1_clk_wiz_85
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkgen/inst/clk_out1_clk_wiz_85
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkgen/inst/clkout1_buf/O
                         net (fo=82, routed)          0.854    -0.836    vga_inst/clk
    SLICE_X0Y28          FDCE                                         r  vga_inst/v_count_reg[2]/C





