{"vcs1":{"timestamp_begin":1726939937.734174780, "rt":1.31, "ut":0.34, "st":0.24}}
{"vcselab":{"timestamp_begin":1726939939.128476270, "rt":0.98, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1726939940.200967234, "rt":0.42, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726939936.971324630}
{"VCS_COMP_START_TIME": 1726939936.971324630}
{"VCS_COMP_END_TIME": 1726939941.960844287}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329836}}
{"stitch_vcselab": {"peak_mem": 215172}}
