// Seed: 2532625922
module module_0;
  for (id_1 = -1; 1'h0; id_2 = id_2 * -1) wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1,
    input  tri1  id_2,
    output wor   id_3,
    output uwire id_4,
    input  wand  id_5,
    output tri1  id_6,
    input  wire  id_7,
    output wand  id_8,
    output logic id_9,
    output tri0  id_10,
    input  tri0  id_11
);
  always id_9 <= id_1;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
endmodule
