// Seed: 4025542773
module module_0 #(
    parameter id_5 = 32'd72,
    parameter id_6 = 32'd59
);
  tri1 id_2;
  assign module_1.id_6 = 0;
  wire id_3;
  wire id_4;
  defparam id_5.id_6 = 1 - id_2;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input supply0 id_5,
    output wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output logic id_9,
    input uwire id_10
);
  wire  id_12;
  uwire id_13;
  always @(negedge 1'h0) id_9 = #1 "" - id_10;
  wire id_14;
  module_0 modCall_1 ();
  assign id_13 = 1'b0;
endmodule
