Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 21:33:21 2025
| Host         : xbb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Decoder_timing_summary_routed.rpt -pb Decoder_timing_summary_routed.pb -rpx Decoder_timing_summary_routed.rpx -warn_on_violation
| Design       : Decoder
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.761ns  (logic 4.612ns (52.645%)  route 4.149ns (47.355%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 r  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           2.468     3.841    data_i_IBUF[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I3_O)        0.097     3.938 r  data_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.680     5.618    data_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     8.761 r  data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.761    data_o[0]
    H17                                                               r  data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 4.644ns (54.574%)  route 3.866ns (45.426%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 r  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           2.160     3.532    data_i_IBUF[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     3.629 r  data_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.706     5.335    data_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     8.510 r  data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.510    data_o[2]
    J13                                                               r  data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.439ns  (logic 4.627ns (54.829%)  route 3.812ns (45.171%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 r  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           2.461     3.833    data_i_IBUF[2]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     3.930 r  data_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.351     5.281    data_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158     8.439 r  data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.439    data_o[1]
    K15                                                               r  data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.229ns  (logic 4.647ns (56.472%)  route 3.582ns (43.528%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           1.789     3.162    data_i_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.097     3.259 r  data_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.792     5.051    data_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     8.229 r  data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.229    data_o[7]
    U16                                                               r  data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.118ns  (logic 4.647ns (57.239%)  route 3.471ns (42.761%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           1.791     3.163    data_i_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.097     3.260 r  data_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.681     4.940    data_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.177     8.118 r  data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.118    data_o[6]
    U17                                                               r  data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[1]
                            (input port)
  Destination:            data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 4.629ns (57.861%)  route 3.371ns (42.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  data_i[1] (IN)
                         net (fo=0)                   0.000     0.000    data_i[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.358     1.358 r  data_i_IBUF[1]_inst/O
                         net (fo=8, routed)           1.682     3.040    data_i_IBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.097     3.137 r  data_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.689     4.826    data_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     8.001 r  data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.001    data_o[5]
    V17                                                               r  data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[2]
                            (input port)
  Destination:            data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 4.643ns (61.423%)  route 2.916ns (38.577%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  data_i[2] (IN)
                         net (fo=0)                   0.000     0.000    data_i[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.372     1.372 f  data_i_IBUF[2]_inst/O
                         net (fo=8, routed)           1.727     3.100    data_i_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.097     3.197 r  data_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.189     4.385    data_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.174     7.560 r  data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.560    data_o[4]
    R18                                                               r  data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_i[1]
                            (input port)
  Destination:            data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 4.628ns (61.769%)  route 2.864ns (38.231%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  data_i[1] (IN)
                         net (fo=0)                   0.000     0.000    data_i[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.358     1.358 f  data_i_IBUF[1]_inst/O
                         net (fo=8, routed)           1.675     3.033    data_i_IBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.097     3.130 r  data_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.189     4.319    data_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173     7.492 r  data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.492    data_o[3]
    N14                                                               r  data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_i[1]
                            (input port)
  Destination:            data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.529ns (65.119%)  route 0.819ns (34.881%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  en_i[1] (IN)
                         net (fo=0)                   0.000     0.000    en_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  en_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.408     0.656    en_i_IBUF[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.701 r  data_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.111    data_o_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.347 r  data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.347    data_o[1]
    K15                                                               r  data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[2]
                            (input port)
  Destination:            data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.550ns (65.354%)  route 0.822ns (34.646%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_i[2] (IN)
                         net (fo=0)                   0.000     0.000    en_i[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  en_i_IBUF[2]_inst/O
                         net (fo=8, routed)           0.516     0.769    en_i_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.814 r  data_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.306     1.120    data_o_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.372 r  data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.372    data_o[4]
    R18                                                               r  data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[1]
                            (input port)
  Destination:            data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.544ns (64.227%)  route 0.860ns (35.773%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  en_i[1] (IN)
                         net (fo=0)                   0.000     0.000    en_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  en_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.554     0.801    en_i_IBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.846 r  data_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.306     1.152    data_o_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.403 r  data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.403    data_o[3]
    N14                                                               r  data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[1]
                            (input port)
  Destination:            data_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.514ns (59.914%)  route 1.013ns (40.086%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  en_i[1] (IN)
                         net (fo=0)                   0.000     0.000    en_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  en_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.431     0.678    en_i_IBUF[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I2_O)        0.045     0.723 r  data_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.305    data_o_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.527 r  data_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.527    data_o[0]
    H17                                                               r  data_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[2]
                            (input port)
  Destination:            data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.554ns (59.429%)  route 1.061ns (40.571%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_i[2] (IN)
                         net (fo=0)                   0.000     0.000    en_i[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  en_i_IBUF[2]_inst/O
                         net (fo=8, routed)           0.461     0.714    en_i_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.759 r  data_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.600     1.359    data_o_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.614 r  data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.614    data_o[6]
    U17                                                               r  data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[1]
                            (input port)
  Destination:            data_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.546ns (58.367%)  route 1.103ns (41.633%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  en_i[1] (IN)
                         net (fo=0)                   0.000     0.000    en_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  en_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.512     0.760    en_i_IBUF[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.805 r  data_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.590     1.395    data_o_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.648 r  data_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.648    data_o[2]
    J13                                                               r  data_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[2]
                            (input port)
  Destination:            data_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.554ns (58.240%)  route 1.114ns (41.760%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  en_i[2] (IN)
                         net (fo=0)                   0.000     0.000    en_i[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  en_i_IBUF[2]_inst/O
                         net (fo=8, routed)           0.458     0.711    en_i_IBUF[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.756 r  data_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.656     1.412    data_o_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.668 r  data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.668    data_o[7]
    U16                                                               r  data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_i[1]
                            (input port)
  Destination:            data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.545ns (57.143%)  route 1.159ns (42.857%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  en_i[1] (IN)
                         net (fo=0)                   0.000     0.000    en_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  en_i_IBUF[1]_inst/O
                         net (fo=8, routed)           0.555     0.802    en_i_IBUF[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.847 r  data_o_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.604     1.451    data_o_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.704 r  data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.704    data_o[5]
    V17                                                               r  data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





