// Seed: 3195558588
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output reg id_8;
  output logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  always id_8 <= #1 -1;
  module_0 modCall_1 (id_5);
  assign id_7[id_1+-1] = 1;
  assign id_5 = -1;
endmodule
