set verilog_files {\
	rc5_core.v\
	rc5_dpc.v\
	rc5_keyex.v\
	rc5_rol.v\
}

set clk i_clk

set top_des_name rc5_core

set dont_touch_module_name TSC
