;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/1/2022 4:11:45 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x31690000  	12649
0x0008	0x30E90000  	12521
0x000C	0x30E90000  	12521
0x0010	0x30E90000  	12521
0x0014	0x30E90000  	12521
0x0018	0x30E90000  	12521
0x001C	0x30E90000  	12521
0x0020	0x30E90000  	12521
0x0024	0x30E90000  	12521
0x0028	0x30E90000  	12521
0x002C	0x30E90000  	12521
0x0030	0x30E90000  	12521
0x0034	0x30E90000  	12521
0x0038	0x30E90000  	12521
0x003C	0x30E90000  	12521
0x0040	0x30E90000  	12521
0x0044	0x30E90000  	12521
0x0048	0x30E90000  	12521
0x004C	0x30E90000  	12521
0x0050	0x30E90000  	12521
0x0054	0x30E90000  	12521
0x0058	0x30E90000  	12521
0x005C	0x30E90000  	12521
0x0060	0x30E90000  	12521
0x0064	0x30E90000  	12521
0x0068	0x30E90000  	12521
0x006C	0x30E90000  	12521
0x0070	0x30E90000  	12521
0x0074	0x30E90000  	12521
0x0078	0x30E90000  	12521
0x007C	0x30E90000  	12521
0x0080	0x30E90000  	12521
0x0084	0x30E90000  	12521
0x0088	0x30E90000  	12521
0x008C	0x30E90000  	12521
0x0090	0x30E90000  	12521
0x0094	0x30E90000  	12521
0x0098	0x30E90000  	12521
0x009C	0x30E90000  	12521
0x00A0	0x30E90000  	12521
0x00A4	0x30E90000  	12521
0x00A8	0x30E90000  	12521
0x00AC	0x30E90000  	12521
0x00B0	0x30E90000  	12521
0x00B4	0x30E90000  	12521
0x00B8	0x30E90000  	12521
0x00BC	0x30E90000  	12521
0x00C0	0x30E90000  	12521
0x00C4	0x30E90000  	12521
0x00C8	0x30E90000  	12521
0x00CC	0x30E90000  	12521
0x00D0	0x30E90000  	12521
0x00D4	0x30E90000  	12521
0x00D8	0x30E90000  	12521
0x00DC	0x30E90000  	12521
0x00E0	0x30F10000  	12529
0x00E4	0x30E90000  	12521
0x00E8	0x30E90000  	12521
0x00EC	0x30E90000  	12521
0x00F0	0x30E90000  	12521
0x00F4	0x30E90000  	12521
0x00F8	0x30E90000  	12521
0x00FC	0x30E90000  	12521
0x0100	0x30E90000  	12521
0x0104	0x30E90000  	12521
0x0108	0x30E90000  	12521
0x010C	0x30E90000  	12521
0x0110	0x30E90000  	12521
0x0114	0x30E90000  	12521
0x0118	0x30E90000  	12521
0x011C	0x30E90000  	12521
0x0120	0x30E90000  	12521
0x0124	0x30E90000  	12521
0x0128	0x30E90000  	12521
0x012C	0x30E90000  	12521
0x0130	0x30E90000  	12521
0x0134	0x30E90000  	12521
0x0138	0x30E90000  	12521
0x013C	0x30E90000  	12521
0x0140	0x30E90000  	12521
0x0144	0x30E90000  	12521
0x0148	0x30E90000  	12521
0x014C	0x30E90000  	12521
; end of ____SysVT
_main:
;P7_final_project_main.c, 225 :: 		void main() {
0x3168	0xB081    SUB	SP, SP, #4
0x316A	0xF000F849  BL	12800
0x316E	0xF000FDAB  BL	15560
0x3172	0xF7FFFFEF  BL	12628
0x3176	0xF000FD67  BL	15432
;P7_final_project_main.c, 229 :: 		int num =0;
;P7_final_project_main.c, 232 :: 		init_cfg_M_CTL();
0x317A	0xF7FFFEE3  BL	_init_cfg_M_CTL+0
;P7_final_project_main.c, 235 :: 		config_USART1();
0x317E	0xF7FFFF4F  BL	_config_USART1+0
;P7_final_project_main.c, 240 :: 		init_timer2();
0x3182	0xF7FFFDB3  BL	_init_timer2+0
;P7_final_project_main.c, 244 :: 		init_interrupt();
0x3186	0xF7FFFD4F  BL	_init_interrupt+0
;P7_final_project_main.c, 248 :: 		Start_TP();
0x318A	0xF7FFFE89  BL	_Start_TP+0
;P7_final_project_main.c, 255 :: 		load_intro_screen();
0x318E	0xF7FFFDD5  BL	_load_intro_screen+0
;P7_final_project_main.c, 256 :: 		debug( rand_num_gen() );
0x3192	0xF7FFFC85  BL	_rand_num_gen+0
0x3196	0xF7FFFC9B  BL	_debug+0
;P7_final_project_main.c, 257 :: 		debug( rand_num_gen() );
0x319A	0xF7FFFC81  BL	_rand_num_gen+0
0x319E	0xF7FFFC97  BL	_debug+0
;P7_final_project_main.c, 258 :: 		debug( rand_num_gen() );
0x31A2	0xF7FFFC7D  BL	_rand_num_gen+0
0x31A6	0xF7FFFC93  BL	_debug+0
;P7_final_project_main.c, 261 :: 		load_game_screen();
0x31AA	0xF7FFFCFD  BL	_load_game_screen+0
;P7_final_project_main.c, 264 :: 		TFT_SET_Brush(1, CL_RED, 0, 0, 0 ,0);
0x31AE	0x2100    MOVS	R1, #0
0x31B0	0x2000    MOVS	R0, #0
0x31B2	0xB402    PUSH	(R1)
0x31B4	0xB401    PUSH	(R0)
0x31B6	0x2300    MOVS	R3, #0
0x31B8	0x2200    MOVS	R2, #0
0x31BA	0xF64F0100  MOVW	R1, #63488
0x31BE	0x2001    MOVS	R0, #1
0x31C0	0xF7FEFBE0  BL	_TFT_Set_Brush+0
0x31C4	0xB002    ADD	SP, SP, #8
;P7_final_project_main.c, 265 :: 		TFT_Rectangle(0, 0, 320, 240);
0x31C6	0x23F0    MOVS	R3, #240
0x31C8	0xB21B    SXTH	R3, R3
0x31CA	0xF2401240  MOVW	R2, #320
0x31CE	0xB212    SXTH	R2, R2
0x31D0	0x2100    MOVS	R1, #0
0x31D2	0xB209    SXTH	R1, R1
0x31D4	0x2000    MOVS	R0, #0
0x31D6	0xB200    SXTH	R0, R0
0x31D8	0xF7FEFDF8  BL	_TFT_Rectangle+0
;P7_final_project_main.c, 266 :: 		TFT_Fill_Screen(CL_RED);
0x31DC	0xF64F0000  MOVW	R0, #63488
0x31E0	0xF7FFFB88  BL	_TFT_Fill_Screen+0
;P7_final_project_main.c, 268 :: 		Delay_ms(3000);
0x31E4	0xF24507FF  MOVW	R7, #20735
0x31E8	0xF2C02725  MOVT	R7, #549
0x31EC	0xBF00    NOP
0x31EE	0xBF00    NOP
L_main58:
0x31F0	0x1E7F    SUBS	R7, R7, #1
0x31F2	0xD1FD    BNE	L_main58
0x31F4	0xBF00    NOP
0x31F6	0xBF00    NOP
0x31F8	0xBF00    NOP
;P7_final_project_main.c, 270 :: 		while (1) {
L_main60:
;P7_final_project_main.c, 272 :: 		}
0x31FA	0xE7FE    B	L_main60
;P7_final_project_main.c, 273 :: 		}
L_end_main:
L__main_end_loop:
0x31FC	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x2AB8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x2ABA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x2ABE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x2AC2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x2AC6	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x2AC8	0xB001    ADD	SP, SP, #4
0x2ACA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2F08	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2F0A	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2F0E	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x2F12	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x2F16	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2F18	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2F1C	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2F1E	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2F20	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x2F22	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x2F26	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2F2A	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2F2C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2F30	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x2F32	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x2F34	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2F38	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2F3C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2F3E	0xB001    ADD	SP, SP, #4
0x2F40	0x4770    BX	LR
; end of ___FillZeros
_init_cfg_M_CTL:
;P7_final_project_main.c, 111 :: 		void init_cfg_M_CTL() {
0x2F44	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 114 :: 		USART1_CR1 &= ~(1 << 13);                  // Disable USART for configuration
0x2F46	0x482E    LDR	R0, [PC, #184]
0x2F48	0x6801    LDR	R1, [R0, #0]
0x2F4A	0xF46F5000  MVN	R0, #8192
0x2F4E	0x4001    ANDS	R1, R0
0x2F50	0x482B    LDR	R0, [PC, #172]
0x2F52	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 116 :: 		AFIO_MAPR    = 0x00000000;                 // Bit[2] USART1 Remap 0: No remap remap timer2 stuff
0x2F54	0x2100    MOVS	R1, #0
0x2F56	0x482B    LDR	R0, [PC, #172]
0x2F58	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 117 :: 		RCC_APB2ENR |= 0x00000001;                 // Alt. function bit to enable USART1
0x2F5A	0x482B    LDR	R0, [PC, #172]
0x2F5C	0x6800    LDR	R0, [R0, #0]
0x2F5E	0xF0400101  ORR	R1, R0, #1
0x2F62	0x4829    LDR	R0, [PC, #164]
0x2F64	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 119 :: 		RCC_APB2ENR |= 1 << 2;                    // Enable GPIO clock for PORT A
0x2F66	0x4828    LDR	R0, [PC, #160]
0x2F68	0x6800    LDR	R0, [R0, #0]
0x2F6A	0xF0400104  ORR	R1, R0, #4
0x2F6E	0x4826    LDR	R0, [PC, #152]
0x2F70	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 120 :: 		RCC_APB2ENR |= 1 << 3;                    // Enable GPIO clock for PORT B
0x2F72	0x4825    LDR	R0, [PC, #148]
0x2F74	0x6800    LDR	R0, [R0, #0]
0x2F76	0xF0400108  ORR	R1, R0, #8
0x2F7A	0x4823    LDR	R0, [PC, #140]
0x2F7C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 121 :: 		RCC_APB2ENR |= 1 << 4;                    // Enable GPIO clock for PORT C
0x2F7E	0x4822    LDR	R0, [PC, #136]
0x2F80	0x6800    LDR	R0, [R0, #0]
0x2F82	0xF0400110  ORR	R1, R0, #16
0x2F86	0x4820    LDR	R0, [PC, #128]
0x2F88	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 122 :: 		RCC_APB2ENR |= 1 << 5;                    // Enable GPIO clock for PORT D
0x2F8A	0x481F    LDR	R0, [PC, #124]
0x2F8C	0x6800    LDR	R0, [R0, #0]
0x2F8E	0xF0400120  ORR	R1, R0, #32
0x2F92	0x481D    LDR	R0, [PC, #116]
0x2F94	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 123 :: 		RCC_APB2ENR |= 1 << 6;                    // Enable GPIO clock for PORT E
0x2F96	0x481C    LDR	R0, [PC, #112]
0x2F98	0x6800    LDR	R0, [R0, #0]
0x2F9A	0xF0400140  ORR	R1, R0, #64
0x2F9E	0x481A    LDR	R0, [PC, #104]
0x2FA0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 124 :: 		RCC_APB2ENR |= 1 << 14;                   // Enable GPIO clock for USART1
0x2FA2	0x4819    LDR	R0, [PC, #100]
0x2FA4	0x6800    LDR	R0, [R0, #0]
0x2FA6	0xF4404180  ORR	R1, R0, #16384
0x2FAA	0x4817    LDR	R0, [PC, #92]
0x2FAC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 127 :: 		GPIOA_CRL = GPIO_INPUT_MASK;                     // Enable PA2 PA4 PA5 PA6 for joystick control
0x2FAE	0xF04F3144  MOV	R1, #1145324612
0x2FB2	0x4816    LDR	R0, [PC, #88]
0x2FB4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 128 :: 		GPIOE_CRH = 0xFF00;
0x2FB6	0xF64F7100  MOVW	R1, #65280
0x2FBA	0x4815    LDR	R0, [PC, #84]
0x2FBC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 131 :: 		GPIOA_CRL |= 4 << 6;                       // Enable PA6;  joystick=RIGHT
0x2FBE	0x4813    LDR	R0, [PC, #76]
0x2FC0	0x6800    LDR	R0, [R0, #0]
0x2FC2	0xF4407180  ORR	R1, R0, #256
0x2FC6	0x4811    LDR	R0, [PC, #68]
0x2FC8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 132 :: 		GPIOB_CRL |= 4 << 5;                       // Enable PB5;  joystick=DOWN
0x2FCA	0x4812    LDR	R0, [PC, #72]
0x2FCC	0x6800    LDR	R0, [R0, #0]
0x2FCE	0xF0400180  ORR	R1, R0, #128
0x2FD2	0x4810    LDR	R0, [PC, #64]
0x2FD4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 133 :: 		GPIOD_CRL |= 4 << 2;                       // Enable PD2;  joystick=LEFT
0x2FD6	0x4810    LDR	R0, [PC, #64]
0x2FD8	0x6800    LDR	R0, [R0, #0]
0x2FDA	0xF0400110  ORR	R1, R0, #16
0x2FDE	0x480E    LDR	R0, [PC, #56]
0x2FE0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 134 :: 		GPIOD_CRL |= 4 << 4;                       // Enable PD4;  joystick=UP
0x2FE2	0x480D    LDR	R0, [PC, #52]
0x2FE4	0x6800    LDR	R0, [R0, #0]
0x2FE6	0xF0400140  ORR	R1, R0, #64
0x2FEA	0x480B    LDR	R0, [PC, #44]
0x2FEC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 135 :: 		GPIOC_CRH |= 4 << 5;                       // Enable PC13; joystick=PUSH BUTTON
0x2FEE	0x480B    LDR	R0, [PC, #44]
0x2FF0	0x6800    LDR	R0, [R0, #0]
0x2FF2	0xF0400180  ORR	R1, R0, #128
0x2FF6	0x4809    LDR	R0, [PC, #36]
0x2FF8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 136 :: 		}
L_end_init_cfg_M_CTL:
0x2FFA	0xB001    ADD	SP, SP, #4
0x2FFC	0x4770    BX	LR
0x2FFE	0xBF00    NOP
0x3000	0x380C4001  	USART1_CR1+0
0x3004	0x00044001  	AFIO_MAPR+0
0x3008	0x10184002  	RCC_APB2ENR+0
0x300C	0x08004001  	GPIOA_CRL+0
0x3010	0x18044001  	GPIOE_CRH+0
0x3014	0x0C004001  	GPIOB_CRL+0
0x3018	0x14004001  	GPIOD_CRL+0
0x301C	0x10044001  	GPIOC_CRH+0
; end of _init_cfg_M_CTL
_config_USART1:
;P7_final_project_main.c, 139 :: 		void config_USART1() {
0x3020	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 140 :: 		GPIOA_CRH &= ~(0xFF << 4);                  // Shift 4 bits left to clear out bits PA9/PA10 mask with FFFF F00F
0x3022	0x482C    LDR	R0, [PC, #176]
0x3024	0x6801    LDR	R1, [R0, #0]
0x3026	0xF24F000F  MOVW	R0, #61455
0x302A	0x4001    ANDS	R1, R0
0x302C	0x4829    LDR	R0, [PC, #164]
0x302E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 141 :: 		GPIOA_CRH |=  (0x0B << 4);                  // USART1 Tx/PA9 set CNF=AF output push-pull b10; MODE: 50Hz b11; = b1011 = 0x0b
0x3030	0x4828    LDR	R0, [PC, #160]
0x3032	0x6800    LDR	R0, [R0, #0]
0x3034	0xF04001B0  ORR	R1, R0, #176
0x3038	0x4826    LDR	R0, [PC, #152]
0x303A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 142 :: 		GPIOA_CRH |=  (0x04 << 8);                  // USART1 Rx/PA10 set CNF=input-floating b01; MODE: input b00; = b0100 = 0x04
0x303C	0x4825    LDR	R0, [PC, #148]
0x303E	0x6800    LDR	R0, [R0, #0]
0x3040	0xF4406180  ORR	R1, R0, #1024
0x3044	0x4823    LDR	R0, [PC, #140]
0x3046	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 145 :: 		USART1_BRR = 0x00000506;                    // Clock=72MHz, oversample=16; 72MHz / (16*56,000) = 80.357
0x3048	0xF2405106  MOVW	R1, #1286
0x304C	0x4822    LDR	R0, [PC, #136]
0x304E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 149 :: 		USART1_CR1 &= ~(1 << 13);                   // Disable USART for configuration
0x3050	0x4822    LDR	R0, [PC, #136]
0x3052	0x6801    LDR	R1, [R0, #0]
0x3054	0xF46F5000  MVN	R0, #8192
0x3058	0x4001    ANDS	R1, R0
0x305A	0x4820    LDR	R0, [PC, #128]
0x305C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 151 :: 		USART1_CR1 &= ~(1 << 12);                   // Force 8 data bits. Mbit set to 0
0x305E	0x481F    LDR	R0, [PC, #124]
0x3060	0x6801    LDR	R1, [R0, #0]
0x3062	0xF46F5080  MVN	R0, #4096
0x3066	0x4001    ANDS	R1, R0
0x3068	0x481C    LDR	R0, [PC, #112]
0x306A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 152 :: 		USART1_CR1 &= ~(3 << 9);                    // Force no Parity & no parity control
0x306C	0x481B    LDR	R0, [PC, #108]
0x306E	0x6801    LDR	R1, [R0, #0]
0x3070	0xF46F60C0  MVN	R0, #1536
0x3074	0x4001    ANDS	R1, R0
0x3076	0x4819    LDR	R0, [PC, #100]
0x3078	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 153 :: 		USART1_CR2 &= ~(3 << 12);                   // Force 1 stop bit
0x307A	0x4819    LDR	R0, [PC, #100]
0x307C	0x6801    LDR	R1, [R0, #0]
0x307E	0xF46F5040  MVN	R0, #12288
0x3082	0x4001    ANDS	R1, R0
0x3084	0x4816    LDR	R0, [PC, #88]
0x3086	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 154 :: 		USART1_CR3 &= ~(3 << 8);                    // Force no flow control and no DMA for USART1
0x3088	0x4816    LDR	R0, [PC, #88]
0x308A	0x6801    LDR	R1, [R0, #0]
0x308C	0xF46F7040  MVN	R0, #768
0x3090	0x4001    ANDS	R1, R0
0x3092	0x4814    LDR	R0, [PC, #80]
0x3094	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 156 :: 		USART1_CR1 |=   1 << 3;                     // Tx Enable
0x3096	0x4811    LDR	R0, [PC, #68]
0x3098	0x6800    LDR	R0, [R0, #0]
0x309A	0xF0400108  ORR	R1, R0, #8
0x309E	0x480F    LDR	R0, [PC, #60]
0x30A0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 157 :: 		USART1_CR1 |=   1 << 2;                     // Rx Enable
0x30A2	0x480E    LDR	R0, [PC, #56]
0x30A4	0x6800    LDR	R0, [R0, #0]
0x30A6	0xF0400104  ORR	R1, R0, #4
0x30AA	0x480C    LDR	R0, [PC, #48]
0x30AC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 159 :: 		Delay_ms(100);                              // Allow time for USART1 to complete initialization
0x30AE	0xF644777F  MOVW	R7, #20351
0x30B2	0xF2C00712  MOVT	R7, #18
0x30B6	0xBF00    NOP
0x30B8	0xBF00    NOP
L_config_USART150:
0x30BA	0x1E7F    SUBS	R7, R7, #1
0x30BC	0xD1FD    BNE	L_config_USART150
0x30BE	0xBF00    NOP
0x30C0	0xBF00    NOP
0x30C2	0xBF00    NOP
;P7_final_project_main.c, 160 :: 		USART1_CR1 |= 1 << 13;                      // **NOTE: USART1 Enable must be done after configuration is complete.
0x30C4	0x4805    LDR	R0, [PC, #20]
0x30C6	0x6800    LDR	R0, [R0, #0]
0x30C8	0xF4405100  ORR	R1, R0, #8192
0x30CC	0x4803    LDR	R0, [PC, #12]
0x30CE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 161 :: 		}
L_end_config_USART1:
0x30D0	0xB001    ADD	SP, SP, #4
0x30D2	0x4770    BX	LR
0x30D4	0x08044001  	GPIOA_CRH+0
0x30D8	0x38084001  	USART1_BRR+0
0x30DC	0x380C4001  	USART1_CR1+0
0x30E0	0x38104001  	USART1_CR2+0
0x30E4	0x38144001  	USART1_CR3+0
; end of _config_USART1
_init_timer2:
;P7_final_project_main.c, 166 :: 		void init_timer2() {
0x2CEC	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 167 :: 		RCC_APB1ENR |= 1 << 0;                      // Enable Clock for TIMER2
0x2CEE	0x480E    LDR	R0, [PC, #56]
0x2CF0	0x6800    LDR	R0, [R0, #0]
0x2CF2	0xF0400101  ORR	R1, R0, #1
0x2CF6	0x480C    LDR	R0, [PC, #48]
0x2CF8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 168 :: 		TIM2_CR1     = 0x0000;                      // Disable the timer for config setup
0x2CFA	0x2100    MOVS	R1, #0
0x2CFC	0x480B    LDR	R0, [PC, #44]
0x2CFE	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 169 :: 		TIM2_PSC     = 7999;                        // Counter clock freq is equal to clk_PSC / (PSC[15:0] + 1) from datasheet
0x2D00	0xF641713F  MOVW	R1, #7999
0x2D04	0x480A    LDR	R0, [PC, #40]
0x2D06	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 171 :: 		TIM2_ARR     = 9000;                        // Set the auto-reload register to calclated value
0x2D08	0xF2423128  MOVW	R1, #9000
0x2D0C	0x4809    LDR	R0, [PC, #36]
0x2D0E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 172 :: 		TIM2_DIER  |= 1 << 0;                      // Enable TIMER2 Interrupt
0x2D10	0x4809    LDR	R0, [PC, #36]
0x2D12	0x6800    LDR	R0, [R0, #0]
0x2D14	0xF0400101  ORR	R1, R0, #1
0x2D18	0x4807    LDR	R0, [PC, #28]
0x2D1A	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 173 :: 		TIM2_CR1     = 0x0001;                      // After timer setup, enable TIMER2 bit[1]; bit[4]=0 counting up.
0x2D1C	0x2101    MOVS	R1, #1
0x2D1E	0x4803    LDR	R0, [PC, #12]
0x2D20	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 174 :: 		}
L_end_init_timer2:
0x2D22	0xB001    ADD	SP, SP, #4
0x2D24	0x4770    BX	LR
0x2D26	0xBF00    NOP
0x2D28	0x101C4002  	RCC_APB1ENR+0
0x2D2C	0x00004000  	TIM2_CR1+0
0x2D30	0x00284000  	TIM2_PSC+0
0x2D34	0x002C4000  	TIM2_ARR+0
0x2D38	0x000C4000  	TIM2_DIER+0
; end of _init_timer2
_init_interrupt:
;P7_final_project_main.c, 178 :: 		void init_interrupt() {
0x2C28	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 181 :: 		AFIO_EXTICR2 = 0x0000;
0x2C2A	0x2100    MOVS	R1, #0
0x2C2C	0x4828    LDR	R0, [PC, #160]
0x2C2E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 182 :: 		NVIC_ISER0   = 0x00000000;
0x2C30	0x2100    MOVS	R1, #0
0x2C32	0x4828    LDR	R0, [PC, #160]
0x2C34	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 185 :: 		AFIO_EXTICR1 |= 3 << 8;                     // PD2 = EXTI2[11:8]; PortD = b0011;
0x2C36	0x4828    LDR	R0, [PC, #160]
0x2C38	0x6800    LDR	R0, [R0, #0]
0x2C3A	0xF4407140  ORR	R1, R0, #768
0x2C3E	0x4826    LDR	R0, [PC, #152]
0x2C40	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 186 :: 		AFIO_EXTICR2 |= 3 << 0;                     // PD4 = EXTI4[3:0];  PortD = b0011;
0x2C42	0x4823    LDR	R0, [PC, #140]
0x2C44	0x6800    LDR	R0, [R0, #0]
0x2C46	0xF0400103  ORR	R1, R0, #3
0x2C4A	0x4821    LDR	R0, [PC, #132]
0x2C4C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 187 :: 		AFIO_EXTICR2 |= 1 << 4;                     // PB5 = EXTI5[7:4];  PortB = b0001;
0x2C4E	0x4820    LDR	R0, [PC, #128]
0x2C50	0x6800    LDR	R0, [R0, #0]
0x2C52	0xF0400110  ORR	R1, R0, #16
0x2C56	0x481E    LDR	R0, [PC, #120]
0x2C58	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 188 :: 		AFIO_EXTICR2 &= ~(0xF << 0);                // PA6 = EXTI6[3:0];  PortA = b0000;
0x2C5A	0x481D    LDR	R0, [PC, #116]
0x2C5C	0x6801    LDR	R1, [R0, #0]
0x2C5E	0xF06F000F  MVN	R0, #15
0x2C62	0x4001    ANDS	R1, R0
0x2C64	0x481A    LDR	R0, [PC, #104]
0x2C66	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 189 :: 		AFIO_EXTICR4 |= 2 << 4;                     // PC13  EXTI13[7:4]; PortC = b0010;
0x2C68	0x481C    LDR	R0, [PC, #112]
0x2C6A	0x6800    LDR	R0, [R0, #0]
0x2C6C	0xF0400120  ORR	R1, R0, #32
0x2C70	0x481A    LDR	R0, [PC, #104]
0x2C72	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 193 :: 		EXTI_FTSR |= 1 << 13; // EXTI13 is FALLING EDGE
0x2C74	0x481A    LDR	R0, [PC, #104]
0x2C76	0x6800    LDR	R0, [R0, #0]
0x2C78	0xF4405100  ORR	R1, R0, #8192
0x2C7C	0x4818    LDR	R0, [PC, #96]
0x2C7E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 195 :: 		EXTI_IMR |= 0x00002074;      // Set EXTI2,4,5,6,13 to not-maskable
0x2C80	0x4818    LDR	R0, [PC, #96]
0x2C82	0x6801    LDR	R1, [R0, #0]
0x2C84	0xF2420074  MOVW	R0, #8308
0x2C88	0x4301    ORRS	R1, R0
0x2C8A	0x4816    LDR	R0, [PC, #88]
0x2C8C	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 200 :: 		NVIC_ISER0 |= (uint32_t) 1 << 8;            // EXTI2  NVIC Pos=8:
0x2C8E	0x4811    LDR	R0, [PC, #68]
0x2C90	0x6800    LDR	R0, [R0, #0]
0x2C92	0xF4407180  ORR	R1, R0, #256
0x2C96	0x480F    LDR	R0, [PC, #60]
0x2C98	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 201 :: 		NVIC_ISER0 |= (uint32_t) 1 << 10;           // EXTI4  NVIC Pos=10:
0x2C9A	0x480E    LDR	R0, [PC, #56]
0x2C9C	0x6800    LDR	R0, [R0, #0]
0x2C9E	0xF4406180  ORR	R1, R0, #1024
0x2CA2	0x480C    LDR	R0, [PC, #48]
0x2CA4	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 202 :: 		NVIC_ISER0 |= (uint32_t) 1 << 23;           // EXTI5  NVIC Pos=23: EXTI9_5
0x2CA6	0x480B    LDR	R0, [PC, #44]
0x2CA8	0x6800    LDR	R0, [R0, #0]
0x2CAA	0xF4400100  ORR	R1, R0, #8388608
0x2CAE	0x4809    LDR	R0, [PC, #36]
0x2CB0	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 203 :: 		NVIC_ISER1 |= (uint32_t) 1 << 8;            // EXTI13 NVIC Pos=40: EXTI15_10
0x2CB2	0x480D    LDR	R0, [PC, #52]
0x2CB4	0x6800    LDR	R0, [R0, #0]
0x2CB6	0xF4407180  ORR	R1, R0, #256
0x2CBA	0x480B    LDR	R0, [PC, #44]
0x2CBC	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 204 :: 		NVIC_ISER1 |= (uint32_t) 1 << 5;            // USART1 NVIC Pos=37: ISER1[63:32]; 32+5 =37
0x2CBE	0x480A    LDR	R0, [PC, #40]
0x2CC0	0x6800    LDR	R0, [R0, #0]
0x2CC2	0xF0400120  ORR	R1, R0, #32
0x2CC6	0x4808    LDR	R0, [PC, #32]
0x2CC8	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 206 :: 		}
L_end_init_interrupt:
0x2CCA	0xB001    ADD	SP, SP, #4
0x2CCC	0x4770    BX	LR
0x2CCE	0xBF00    NOP
0x2CD0	0x000C4001  	AFIO_EXTICR2+0
0x2CD4	0xE100E000  	NVIC_ISER0+0
0x2CD8	0x00084001  	AFIO_EXTICR1+0
0x2CDC	0x00144001  	AFIO_EXTICR4+0
0x2CE0	0x040C4001  	EXTI_FTSR+0
0x2CE4	0x04004001  	EXTI_IMR+0
0x2CE8	0xE104E000  	NVIC_ISER1+0
; end of _init_interrupt
_Start_TP:
;P7_final_project_driver.c, 197 :: 		void Start_TP() {
0x2EA0	0xB081    SUB	SP, SP, #4
0x2EA2	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 198 :: 		Init_MCU();
0x2EA6	0xF7FFFCC7  BL	_Init_MCU+0
;P7_final_project_driver.c, 200 :: 		InitializeTouchPanel();        // Must be enabled to work. This enables the display not just the touch
0x2EAA	0xF7FFFCF7  BL	P7_final_project_driver_InitializeTouchPanel+0
;P7_final_project_driver.c, 202 :: 		Delay_ms(1000);
0x2EAE	0xF64127FF  MOVW	R7, #6911
0x2EB2	0xF2C007B7  MOVT	R7, #183
0x2EB6	0xBF00    NOP
0x2EB8	0xBF00    NOP
L_Start_TP24:
0x2EBA	0x1E7F    SUBS	R7, R7, #1
0x2EBC	0xD1FD    BNE	L_Start_TP24
0x2EBE	0xBF00    NOP
0x2EC0	0xBF00    NOP
0x2EC2	0xBF00    NOP
;P7_final_project_driver.c, 203 :: 		TFT_Fill_Screen(0);
0x2EC4	0x2000    MOVS	R0, #0
0x2EC6	0xF7FFFD15  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 205 :: 		TFT_Fill_Screen(0);
0x2ECA	0x2000    MOVS	R0, #0
0x2ECC	0xF7FFFD12  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 207 :: 		InitializeObjects();
0x2ED0	0xF7FFFCCA  BL	P7_final_project_driver_InitializeObjects+0
;P7_final_project_driver.c, 208 :: 		display_width = Screen1.Width;
0x2ED4	0x4807    LDR	R0, [PC, #28]
0x2ED6	0x8801    LDRH	R1, [R0, #0]
0x2ED8	0x4807    LDR	R0, [PC, #28]
0x2EDA	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 209 :: 		display_height = Screen1.Height;
0x2EDC	0x4807    LDR	R0, [PC, #28]
0x2EDE	0x8801    LDRH	R1, [R0, #0]
0x2EE0	0x4807    LDR	R0, [PC, #28]
0x2EE2	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 210 :: 		DrawScreen(&Screen1);
0x2EE4	0x4807    LDR	R0, [PC, #28]
0x2EE6	0xF7FFFD65  BL	_DrawScreen+0
;P7_final_project_driver.c, 211 :: 		}
L_end_Start_TP:
0x2EEA	0xF8DDE000  LDR	LR, [SP, #0]
0x2EEE	0xB001    ADD	SP, SP, #4
0x2EF0	0x4770    BX	LR
0x2EF2	0xBF00    NOP
0x2EF4	0x00182000  	_Screen1+2
0x2EF8	0x00142000  	_display_width+0
0x2EFC	0x001A2000  	_Screen1+4
0x2F00	0x001E2000  	_display_height+0
0x2F04	0x00162000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;P7_final_project_driver.c, 190 :: 		void Init_MCU() {
0x2838	0xB081    SUB	SP, SP, #4
0x283A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 191 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9);
0x283E	0xF2402100  MOVW	R1, #512
0x2842	0x4807    LDR	R0, [PC, #28]
0x2844	0xF7FFFD7E  BL	_GPIO_Digital_Output+0
;P7_final_project_driver.c, 192 :: 		TFT_BLED = 1;
0x2848	0x2101    MOVS	R1, #1
0x284A	0xB249    SXTB	R1, R1
0x284C	0x4805    LDR	R0, [PC, #20]
0x284E	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 193 :: 		TFT_Set_Default_Mode();
0x2850	0xF7FFFD8E  BL	_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 194 :: 		TP_TFT_Set_Default_Mode();
0x2854	0xF7FFFD84  BL	_TP_TFT_Set_Default_Mode+0
;P7_final_project_driver.c, 195 :: 		}
L_end_Init_MCU:
0x2858	0xF8DDE000  LDR	LR, [SP, #0]
0x285C	0xB001    ADD	SP, SP, #4
0x285E	0x4770    BX	LR
0x2860	0x18004001  	GPIOE_BASE+0
0x2864	0x01A44223  	GPIOE_ODR+0
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2344	0xB081    SUB	SP, SP, #4
0x2346	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x234A	0x4A04    LDR	R2, [PC, #16]
0x234C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x234E	0xF7FFF859  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x2352	0xF8DDE000  LDR	LR, [SP, #0]
0x2356	0xB001    ADD	SP, SP, #4
0x2358	0x4770    BX	LR
0x235A	0xBF00    NOP
0x235C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1404	0xB081    SUB	SP, SP, #4
0x1406	0xF8CDE000  STR	LR, [SP, #0]
0x140A	0xB28C    UXTH	R4, R1
0x140C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x140E	0x4B77    LDR	R3, [PC, #476]
0x1410	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x1414	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x1416	0x4618    MOV	R0, R3
0x1418	0xF7FEFF42  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x141C	0xF1B40FFF  CMP	R4, #255
0x1420	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x1422	0x4B73    LDR	R3, [PC, #460]
0x1424	0x429D    CMP	R5, R3
0x1426	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x1428	0xF04F3333  MOV	R3, #858993459
0x142C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x142E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x1430	0x2D42    CMP	R5, #66
0x1432	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x1434	0xF04F3344  MOV	R3, #1145324612
0x1438	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x143A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x143C	0xF64F73FF  MOVW	R3, #65535
0x1440	0x429C    CMP	R4, R3
0x1442	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x1444	0x4B6A    LDR	R3, [PC, #424]
0x1446	0x429D    CMP	R5, R3
0x1448	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x144A	0xF04F3333  MOV	R3, #858993459
0x144E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x1450	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1452	0xF04F3333  MOV	R3, #858993459
0x1456	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x1458	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x145A	0x2D42    CMP	R5, #66
0x145C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x145E	0xF04F3344  MOV	R3, #1145324612
0x1462	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x1464	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x1466	0xF04F3344  MOV	R3, #1145324612
0x146A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x146C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x146E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x1470	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x1472	0xF0050301  AND	R3, R5, #1
0x1476	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x1478	0x2100    MOVS	R1, #0
0x147A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x147C	0xF0050302  AND	R3, R5, #2
0x1480	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x1482	0xF40573C0  AND	R3, R5, #384
0x1486	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x1488	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x148A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x148C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x148E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x1490	0xF0050304  AND	R3, R5, #4
0x1494	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x1496	0xF0050320  AND	R3, R5, #32
0x149A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x149C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x149E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x14A0	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x14A2	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x14A4	0xF0050308  AND	R3, R5, #8
0x14A8	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x14AA	0xF0050320  AND	R3, R5, #32
0x14AE	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x14B0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x14B2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x14B4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x14B6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x14B8	0x4B4E    LDR	R3, [PC, #312]
0x14BA	0xEA050303  AND	R3, R5, R3, LSL #0
0x14BE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x14C0	0x2003    MOVS	R0, #3
0x14C2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x14C4	0xF4057300  AND	R3, R5, #512
0x14C8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x14CA	0x2002    MOVS	R0, #2
0x14CC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x14CE	0xF4056380  AND	R3, R5, #1024
0x14D2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x14D4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x14D6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x14D8	0xF005030C  AND	R3, R5, #12
0x14DC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x14DE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x14E0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x14E2	0xF00403FF  AND	R3, R4, #255
0x14E6	0xB29B    UXTH	R3, R3
0x14E8	0x2B00    CMP	R3, #0
0x14EA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x14EC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x14EE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x14F0	0xFA1FF884  UXTH	R8, R4
0x14F4	0x4632    MOV	R2, R6
0x14F6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x14F8	0x2808    CMP	R0, #8
0x14FA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x14FC	0xF04F0301  MOV	R3, #1
0x1500	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x1504	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x1508	0x42A3    CMP	R3, R4
0x150A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x150C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x150E	0xF04F030F  MOV	R3, #15
0x1512	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x1514	0x43DB    MVN	R3, R3
0x1516	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x151A	0xFA01F305  LSL	R3, R1, R5
0x151E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x1522	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x1524	0xF4067381  AND	R3, R6, #258
0x1528	0xF5B37F81  CMP	R3, #258
0x152C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x152E	0xF2020414  ADDW	R4, R2, #20
0x1532	0xF04F0301  MOV	R3, #1
0x1536	0x4083    LSLS	R3, R0
0x1538	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x153A	0xF0060382  AND	R3, R6, #130
0x153E	0x2B82    CMP	R3, #130
0x1540	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x1542	0xF2020410  ADDW	R4, R2, #16
0x1546	0xF04F0301  MOV	R3, #1
0x154A	0x4083    LSLS	R3, R0
0x154C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x154E	0x462F    MOV	R7, R5
0x1550	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x1552	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x1554	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x1556	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x1558	0xFA1FF088  UXTH	R0, R8
0x155C	0x460F    MOV	R7, R1
0x155E	0x4631    MOV	R1, R6
0x1560	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x1562	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x1564	0x460F    MOV	R7, R1
0x1566	0x4629    MOV	R1, R5
0x1568	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x156A	0xF1B00FFF  CMP	R0, #255
0x156E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x1570	0x1D33    ADDS	R3, R6, #4
0x1572	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x1576	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x1578	0x2A08    CMP	R2, #8
0x157A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x157C	0xF2020408  ADDW	R4, R2, #8
0x1580	0xF04F0301  MOV	R3, #1
0x1584	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x1588	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x158C	0x42A3    CMP	R3, R4
0x158E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x1590	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x1592	0xF04F030F  MOV	R3, #15
0x1596	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x1598	0x43DB    MVN	R3, R3
0x159A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x159E	0xFA07F305  LSL	R3, R7, R5
0x15A2	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x15A6	0xF4017381  AND	R3, R1, #258
0x15AA	0xF5B37F81  CMP	R3, #258
0x15AE	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x15B0	0xF2060514  ADDW	R5, R6, #20
0x15B4	0xF2020408  ADDW	R4, R2, #8
0x15B8	0xF04F0301  MOV	R3, #1
0x15BC	0x40A3    LSLS	R3, R4
0x15BE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x15C0	0xF0010382  AND	R3, R1, #130
0x15C4	0x2B82    CMP	R3, #130
0x15C6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x15C8	0xF2060510  ADDW	R5, R6, #16
0x15CC	0xF2020408  ADDW	R4, R2, #8
0x15D0	0xF04F0301  MOV	R3, #1
0x15D4	0x40A3    LSLS	R3, R4
0x15D6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x15D8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x15DA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x15DC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x15DE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x15E0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x15E4	0xF8DDE000  LDR	LR, [SP, #0]
0x15E8	0xB001    ADD	SP, SP, #4
0x15EA	0x4770    BX	LR
0x15EC	0xFC00FFFF  	#-1024
0x15F0	0x00140008  	#524308
0x15F4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x02A0	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x02A2	0x4919    LDR	R1, [PC, #100]
0x02A4	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x02A8	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x02AA	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x02AC	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x02AE	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x02B0	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x02B2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x02B4	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x02B6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x02B8	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x02BA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x02BC	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x02BE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x02C0	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x02C2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x02C4	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x02C6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x02CA	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x02CC	0x490F    LDR	R1, [PC, #60]
0x02CE	0x4288    CMP	R0, R1
0x02D0	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x02D2	0x490F    LDR	R1, [PC, #60]
0x02D4	0x4288    CMP	R0, R1
0x02D6	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x02D8	0x490E    LDR	R1, [PC, #56]
0x02DA	0x4288    CMP	R0, R1
0x02DC	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x02DE	0x490E    LDR	R1, [PC, #56]
0x02E0	0x4288    CMP	R0, R1
0x02E2	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x02E4	0x490D    LDR	R1, [PC, #52]
0x02E6	0x4288    CMP	R0, R1
0x02E8	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x02EA	0x490D    LDR	R1, [PC, #52]
0x02EC	0x4288    CMP	R0, R1
0x02EE	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x02F0	0x490C    LDR	R1, [PC, #48]
0x02F2	0x4288    CMP	R0, R1
0x02F4	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x02F6	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x02F8	0x490B    LDR	R1, [PC, #44]
0x02FA	0x6809    LDR	R1, [R1, #0]
0x02FC	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0300	0x4909    LDR	R1, [PC, #36]
0x0302	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0304	0xB001    ADD	SP, SP, #4
0x0306	0x4770    BX	LR
0x0308	0xFC00FFFF  	#-1024
0x030C	0x08004001  	#1073809408
0x0310	0x0C004001  	#1073810432
0x0314	0x10004001  	#1073811456
0x0318	0x14004001  	#1073812480
0x031C	0x18004001  	#1073813504
0x0320	0x1C004001  	#1073814528
0x0324	0x20004001  	#1073815552
0x0328	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4294 :: 		
0x2370	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4295 :: 		
0x2372	0x2100    MOVS	R1, #0
0x2374	0x4803    LDR	R0, [PC, #12]
0x2376	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4296 :: 		
0x2378	0x2100    MOVS	R1, #0
0x237A	0x4803    LDR	R0, [PC, #12]
0x237C	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4297 :: 		
L_end_TFT_Set_Default_Mode:
0x237E	0xB001    ADD	SP, SP, #4
0x2380	0x4770    BX	LR
0x2382	0xBF00    NOP
0x2384	0x00022000  	__Lib_TFT_Ptr_Set+0
0x2388	0x00012000  	__Lib_TFT___no_acceleration+0
; end of _TFT_Set_Default_Mode
_TP_TFT_Set_Default_Mode:
;__Lib_TouchPanel_TFT.c, 33 :: 		
0x2360	0xB081    SUB	SP, SP, #4
;__Lib_TouchPanel_TFT.c, 34 :: 		
0x2362	0x2100    MOVS	R1, #0
0x2364	0x4801    LDR	R0, [PC, #4]
0x2366	0x7001    STRB	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 35 :: 		
L_end_TP_TFT_Set_Default_Mode:
0x2368	0xB001    ADD	SP, SP, #4
0x236A	0x4770    BX	LR
0x236C	0x000A2000  	__Lib_TouchPanel_TFT__TP_Rotate_180+0
; end of _TP_TFT_Set_Default_Mode
P7_final_project_driver_InitializeTouchPanel:
;P7_final_project_driver.c, 42 :: 		static void InitializeTouchPanel() {
0x289C	0xB081    SUB	SP, SP, #4
0x289E	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 43 :: 		Init_ADC();
0x28A2	0xF7FFFCC9  BL	_Init_ADC+0
;P7_final_project_driver.c, 44 :: 		TFT_Init_ILI9341_8bit(320, 240);
0x28A6	0x21F0    MOVS	R1, #240
0x28A8	0xF2401040  MOVW	R0, #320
0x28AC	0xF7FFFCDC  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 46 :: 		TP_TFT_Init(320, 240, 8, 9);                                  // Initialize touch panel
0x28B0	0x2309    MOVS	R3, #9
0x28B2	0x2208    MOVS	R2, #8
0x28B4	0x21F0    MOVS	R1, #240
0x28B6	0xF2401040  MOVW	R0, #320
0x28BA	0xF7FFFD67  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 47 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x28BE	0xF24050DC  MOVW	R0, #1500
0x28C2	0xB200    SXTH	R0, R0
0x28C4	0xF7FFFF30  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 49 :: 		PenDown = 0;
0x28C8	0x2100    MOVS	R1, #0
0x28CA	0x4807    LDR	R0, [PC, #28]
0x28CC	0x7001    STRB	R1, [R0, #0]
;P7_final_project_driver.c, 50 :: 		PressedObject = 0;
0x28CE	0x2100    MOVS	R1, #0
0x28D0	0x4806    LDR	R0, [PC, #24]
0x28D2	0x6001    STR	R1, [R0, #0]
;P7_final_project_driver.c, 51 :: 		PressedObjectType = -1;
0x28D4	0xF64F71FF  MOVW	R1, #65535
0x28D8	0xB209    SXTH	R1, R1
0x28DA	0x4805    LDR	R0, [PC, #20]
0x28DC	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 52 :: 		}
L_end_InitializeTouchPanel:
0x28DE	0xF8DDE000  LDR	LR, [SP, #0]
0x28E2	0xB001    ADD	SP, SP, #4
0x28E4	0x4770    BX	LR
0x28E6	0xBF00    NOP
0x28E8	0x000C2000  	_PenDown+0
0x28EC	0x00102000  	_PressedObject+0
0x28F0	0x000E2000  	_PressedObjectType+0
; end of P7_final_project_driver_InitializeTouchPanel
_Init_ADC:
;P7_final_project_driver.c, 37 :: 		void Init_ADC() {
0x2238	0xB081    SUB	SP, SP, #4
0x223A	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_driver.c, 38 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x223E	0xF2403000  MOVW	R0, #768
0x2242	0xF7FFFBCB  BL	_ADC_Set_Input_Channel+0
;P7_final_project_driver.c, 39 :: 		ADC1_Init();
0x2246	0xF7FFFB83  BL	_ADC1_Init+0
;P7_final_project_driver.c, 40 :: 		Delay_ms(100);
0x224A	0xF644777F  MOVW	R7, #20351
0x224E	0xF2C00712  MOVT	R7, #18
L_Init_ADC0:
0x2252	0x1E7F    SUBS	R7, R7, #1
0x2254	0xD1FD    BNE	L_Init_ADC0
0x2256	0xBF00    NOP
0x2258	0xBF00    NOP
0x225A	0xBF00    NOP
0x225C	0xBF00    NOP
0x225E	0xBF00    NOP
;P7_final_project_driver.c, 41 :: 		}
L_end_Init_ADC:
0x2260	0xF8DDE000  LDR	LR, [SP, #0]
0x2264	0xB001    ADD	SP, SP, #4
0x2266	0x4770    BX	LR
; end of _Init_ADC
_ADC_Set_Input_Channel:
;__Lib_ADC_12_32F10x_16ch.c, 41 :: 		
; input_mask start address is: 0 (R0)
0x19DC	0xB081    SUB	SP, SP, #4
0x19DE	0xF8CDE000  STR	LR, [SP, #0]
0x19E2	0xFA1FF980  UXTH	R9, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 36 (R9)
;__Lib_ADC_12_32F10x_16ch.c, 42 :: 		
0x19E6	0xF3C90100  UBFX	R1, R9, #0, #1
0x19EA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_12_32F10x_16ch.c, 43 :: 		
0x19EC	0xF2400101  MOVW	R1, #1
0x19F0	0x483F    LDR	R0, [PC, #252]
0x19F2	0xF7FEFDA1  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_12_32F10x_16ch.c, 44 :: 		
0x19F6	0xF3C90140  UBFX	R1, R9, #1, #1
0x19FA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_12_32F10x_16ch.c, 45 :: 		
0x19FC	0xF2400102  MOVW	R1, #2
0x1A00	0x483B    LDR	R0, [PC, #236]
0x1A02	0xF7FEFD99  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_12_32F10x_16ch.c, 46 :: 		
0x1A06	0xF3C90180  UBFX	R1, R9, #2, #1
0x1A0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_12_32F10x_16ch.c, 47 :: 		
0x1A0C	0xF2400104  MOVW	R1, #4
0x1A10	0x4837    LDR	R0, [PC, #220]
0x1A12	0xF7FEFD91  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_12_32F10x_16ch.c, 48 :: 		
0x1A16	0xF3C901C0  UBFX	R1, R9, #3, #1
0x1A1A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_12_32F10x_16ch.c, 49 :: 		
0x1A1C	0xF2400108  MOVW	R1, #8
0x1A20	0x4833    LDR	R0, [PC, #204]
0x1A22	0xF7FEFD89  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_12_32F10x_16ch.c, 50 :: 		
0x1A26	0xF3C91100  UBFX	R1, R9, #4, #1
0x1A2A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_12_32F10x_16ch.c, 51 :: 		
0x1A2C	0xF2400110  MOVW	R1, #16
0x1A30	0x482F    LDR	R0, [PC, #188]
0x1A32	0xF7FEFD81  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_12_32F10x_16ch.c, 52 :: 		
0x1A36	0xF3C91140  UBFX	R1, R9, #5, #1
0x1A3A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_12_32F10x_16ch.c, 53 :: 		
0x1A3C	0xF2400120  MOVW	R1, #32
0x1A40	0x482B    LDR	R0, [PC, #172]
0x1A42	0xF7FEFD79  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_12_32F10x_16ch.c, 54 :: 		
0x1A46	0xF3C91180  UBFX	R1, R9, #6, #1
0x1A4A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_12_32F10x_16ch.c, 55 :: 		
0x1A4C	0xF2400140  MOVW	R1, #64
0x1A50	0x4827    LDR	R0, [PC, #156]
0x1A52	0xF7FEFD71  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_12_32F10x_16ch.c, 56 :: 		
0x1A56	0xF3C911C0  UBFX	R1, R9, #7, #1
0x1A5A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_12_32F10x_16ch.c, 57 :: 		
0x1A5C	0xF2400180  MOVW	R1, #128
0x1A60	0x4823    LDR	R0, [PC, #140]
0x1A62	0xF7FEFD69  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_12_32F10x_16ch.c, 58 :: 		
0x1A66	0xF3C92100  UBFX	R1, R9, #8, #1
0x1A6A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_12_32F10x_16ch.c, 59 :: 		
0x1A6C	0xF2400101  MOVW	R1, #1
0x1A70	0x4820    LDR	R0, [PC, #128]
0x1A72	0xF7FEFD61  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_12_32F10x_16ch.c, 60 :: 		
0x1A76	0xF3C92140  UBFX	R1, R9, #9, #1
0x1A7A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_12_32F10x_16ch.c, 61 :: 		
0x1A7C	0xF2400102  MOVW	R1, #2
0x1A80	0x481C    LDR	R0, [PC, #112]
0x1A82	0xF7FEFD59  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_12_32F10x_16ch.c, 62 :: 		
0x1A86	0xF3C92180  UBFX	R1, R9, #10, #1
0x1A8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_12_32F10x_16ch.c, 63 :: 		
0x1A8C	0xF2400101  MOVW	R1, #1
0x1A90	0x4819    LDR	R0, [PC, #100]
0x1A92	0xF7FEFD51  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_12_32F10x_16ch.c, 64 :: 		
0x1A96	0xF3C921C0  UBFX	R1, R9, #11, #1
0x1A9A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_12_32F10x_16ch.c, 65 :: 		
0x1A9C	0xF2400102  MOVW	R1, #2
0x1AA0	0x4815    LDR	R0, [PC, #84]
0x1AA2	0xF7FEFD49  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_12_32F10x_16ch.c, 66 :: 		
0x1AA6	0xF3C93100  UBFX	R1, R9, #12, #1
0x1AAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_12_32F10x_16ch.c, 67 :: 		
0x1AAC	0xF2400104  MOVW	R1, #4
0x1AB0	0x4811    LDR	R0, [PC, #68]
0x1AB2	0xF7FEFD41  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_12_32F10x_16ch.c, 68 :: 		
0x1AB6	0xF3C93140  UBFX	R1, R9, #13, #1
0x1ABA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_12_32F10x_16ch.c, 69 :: 		
0x1ABC	0xF2400108  MOVW	R1, #8
0x1AC0	0x480D    LDR	R0, [PC, #52]
0x1AC2	0xF7FEFD39  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_12_32F10x_16ch.c, 70 :: 		
0x1AC6	0xF3C93180  UBFX	R1, R9, #14, #1
0x1ACA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_12_32F10x_16ch.c, 71 :: 		
0x1ACC	0xF2400110  MOVW	R1, #16
0x1AD0	0x4809    LDR	R0, [PC, #36]
0x1AD2	0xF7FEFD31  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_12_32F10x_16ch.c, 72 :: 		
0x1AD6	0xF3C931C0  UBFX	R1, R9, #15, #1
; input_mask end address is: 36 (R9)
0x1ADA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_12_32F10x_16ch.c, 73 :: 		
0x1ADC	0xF2400120  MOVW	R1, #32
0x1AE0	0x4805    LDR	R0, [PC, #20]
0x1AE2	0xF7FEFD29  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_12_32F10x_16ch.c, 74 :: 		
L_end_ADC_Set_Input_Channel:
0x1AE6	0xF8DDE000  LDR	LR, [SP, #0]
0x1AEA	0xB001    ADD	SP, SP, #4
0x1AEC	0x4770    BX	LR
0x1AEE	0xBF00    NOP
0x1AF0	0x08004001  	GPIOA_BASE+0
0x1AF4	0x0C004001  	GPIOB_BASE+0
0x1AF8	0x10004001  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F10x.c, 373 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0538	0xB081    SUB	SP, SP, #4
0x053A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 374 :: 		
0x053E	0xF04F0201  MOV	R2, #1
0x0542	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0544	0xF000FF5E  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 375 :: 		
L_end_GPIO_Analog_Input:
0x0548	0xF8DDE000  LDR	LR, [SP, #0]
0x054C	0xB001    ADD	SP, SP, #4
0x054E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_12_32F10x_16ch.c, 146 :: 		
0x1950	0xB081    SUB	SP, SP, #4
0x1952	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_12_32F10x_16ch.c, 147 :: 		
0x1956	0x4907    LDR	R1, [PC, #28]
0x1958	0x4807    LDR	R0, [PC, #28]
0x195A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 149 :: 		
0x195C	0x2101    MOVS	R1, #1
0x195E	0xB249    SXTB	R1, R1
0x1960	0x4806    LDR	R0, [PC, #24]
0x1962	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_12_32F10x_16ch.c, 151 :: 		
0x1964	0x4806    LDR	R0, [PC, #24]
0x1966	0xF7FEFCF7  BL	__Lib_ADC_12_32F10x_16ch_ADCx_Init+0
;__Lib_ADC_12_32F10x_16ch.c, 184 :: 		
L_end_ADC1_Init:
0x196A	0xF8DDE000  LDR	LR, [SP, #0]
0x196E	0xB001    ADD	SP, SP, #4
0x1970	0x4770    BX	LR
0x1972	0xBF00    NOP
0x1974	0xFFFFFFFF  	_ADC1_Get_Sample+0
0x1978	0x00242000  	_ADC_Get_Sample_Ptr+0
0x197C	0x03244242  	RCC_APB2ENRbits+0
0x1980	0x24004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_12_32F10x_16ch_ADCx_Init:
;__Lib_ADC_12_32F10x_16ch.c, 76 :: 		
; base start address is: 0 (R0)
0x0358	0xB081    SUB	SP, SP, #4
; base end address is: 0 (R0)
; base start address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 80 :: 		
0x035A	0x1D03    ADDS	R3, R0, #4
0x035C	0x681A    LDR	R2, [R3, #0]
0x035E	0x4946    LDR	R1, [PC, #280]
0x0360	0xEA020101  AND	R1, R2, R1, LSL #0
0x0364	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 82 :: 		
0x0366	0xF2000308  ADDW	R3, R0, #8
0x036A	0x681A    LDR	R2, [R3, #0]
0x036C	0x4943    LDR	R1, [PC, #268]
0x036E	0xEA020101  AND	R1, R2, R1, LSL #0
0x0372	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 84 :: 		
0x0374	0x1D03    ADDS	R3, R0, #4
0x0376	0x2200    MOVS	R2, #0
0x0378	0x6819    LDR	R1, [R3, #0]
0x037A	0xF3624110  BFI	R1, R2, #16, #1
0x037E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 85 :: 		
0x0380	0x1D03    ADDS	R3, R0, #4
0x0382	0x2200    MOVS	R2, #0
0x0384	0x6819    LDR	R1, [R3, #0]
0x0386	0xF3624151  BFI	R1, R2, #17, #1
0x038A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 86 :: 		
0x038C	0x1D03    ADDS	R3, R0, #4
0x038E	0x2200    MOVS	R2, #0
0x0390	0x6819    LDR	R1, [R3, #0]
0x0392	0xF3624192  BFI	R1, R2, #18, #1
0x0396	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 87 :: 		
0x0398	0x1D03    ADDS	R3, R0, #4
0x039A	0x2200    MOVS	R2, #0
0x039C	0x6819    LDR	R1, [R3, #0]
0x039E	0xF36241D3  BFI	R1, R2, #19, #1
0x03A2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 89 :: 		
0x03A4	0x1D03    ADDS	R3, R0, #4
0x03A6	0x2200    MOVS	R2, #0
0x03A8	0x6819    LDR	R1, [R3, #0]
0x03AA	0xF3622108  BFI	R1, R2, #8, #1
0x03AE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 92 :: 		
0x03B0	0xF2000308  ADDW	R3, R0, #8
0x03B4	0x2200    MOVS	R2, #0
0x03B6	0x6819    LDR	R1, [R3, #0]
0x03B8	0xF3620141  BFI	R1, R2, #1, #1
0x03BC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 94 :: 		
0x03BE	0xF2000308  ADDW	R3, R0, #8
0x03C2	0x2200    MOVS	R2, #0
0x03C4	0x6819    LDR	R1, [R3, #0]
0x03C6	0xF36221CB  BFI	R1, R2, #11, #1
0x03CA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 96 :: 		
0x03CC	0xF2000308  ADDW	R3, R0, #8
0x03D0	0x2201    MOVS	R2, #1
0x03D2	0x6819    LDR	R1, [R3, #0]
0x03D4	0xF3624151  BFI	R1, R2, #17, #1
0x03D8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 97 :: 		
0x03DA	0xF2000308  ADDW	R3, R0, #8
0x03DE	0x2201    MOVS	R2, #1
0x03E0	0x6819    LDR	R1, [R3, #0]
0x03E2	0xF3624192  BFI	R1, R2, #18, #1
0x03E6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 98 :: 		
0x03E8	0xF2000308  ADDW	R3, R0, #8
0x03EC	0x2201    MOVS	R2, #1
0x03EE	0x6819    LDR	R1, [R3, #0]
0x03F0	0xF36241D3  BFI	R1, R2, #19, #1
0x03F4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 101 :: 		
0x03F6	0xF200032C  ADDW	R3, R0, #44
0x03FA	0x2200    MOVS	R2, #0
0x03FC	0x6819    LDR	R1, [R3, #0]
0x03FE	0xF3625114  BFI	R1, R2, #20, #1
0x0402	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 102 :: 		
0x0404	0xF200032C  ADDW	R3, R0, #44
0x0408	0x2200    MOVS	R2, #0
0x040A	0x6819    LDR	R1, [R3, #0]
0x040C	0xF3625155  BFI	R1, R2, #21, #1
0x0410	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 103 :: 		
0x0412	0xF200032C  ADDW	R3, R0, #44
0x0416	0x2200    MOVS	R2, #0
0x0418	0x6819    LDR	R1, [R3, #0]
0x041A	0xF3625196  BFI	R1, R2, #22, #1
0x041E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 104 :: 		
0x0420	0xF200032C  ADDW	R3, R0, #44
0x0424	0x2200    MOVS	R2, #0
0x0426	0x6819    LDR	R1, [R3, #0]
0x0428	0xF36251D7  BFI	R1, R2, #23, #1
0x042C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 110 :: 		
0x042E	0xF2000308  ADDW	R3, R0, #8
0x0432	0x2201    MOVS	R2, #1
0x0434	0x6819    LDR	R1, [R3, #0]
0x0436	0xF3620100  BFI	R1, R2, #0, #1
0x043A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_12_32F10x_16ch.c, 113 :: 		
0x043C	0xF2000308  ADDW	R3, R0, #8
0x0440	0x2201    MOVS	R2, #1
0x0442	0x6819    LDR	R1, [R3, #0]
0x0444	0xF36201C3  BFI	R1, R2, #3, #1
0x0448	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 114 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init16:
; base start address is: 0 (R0)
0x044A	0xF2000108  ADDW	R1, R0, #8
0x044E	0x680A    LDR	R2, [R1, #0]
0x0450	0xF3C201C0  UBFX	R1, R2, #3, #1
0x0454	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init17
0x0456	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init16
L___Lib_ADC_12_32F10x_16ch_ADCx_Init17:
;__Lib_ADC_12_32F10x_16ch.c, 117 :: 		
0x0458	0xF2000308  ADDW	R3, R0, #8
0x045C	0x2201    MOVS	R2, #1
0x045E	0x6819    LDR	R1, [R3, #0]
0x0460	0xF3620182  BFI	R1, R2, #2, #1
0x0464	0x6019    STR	R1, [R3, #0]
; base end address is: 0 (R0)
;__Lib_ADC_12_32F10x_16ch.c, 118 :: 		
L___Lib_ADC_12_32F10x_16ch_ADCx_Init18:
; base start address is: 0 (R0)
0x0466	0xF2000108  ADDW	R1, R0, #8
0x046A	0x680A    LDR	R2, [R1, #0]
0x046C	0xF3C20180  UBFX	R1, R2, #2, #1
0x0470	0xB101    CBZ	R1, L___Lib_ADC_12_32F10x_16ch_ADCx_Init19
; base end address is: 0 (R0)
0x0472	0xE7F8    B	L___Lib_ADC_12_32F10x_16ch_ADCx_Init18
L___Lib_ADC_12_32F10x_16ch_ADCx_Init19:
;__Lib_ADC_12_32F10x_16ch.c, 120 :: 		
L_end_ADCx_Init:
0x0474	0xB001    ADD	SP, SP, #4
0x0476	0x4770    BX	LR
0x0478	0xFEFFFFF0  	#-983297
0x047C	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_12_32F10x_16ch_ADCx_Init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2268	0xB081    SUB	SP, SP, #4
0x226A	0xF8CDE000  STR	LR, [SP, #0]
0x226E	0xB28C    UXTH	R4, R1
0x2270	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x2272	0xF24003FF  MOVW	R3, #255
0x2276	0x4A24    LDR	R2, [PC, #144]
0x2278	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x227A	0xF7FFFB61  BL	_Is_TFT_Set+0
0x227E	0x2801    CMP	R0, #1
0x2280	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x2282	0x4B22    LDR	R3, [PC, #136]
0x2284	0x4A22    LDR	R2, [PC, #136]
0x2286	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2288	0x4B22    LDR	R3, [PC, #136]
0x228A	0x4A23    LDR	R2, [PC, #140]
0x228C	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x228E	0x4B23    LDR	R3, [PC, #140]
0x2290	0x4A23    LDR	R2, [PC, #140]
0x2292	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2294	0x4A23    LDR	R2, [PC, #140]
0x2296	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2298	0x4A23    LDR	R2, [PC, #140]
0x229A	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x229C	0x42A1    CMP	R1, R4
0x229E	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x22A0	0x2300    MOVS	R3, #0
0x22A2	0x4A22    LDR	R2, [PC, #136]
0x22A4	0x7013    STRB	R3, [R2, #0]
0x22A6	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x22A8	0x235A    MOVS	R3, #90
0x22AA	0x4A20    LDR	R2, [PC, #128]
0x22AC	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x22AE	0x2101    MOVS	R1, #1
0x22B0	0xF2400000  MOVW	R0, #0
0x22B4	0xF7FFFB86  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x22B8	0x2300    MOVS	R3, #0
0x22BA	0x2200    MOVS	R2, #0
0x22BC	0xB408    PUSH	(R3)
0x22BE	0xB404    PUSH	(R2)
0x22C0	0x2300    MOVS	R3, #0
0x22C2	0x2200    MOVS	R2, #0
0x22C4	0x2100    MOVS	R1, #0
0x22C6	0x2000    MOVS	R0, #0
0x22C8	0xF7FFFB5C  BL	_TFT_Set_Brush+0
0x22CC	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x22CE	0x2100    MOVS	R1, #0
0x22D0	0x2000    MOVS	R0, #0
0x22D2	0xF7FEFE01  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x22D6	0x2300    MOVS	R3, #0
0x22D8	0x4A15    LDR	R2, [PC, #84]
0x22DA	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x22DC	0xF7FEFA1E  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x22E0	0xF7FEFA36  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x22E4	0x4A13    LDR	R2, [PC, #76]
0x22E6	0x4290    CMP	R0, R2
0x22E8	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x22EA	0xF7FEFC6B  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x22EE	0x4B12    LDR	R3, [PC, #72]
0x22F0	0x4A12    LDR	R2, [PC, #72]
0x22F2	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x22F4	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x22F6	0xF7FEFA7D  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x22FA	0x4B11    LDR	R3, [PC, #68]
0x22FC	0x4A0F    LDR	R2, [PC, #60]
0x22FE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2300	0xF8DDE000  LDR	LR, [SP, #0]
0x2304	0xB001    ADD	SP, SP, #4
0x2306	0x4770    BX	LR
0x2308	0x00062000  	__Lib_TFT_Defs___controller+0
0x230C	0x04810000  	_TFT_Set_Index+0
0x2310	0x006C2000  	_TFT_Set_Index_Ptr+0
0x2314	0x04B50000  	_TFT_Write_Command+0
0x2318	0x00702000  	_TFT_Write_Command_Ptr+0
0x231C	0x1BCD0000  	_TFT_Write_Data+0
0x2320	0x00382000  	_TFT_Write_Data_Ptr+0
0x2324	0x002C2000  	_TFT_DISP_WIDTH+0
0x2328	0x002E2000  	_TFT_DISP_HEIGHT+0
0x232C	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2330	0x004F2000  	_ExternalFontSet+0
0x2334	0x85005285  	#1384482048
0x2338	0x21CD0000  	_TFT_Set_Address_SST7715R+0
0x233C	0x00342000  	_TFT_Set_Address_Ptr+0
0x2340	0x1AFD0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x1940	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x1942	0x4802    LDR	R0, [PC, #8]
0x1944	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x1946	0xB001    ADD	SP, SP, #4
0x1948	0x4770    BX	LR
0x194A	0xBF00    NOP
0x194C	0x00022000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x19C4	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x19C6	0x4A03    LDR	R2, [PC, #12]
0x19C8	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x19CA	0x4A03    LDR	R2, [PC, #12]
0x19CC	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x19CE	0xB001    ADD	SP, SP, #4
0x19D0	0x4770    BX	LR
0x19D2	0xBF00    NOP
0x19D4	0x006A2000  	__Lib_TFT_PenColor+0
0x19D8	0x00652000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x1984	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x1986	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x198A	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x198E	0x4C07    LDR	R4, [PC, #28]
0x1990	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x1992	0x4C07    LDR	R4, [PC, #28]
0x1994	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x1996	0x4C07    LDR	R4, [PC, #28]
0x1998	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x199A	0x4C07    LDR	R4, [PC, #28]
0x199C	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x199E	0x4C07    LDR	R4, [PC, #28]
0x19A0	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x19A2	0x4C07    LDR	R4, [PC, #28]
0x19A4	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x19A6	0xB001    ADD	SP, SP, #4
0x19A8	0x4770    BX	LR
0x19AA	0xBF00    NOP
0x19AC	0x00602000  	__Lib_TFT_BrushEnabled+0
0x19B0	0x00622000  	__Lib_TFT_BrushColor+0
0x19B4	0x00612000  	__Lib_TFT_GradientEnabled+0
0x19B8	0x00642000  	__Lib_TFT_GradientOrientation+0
0x19BC	0x00662000  	__Lib_TFT_GradColorFrom+0
0x19C0	0x00682000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x0ED8	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x0EDA	0x4A03    LDR	R2, [PC, #12]
0x0EDC	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x0EDE	0x4A03    LDR	R2, [PC, #12]
0x0EE0	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x0EE2	0xB001    ADD	SP, SP, #4
0x0EE4	0x4770    BX	LR
0x0EE6	0xBF00    NOP
0x0EE8	0x00582000  	__Lib_TFT_x_cord+0
0x0EEC	0x00542000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x071C	0xB082    SUB	SP, SP, #8
0x071E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0722	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0726	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x072A	0x4806    LDR	R0, [PC, #24]
0x072C	0x8800    LDRH	R0, [R0, #0]
0x072E	0x9101    STR	R1, [SP, #4]
0x0730	0x4A05    LDR	R2, [PC, #20]
0x0732	0xB281    UXTH	R1, R0
0x0734	0x9801    LDR	R0, [SP, #4]
0x0736	0xF000FE65  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x073A	0xF8DDE000  LDR	LR, [SP, #0]
0x073E	0xB002    ADD	SP, SP, #8
0x0740	0x4770    BX	LR
0x0742	0xBF00    NOP
0x0744	0x00062000  	__Lib_TFT_Defs___controller+0
0x0748	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x0750	0xB082    SUB	SP, SP, #8
0x0752	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x0756	0xF04F0000  MOV	R0, #0
0x075A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x075C	0xF7FFFD3E  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x0760	0xF7FFFFDC  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x0764	0x2101    MOVS	R1, #1
0x0766	0xB249    SXTB	R1, R1
0x0768	0x481F    LDR	R0, [PC, #124]
0x076A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x076C	0xF644777F  MOVW	R7, #20351
0x0770	0xF2C00712  MOVT	R7, #18
0x0774	0xBF00    NOP
0x0776	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x0778	0x1E7F    SUBS	R7, R7, #1
0x077A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x077C	0xBF00    NOP
0x077E	0xBF00    NOP
0x0780	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x0782	0x2100    MOVS	R1, #0
0x0784	0xB249    SXTB	R1, R1
0x0786	0x4819    LDR	R0, [PC, #100]
0x0788	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x078A	0x2004    MOVS	R0, #4
0x078C	0x4C18    LDR	R4, [PC, #96]
0x078E	0x6824    LDR	R4, [R4, #0]
0x0790	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x0792	0xF7FFFDCB  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x0796	0xF7FFFF53  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x079A	0xF7FFFF51  BL	__Lib_TFT_Defs_Read_From_Port+0
0x079E	0xF00000FF  AND	R0, R0, #255
0x07A2	0xB280    UXTH	R0, R0
0x07A4	0x0201    LSLS	R1, R0, #8
0x07A6	0x9801    LDR	R0, [SP, #4]
0x07A8	0x4308    ORRS	R0, R1
0x07AA	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x07AC	0xF7FFFF48  BL	__Lib_TFT_Defs_Read_From_Port+0
0x07B0	0xF00000FF  AND	R0, R0, #255
0x07B4	0xB280    UXTH	R0, R0
0x07B6	0x0401    LSLS	R1, R0, #16
0x07B8	0x9801    LDR	R0, [SP, #4]
0x07BA	0x4308    ORRS	R0, R1
0x07BC	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x07BE	0xF7FFFF3F  BL	__Lib_TFT_Defs_Read_From_Port+0
0x07C2	0xF00000FF  AND	R0, R0, #255
0x07C6	0xB280    UXTH	R0, R0
0x07C8	0x0601    LSLS	R1, R0, #24
0x07CA	0x9801    LDR	R0, [SP, #4]
0x07CC	0x4308    ORRS	R0, R1
0x07CE	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x07D0	0x2101    MOVS	R1, #1
0x07D2	0xB249    SXTB	R1, R1
0x07D4	0x4805    LDR	R0, [PC, #20]
0x07D6	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x07D8	0xF7FFFFA0  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x07DC	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x07DE	0xF8DDE000  LDR	LR, [SP, #0]
0x07E2	0xB002    ADD	SP, SP, #8
0x07E4	0x4770    BX	LR
0x07E6	0xBF00    NOP
0x07E8	0x01A04223  	TFT_RST+0
0x07EC	0x01BC4223  	TFT_CS+0
0x07F0	0x006C2000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x0486	0x2200    MOVS	R2, #0
0x0488	0xB252    SXTB	R2, R2
0x048A	0x4908    LDR	R1, [PC, #32]
0x048C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x048E	0xF7FFFE5F  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0492	0x2200    MOVS	R2, #0
0x0494	0xB252    SXTB	R2, R2
0x0496	0x4906    LDR	R1, [PC, #24]
0x0498	0x600A    STR	R2, [R1, #0]
0x049A	0xBF00    NOP
0x049C	0x2201    MOVS	R2, #1
0x049E	0xB252    SXTB	R2, R2
0x04A0	0x4903    LDR	R1, [PC, #12]
0x04A2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x04A4	0xF8DDE000  LDR	LR, [SP, #0]
0x04A8	0xB001    ADD	SP, SP, #4
0x04AA	0x4770    BX	LR
0x04AC	0x01B04223  	TFT_RS+0
0x04B0	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0152	0x4A05    LDR	R2, [PC, #20]
0x0154	0x8811    LDRH	R1, [R2, #0]
0x0156	0xF401417F  AND	R1, R1, #65280
0x015A	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x015C	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0160	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0162	0xB001    ADD	SP, SP, #4
0x0164	0x4770    BX	LR
0x0166	0xBF00    NOP
0x0168	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x04B4	0xB081    SUB	SP, SP, #4
0x04B6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x04BA	0x2201    MOVS	R2, #1
0x04BC	0xB252    SXTB	R2, R2
0x04BE	0x4908    LDR	R1, [PC, #32]
0x04C0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x04C2	0xF7FFFE45  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x04C6	0x2200    MOVS	R2, #0
0x04C8	0xB252    SXTB	R2, R2
0x04CA	0x4906    LDR	R1, [PC, #24]
0x04CC	0x600A    STR	R2, [R1, #0]
0x04CE	0xBF00    NOP
0x04D0	0x2201    MOVS	R2, #1
0x04D2	0xB252    SXTB	R2, R2
0x04D4	0x4903    LDR	R1, [PC, #12]
0x04D6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x04D8	0xF8DDE000  LDR	LR, [SP, #0]
0x04DC	0xB001    ADD	SP, SP, #4
0x04DE	0x4770    BX	LR
0x04E0	0x01B04223  	TFT_RS+0
0x04E4	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3763 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x04E8	0xB081    SUB	SP, SP, #4
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3764 :: 		Delay_1us(); Delay_1us();
0x04EE	0xF7FFFE3F  BL	_Delay_1us+0
0x04F2	0xF7FFFE3D  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3765 :: 		TFT_CS = 0;
0x04F6	0x2300    MOVS	R3, #0
0x04F8	0xB25B    SXTB	R3, R3
0x04FA	0x490B    LDR	R1, [PC, #44]
0x04FC	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3766 :: 		TFT_RD = 1;
0x04FE	0x2201    MOVS	R2, #1
0x0500	0xB252    SXTB	R2, R2
0x0502	0x490A    LDR	R1, [PC, #40]
0x0504	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3767 :: 		TFT_RS = 0;
0x0506	0x490A    LDR	R1, [PC, #40]
0x0508	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3768 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x050A	0xF7FFFE21  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3769 :: 		TFT_WR = 0;
0x050E	0x2200    MOVS	R2, #0
0x0510	0xB252    SXTB	R2, R2
0x0512	0x4908    LDR	R1, [PC, #32]
0x0514	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3770 :: 		TFT_WR = 1;
0x0516	0x2201    MOVS	R2, #1
0x0518	0xB252    SXTB	R2, R2
0x051A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3771 :: 		TFT_CS = 1;
0x051C	0x4902    LDR	R1, [PC, #8]
0x051E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3772 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x0520	0xF8DDE000  LDR	LR, [SP, #0]
0x0524	0xB001    ADD	SP, SP, #4
0x0526	0x4770    BX	LR
0x0528	0x01BC4223  	TFT_CS+0
0x052C	0x01A84223  	TFT_RD+0
0x0530	0x01B04223  	TFT_RS+0
0x0534	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x0170	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0172	0xF240070B  MOVW	R7, #11
0x0176	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x017A	0x1E7F    SUBS	R7, R7, #1
0x017C	0xD1FD    BNE	L_Delay_1us0
0x017E	0xBF00    NOP
0x0180	0xBF00    NOP
0x0182	0xBF00    NOP
0x0184	0xBF00    NOP
0x0186	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0188	0xB001    ADD	SP, SP, #4
0x018A	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3778 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x018C	0xB081    SUB	SP, SP, #4
0x018E	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3779 :: 		TFT_CS = 0;
0x0192	0x2200    MOVS	R2, #0
0x0194	0xB252    SXTB	R2, R2
0x0196	0x490D    LDR	R1, [PC, #52]
0x0198	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3780 :: 		TFT_RD = 1;
0x019A	0x2201    MOVS	R2, #1
0x019C	0xB252    SXTB	R2, R2
0x019E	0x490C    LDR	R1, [PC, #48]
0x01A0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3781 :: 		TFT_RS = 1;
0x01A2	0x490C    LDR	R1, [PC, #48]
0x01A4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3782 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x01A6	0xF7FFFFD3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3783 :: 		TFT_WR = 0;
0x01AA	0x2200    MOVS	R2, #0
0x01AC	0xB252    SXTB	R2, R2
0x01AE	0x490A    LDR	R1, [PC, #40]
0x01B0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3784 :: 		TFT_WR = 1;
0x01B2	0x2201    MOVS	R2, #1
0x01B4	0xB252    SXTB	R2, R2
0x01B6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3785 :: 		TFT_CS = 1;
0x01B8	0x4904    LDR	R1, [PC, #16]
0x01BA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3786 :: 		Delay_1us(); Delay_1us();
0x01BC	0xF7FFFFD8  BL	_Delay_1us+0
0x01C0	0xF7FFFFD6  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3787 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x01C4	0xF8DDE000  LDR	LR, [SP, #0]
0x01C8	0xB001    ADD	SP, SP, #4
0x01CA	0x4770    BX	LR
0x01CC	0x01BC4223  	TFT_CS+0
0x01D0	0x01A84223  	TFT_RD+0
0x01D4	0x01B04223  	TFT_RS+0
0x01D8	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x01E2	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x01E6	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x01EA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x01EE	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x01F2	0x4A25    LDR	R2, [PC, #148]
0x01F4	0xB289    UXTH	R1, R1
0x01F6	0xF001F905  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x01FA	0x2100    MOVS	R1, #0
0x01FC	0xB249    SXTB	R1, R1
0x01FE	0x4823    LDR	R0, [PC, #140]
0x0200	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x0202	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0206	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x020A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x020E	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0212	0x4A1D    LDR	R2, [PC, #116]
0x0214	0xB289    UXTH	R1, R1
0x0216	0xF001F8F5  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x021A	0x2101    MOVS	R1, #1
0x021C	0xB249    SXTB	R1, R1
0x021E	0x481C    LDR	R0, [PC, #112]
0x0220	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x0222	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0226	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x022A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x022E	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0232	0x4A15    LDR	R2, [PC, #84]
0x0234	0xB289    UXTH	R1, R1
0x0236	0xF001F8E5  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x023A	0x2101    MOVS	R1, #1
0x023C	0xB249    SXTB	R1, R1
0x023E	0x4815    LDR	R0, [PC, #84]
0x0240	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x0242	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x0246	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x024A	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x024E	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0252	0x4A0D    LDR	R2, [PC, #52]
0x0254	0xB289    UXTH	R1, R1
0x0256	0xF001F8D5  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x025A	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x025E	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x0262	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x0266	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x026A	0x4A07    LDR	R2, [PC, #28]
0x026C	0xB289    UXTH	R1, R1
0x026E	0xF001F8C9  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x0272	0x2101    MOVS	R1, #1
0x0274	0xB249    SXTB	R1, R1
0x0276	0x4808    LDR	R0, [PC, #32]
0x0278	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x027A	0x4808    LDR	R0, [PC, #32]
0x027C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x027E	0xF8DDE000  LDR	LR, [SP, #0]
0x0282	0xB001    ADD	SP, SP, #4
0x0284	0x4770    BX	LR
0x0286	0xBF00    NOP
0x0288	0x00140008  	#524308
0x028C	0x01A04223  	TFT_RST+0
0x0290	0x01B04223  	TFT_RS+0
0x0294	0x01BC4223  	TFT_CS+0
0x0298	0x01A84223  	TFT_RD+0
0x029C	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x032C	0xB082    SUB	SP, SP, #8
0x032E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x0332	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0336	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x033A	0x4806    LDR	R0, [PC, #24]
0x033C	0x8800    LDRH	R0, [R0, #0]
0x033E	0x9101    STR	R1, [SP, #4]
0x0340	0xF04F0242  MOV	R2, #66
0x0344	0xB281    UXTH	R1, R0
0x0346	0x9801    LDR	R0, [SP, #4]
0x0348	0xF001F85C  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x034C	0xF8DDE000  LDR	LR, [SP, #0]
0x0350	0xB002    ADD	SP, SP, #8
0x0352	0x4770    BX	LR
0x0354	0x00062000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
0x0640	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
; dataPort start address is: 8 (R2)
0x0642	0x4A0A    LDR	R2, [PC, #40]
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0644	0x2101    MOVS	R1, #1
0x0646	0xB249    SXTB	R1, R1
0x0648	0x4809    LDR	R0, [PC, #36]
0x064A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x064C	0x2100    MOVS	R1, #0
0x064E	0xB249    SXTB	R1, R1
0x0650	0x4808    LDR	R0, [PC, #32]
0x0652	0x6001    STR	R1, [R0, #0]
0x0654	0xBF00    NOP
0x0656	0xBF00    NOP
0x0658	0xBF00    NOP
0x065A	0xBF00    NOP
0x065C	0xBF00    NOP
0x065E	0x2101    MOVS	R1, #1
0x0660	0xB249    SXTB	R1, R1
0x0662	0x4804    LDR	R0, [PC, #16]
0x0664	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0666	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0668	0xB001    ADD	SP, SP, #4
0x066A	0x4770    BX	LR
0x066C	0x18084001  	TFT_DataPort+-4
0x0670	0x01B04223  	TFT_RS+0
0x0674	0x01A84223  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0BC4	0xB081    SUB	SP, SP, #4
0x0BC6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0BCA	0xF7FFFB07  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0BCE	0x2101    MOVS	R1, #1
0x0BD0	0xB249    SXTB	R1, R1
0x0BD2	0x4894    LDR	R0, [PC, #592]
0x0BD4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0BD6	0xF7FFFD4F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0BDA	0x2100    MOVS	R1, #0
0x0BDC	0xB249    SXTB	R1, R1
0x0BDE	0x4891    LDR	R0, [PC, #580]
0x0BE0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0BE2	0xF7FFFCBD  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0BE6	0x2101    MOVS	R1, #1
0x0BE8	0xB249    SXTB	R1, R1
0x0BEA	0x488E    LDR	R0, [PC, #568]
0x0BEC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0BEE	0xF7FFFCB7  BL	_Delay_100ms+0
0x0BF2	0xF7FFFD41  BL	_Delay_10ms+0
0x0BF6	0xF7FFFD3F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0BFA	0x2100    MOVS	R1, #0
0x0BFC	0xB249    SXTB	R1, R1
0x0BFE	0x488A    LDR	R0, [PC, #552]
0x0C00	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0C02	0x2011    MOVS	R0, #17
0x0C04	0x4C89    LDR	R4, [PC, #548]
0x0C06	0x6824    LDR	R4, [R4, #0]
0x0C08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0C0A	0xF7FFFCA9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0C0E	0xF7FFFD33  BL	_Delay_10ms+0
0x0C12	0xF7FFFD31  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0C16	0x2036    MOVS	R0, #54
0x0C18	0x4C84    LDR	R4, [PC, #528]
0x0C1A	0x6824    LDR	R4, [R4, #0]
0x0C1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0C1E	0x2000    MOVS	R0, #0
0x0C20	0x4C83    LDR	R4, [PC, #524]
0x0C22	0x6824    LDR	R4, [R4, #0]
0x0C24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0C26	0x203A    MOVS	R0, #58
0x0C28	0x4C80    LDR	R4, [PC, #512]
0x0C2A	0x6824    LDR	R4, [R4, #0]
0x0C2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0C2E	0x2005    MOVS	R0, #5
0x0C30	0x4C7F    LDR	R4, [PC, #508]
0x0C32	0x6824    LDR	R4, [R4, #0]
0x0C34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0C36	0x20B2    MOVS	R0, #178
0x0C38	0x4C7C    LDR	R4, [PC, #496]
0x0C3A	0x6824    LDR	R4, [R4, #0]
0x0C3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0C3E	0x200C    MOVS	R0, #12
0x0C40	0x4C7B    LDR	R4, [PC, #492]
0x0C42	0x6824    LDR	R4, [R4, #0]
0x0C44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0C46	0x200C    MOVS	R0, #12
0x0C48	0x4C79    LDR	R4, [PC, #484]
0x0C4A	0x6824    LDR	R4, [R4, #0]
0x0C4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0C4E	0x2000    MOVS	R0, #0
0x0C50	0x4C77    LDR	R4, [PC, #476]
0x0C52	0x6824    LDR	R4, [R4, #0]
0x0C54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0C56	0x2033    MOVS	R0, #51
0x0C58	0x4C75    LDR	R4, [PC, #468]
0x0C5A	0x6824    LDR	R4, [R4, #0]
0x0C5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0C5E	0x2033    MOVS	R0, #51
0x0C60	0x4C73    LDR	R4, [PC, #460]
0x0C62	0x6824    LDR	R4, [R4, #0]
0x0C64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0C66	0x20B7    MOVS	R0, #183
0x0C68	0x4C70    LDR	R4, [PC, #448]
0x0C6A	0x6824    LDR	R4, [R4, #0]
0x0C6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0C6E	0x2070    MOVS	R0, #112
0x0C70	0x4C6F    LDR	R4, [PC, #444]
0x0C72	0x6824    LDR	R4, [R4, #0]
0x0C74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0C76	0x20BB    MOVS	R0, #187
0x0C78	0x4C6C    LDR	R4, [PC, #432]
0x0C7A	0x6824    LDR	R4, [R4, #0]
0x0C7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0C7E	0x201B    MOVS	R0, #27
0x0C80	0x4C6B    LDR	R4, [PC, #428]
0x0C82	0x6824    LDR	R4, [R4, #0]
0x0C84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0C86	0x20C0    MOVS	R0, #192
0x0C88	0x4C68    LDR	R4, [PC, #416]
0x0C8A	0x6824    LDR	R4, [R4, #0]
0x0C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0C8E	0x202C    MOVS	R0, #44
0x0C90	0x4C67    LDR	R4, [PC, #412]
0x0C92	0x6824    LDR	R4, [R4, #0]
0x0C94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0C96	0x20C2    MOVS	R0, #194
0x0C98	0x4C64    LDR	R4, [PC, #400]
0x0C9A	0x6824    LDR	R4, [R4, #0]
0x0C9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x0C9E	0x2001    MOVS	R0, #1
0x0CA0	0x4C63    LDR	R4, [PC, #396]
0x0CA2	0x6824    LDR	R4, [R4, #0]
0x0CA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x0CA6	0x20C3    MOVS	R0, #195
0x0CA8	0x4C60    LDR	R4, [PC, #384]
0x0CAA	0x6824    LDR	R4, [R4, #0]
0x0CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x0CAE	0x200B    MOVS	R0, #11
0x0CB0	0x4C5F    LDR	R4, [PC, #380]
0x0CB2	0x6824    LDR	R4, [R4, #0]
0x0CB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x0CB6	0x20C4    MOVS	R0, #196
0x0CB8	0x4C5C    LDR	R4, [PC, #368]
0x0CBA	0x6824    LDR	R4, [R4, #0]
0x0CBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x0CBE	0x2027    MOVS	R0, #39
0x0CC0	0x4C5B    LDR	R4, [PC, #364]
0x0CC2	0x6824    LDR	R4, [R4, #0]
0x0CC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x0CC6	0x20C6    MOVS	R0, #198
0x0CC8	0x4C58    LDR	R4, [PC, #352]
0x0CCA	0x6824    LDR	R4, [R4, #0]
0x0CCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x0CCE	0x200F    MOVS	R0, #15
0x0CD0	0x4C57    LDR	R4, [PC, #348]
0x0CD2	0x6824    LDR	R4, [R4, #0]
0x0CD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x0CD6	0x20D0    MOVS	R0, #208
0x0CD8	0x4C54    LDR	R4, [PC, #336]
0x0CDA	0x6824    LDR	R4, [R4, #0]
0x0CDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x0CDE	0x20A4    MOVS	R0, #164
0x0CE0	0x4C53    LDR	R4, [PC, #332]
0x0CE2	0x6824    LDR	R4, [R4, #0]
0x0CE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x0CE6	0x20A1    MOVS	R0, #161
0x0CE8	0x4C51    LDR	R4, [PC, #324]
0x0CEA	0x6824    LDR	R4, [R4, #0]
0x0CEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x0CEE	0x20E0    MOVS	R0, #224
0x0CF0	0x4C4E    LDR	R4, [PC, #312]
0x0CF2	0x6824    LDR	R4, [R4, #0]
0x0CF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x0CF6	0x20D0    MOVS	R0, #208
0x0CF8	0x4C4D    LDR	R4, [PC, #308]
0x0CFA	0x6824    LDR	R4, [R4, #0]
0x0CFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x0CFE	0x2006    MOVS	R0, #6
0x0D00	0x4C4B    LDR	R4, [PC, #300]
0x0D02	0x6824    LDR	R4, [R4, #0]
0x0D04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x0D06	0x200B    MOVS	R0, #11
0x0D08	0x4C49    LDR	R4, [PC, #292]
0x0D0A	0x6824    LDR	R4, [R4, #0]
0x0D0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x0D0E	0x2009    MOVS	R0, #9
0x0D10	0x4C47    LDR	R4, [PC, #284]
0x0D12	0x6824    LDR	R4, [R4, #0]
0x0D14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x0D16	0x2008    MOVS	R0, #8
0x0D18	0x4C45    LDR	R4, [PC, #276]
0x0D1A	0x6824    LDR	R4, [R4, #0]
0x0D1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x0D1E	0x2030    MOVS	R0, #48
0x0D20	0x4C43    LDR	R4, [PC, #268]
0x0D22	0x6824    LDR	R4, [R4, #0]
0x0D24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x0D26	0x2030    MOVS	R0, #48
0x0D28	0x4C41    LDR	R4, [PC, #260]
0x0D2A	0x6824    LDR	R4, [R4, #0]
0x0D2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x0D2E	0x205B    MOVS	R0, #91
0x0D30	0x4C3F    LDR	R4, [PC, #252]
0x0D32	0x6824    LDR	R4, [R4, #0]
0x0D34	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x0D36	0x204B    MOVS	R0, #75
0x0D38	0x4C3D    LDR	R4, [PC, #244]
0x0D3A	0x6824    LDR	R4, [R4, #0]
0x0D3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x0D3E	0x2018    MOVS	R0, #24
0x0D40	0x4C3B    LDR	R4, [PC, #236]
0x0D42	0x6824    LDR	R4, [R4, #0]
0x0D44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x0D46	0x2014    MOVS	R0, #20
0x0D48	0x4C39    LDR	R4, [PC, #228]
0x0D4A	0x6824    LDR	R4, [R4, #0]
0x0D4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x0D4E	0x2014    MOVS	R0, #20
0x0D50	0x4C37    LDR	R4, [PC, #220]
0x0D52	0x6824    LDR	R4, [R4, #0]
0x0D54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x0D56	0x202C    MOVS	R0, #44
0x0D58	0x4C35    LDR	R4, [PC, #212]
0x0D5A	0x6824    LDR	R4, [R4, #0]
0x0D5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x0D5E	0x2032    MOVS	R0, #50
0x0D60	0x4C33    LDR	R4, [PC, #204]
0x0D62	0x6824    LDR	R4, [R4, #0]
0x0D64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x0D66	0x20E1    MOVS	R0, #225
0x0D68	0x4C30    LDR	R4, [PC, #192]
0x0D6A	0x6824    LDR	R4, [R4, #0]
0x0D6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x0D6E	0x20D0    MOVS	R0, #208
0x0D70	0x4C2F    LDR	R4, [PC, #188]
0x0D72	0x6824    LDR	R4, [R4, #0]
0x0D74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x0D76	0x2005    MOVS	R0, #5
0x0D78	0x4C2D    LDR	R4, [PC, #180]
0x0D7A	0x6824    LDR	R4, [R4, #0]
0x0D7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x0D7E	0x200A    MOVS	R0, #10
0x0D80	0x4C2B    LDR	R4, [PC, #172]
0x0D82	0x6824    LDR	R4, [R4, #0]
0x0D84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x0D86	0x200A    MOVS	R0, #10
0x0D88	0x4C29    LDR	R4, [PC, #164]
0x0D8A	0x6824    LDR	R4, [R4, #0]
0x0D8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x0D8E	0x2007    MOVS	R0, #7
0x0D90	0x4C27    LDR	R4, [PC, #156]
0x0D92	0x6824    LDR	R4, [R4, #0]
0x0D94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x0D96	0x2028    MOVS	R0, #40
0x0D98	0x4C25    LDR	R4, [PC, #148]
0x0D9A	0x6824    LDR	R4, [R4, #0]
0x0D9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x0D9E	0x2032    MOVS	R0, #50
0x0DA0	0x4C23    LDR	R4, [PC, #140]
0x0DA2	0x6824    LDR	R4, [R4, #0]
0x0DA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x0DA6	0x202C    MOVS	R0, #44
0x0DA8	0x4C21    LDR	R4, [PC, #132]
0x0DAA	0x6824    LDR	R4, [R4, #0]
0x0DAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x0DAE	0x2049    MOVS	R0, #73
0x0DB0	0x4C1F    LDR	R4, [PC, #124]
0x0DB2	0x6824    LDR	R4, [R4, #0]
0x0DB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x0DB6	0x2018    MOVS	R0, #24
0x0DB8	0x4C1D    LDR	R4, [PC, #116]
0x0DBA	0x6824    LDR	R4, [R4, #0]
0x0DBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x0DBE	0x2013    MOVS	R0, #19
0x0DC0	0x4C1B    LDR	R4, [PC, #108]
0x0DC2	0x6824    LDR	R4, [R4, #0]
0x0DC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x0DC6	0x2013    MOVS	R0, #19
0x0DC8	0x4C19    LDR	R4, [PC, #100]
0x0DCA	0x6824    LDR	R4, [R4, #0]
0x0DCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x0DCE	0x202C    MOVS	R0, #44
0x0DD0	0x4C17    LDR	R4, [PC, #92]
0x0DD2	0x6824    LDR	R4, [R4, #0]
0x0DD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x0DD6	0x2033    MOVS	R0, #51
0x0DD8	0x4C15    LDR	R4, [PC, #84]
0x0DDA	0x6824    LDR	R4, [R4, #0]
0x0DDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x0DDE	0x2021    MOVS	R0, #33
0x0DE0	0x4C12    LDR	R4, [PC, #72]
0x0DE2	0x6824    LDR	R4, [R4, #0]
0x0DE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x0DE6	0x202A    MOVS	R0, #42
0x0DE8	0x4C10    LDR	R4, [PC, #64]
0x0DEA	0x6824    LDR	R4, [R4, #0]
0x0DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x0DEE	0x2000    MOVS	R0, #0
0x0DF0	0x4C0F    LDR	R4, [PC, #60]
0x0DF2	0x6824    LDR	R4, [R4, #0]
0x0DF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x0DF6	0x2000    MOVS	R0, #0
0x0DF8	0x4C0D    LDR	R4, [PC, #52]
0x0DFA	0x6824    LDR	R4, [R4, #0]
0x0DFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x0DFE	0x480D    LDR	R0, [PC, #52]
0x0E00	0x8800    LDRH	R0, [R0, #0]
0x0E02	0x0A04    LSRS	R4, R0, #8
0x0E04	0xB2E0    UXTB	R0, R4
0x0E06	0x4C0A    LDR	R4, [PC, #40]
0x0E08	0x6824    LDR	R4, [R4, #0]
0x0E0A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x0E0C	0x4809    LDR	R0, [PC, #36]
0x0E0E	0x8804    LDRH	R4, [R0, #0]
0x0E10	0xB2E0    UXTB	R0, R4
0x0E12	0x4C07    LDR	R4, [PC, #28]
0x0E14	0x6824    LDR	R4, [R4, #0]
0x0E16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x0E18	0x202B    MOVS	R0, #43
0x0E1A	0x4C04    LDR	R4, [PC, #16]
0x0E1C	0x6824    LDR	R4, [R4, #0]
0x0E1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x0E20	0x2000    MOVS	R0, #0
0x0E22	0xE009    B	#18
0x0E24	0x01A04223  	TFT_RST+0
0x0E28	0x01BC4223  	TFT_CS+0
0x0E2C	0x006C2000  	_TFT_Set_Index_Ptr+0
0x0E30	0x00702000  	_TFT_Write_Command_Ptr+0
0x0E34	0x002C2000  	_TFT_DISP_WIDTH+0
0x0E38	0x4C22    LDR	R4, [PC, #136]
0x0E3A	0x6824    LDR	R4, [R4, #0]
0x0E3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x0E3E	0x2000    MOVS	R0, #0
0x0E40	0x4C20    LDR	R4, [PC, #128]
0x0E42	0x6824    LDR	R4, [R4, #0]
0x0E44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x0E46	0x4820    LDR	R0, [PC, #128]
0x0E48	0x8800    LDRH	R0, [R0, #0]
0x0E4A	0x0A04    LSRS	R4, R0, #8
0x0E4C	0xB2E0    UXTB	R0, R4
0x0E4E	0x4C1D    LDR	R4, [PC, #116]
0x0E50	0x6824    LDR	R4, [R4, #0]
0x0E52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x0E54	0x481C    LDR	R0, [PC, #112]
0x0E56	0x8804    LDRH	R4, [R0, #0]
0x0E58	0xB2E0    UXTB	R0, R4
0x0E5A	0x4C1A    LDR	R4, [PC, #104]
0x0E5C	0x6824    LDR	R4, [R4, #0]
0x0E5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0E60	0x2036    MOVS	R0, #54
0x0E62	0x4C1A    LDR	R4, [PC, #104]
0x0E64	0x6824    LDR	R4, [R4, #0]
0x0E66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x0E68	0x4819    LDR	R0, [PC, #100]
0x0E6A	0x7800    LDRB	R0, [R0, #0]
0x0E6C	0x285A    CMP	R0, #90
0x0E6E	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x0E70	0xF7FFFB6E  BL	_Is_TFT_Rotated_180+0
0x0E74	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x0E76	0x20C0    MOVS	R0, #192
0x0E78	0x4C12    LDR	R4, [PC, #72]
0x0E7A	0x6824    LDR	R4, [R4, #0]
0x0E7C	0x47A0    BLX	R4
0x0E7E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x0E80	0x2000    MOVS	R0, #0
0x0E82	0x4C10    LDR	R4, [PC, #64]
0x0E84	0x6824    LDR	R4, [R4, #0]
0x0E86	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x0E88	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x0E8A	0xF7FFFB61  BL	_Is_TFT_Rotated_180+0
0x0E8E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x0E90	0x20A0    MOVS	R0, #160
0x0E92	0x4C0C    LDR	R4, [PC, #48]
0x0E94	0x6824    LDR	R4, [R4, #0]
0x0E96	0x47A0    BLX	R4
0x0E98	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x0E9A	0x2060    MOVS	R0, #96
0x0E9C	0x4C09    LDR	R4, [PC, #36]
0x0E9E	0x6824    LDR	R4, [R4, #0]
0x0EA0	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x0EA2	0x2029    MOVS	R0, #41
0x0EA4	0x4C09    LDR	R4, [PC, #36]
0x0EA6	0x6824    LDR	R4, [R4, #0]
0x0EA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x0EAA	0x202C    MOVS	R0, #44
0x0EAC	0x4C07    LDR	R4, [PC, #28]
0x0EAE	0x6824    LDR	R4, [R4, #0]
0x0EB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x0EB2	0x2101    MOVS	R1, #1
0x0EB4	0xB249    SXTB	R1, R1
0x0EB6	0x4807    LDR	R0, [PC, #28]
0x0EB8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x0EBA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EBE	0xB001    ADD	SP, SP, #4
0x0EC0	0x4770    BX	LR
0x0EC2	0xBF00    NOP
0x0EC4	0x00702000  	_TFT_Write_Command_Ptr+0
0x0EC8	0x002E2000  	_TFT_DISP_HEIGHT+0
0x0ECC	0x006C2000  	_TFT_Set_Index_Ptr+0
0x0ED0	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0ED4	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
0x0678	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x067A	0xF24D47BF  MOVW	R7, #54463
0x067E	0xF2C00701  MOVT	R7, #1
L_Delay_10ms22:
0x0682	0x1E7F    SUBS	R7, R7, #1
0x0684	0xD1FD    BNE	L_Delay_10ms22
0x0686	0xBF00    NOP
0x0688	0xBF00    NOP
0x068A	0xBF00    NOP
0x068C	0xBF00    NOP
0x068E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0690	0xB001    ADD	SP, SP, #4
0x0692	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x0560	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0562	0xF644777F  MOVW	R7, #20351
0x0566	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x056A	0x1E7F    SUBS	R7, R7, #1
0x056C	0xD1FD    BNE	L_Delay_100ms20
0x056E	0xBF00    NOP
0x0570	0xBF00    NOP
0x0572	0xBF00    NOP
0x0574	0xBF00    NOP
0x0576	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0578	0xB001    ADD	SP, SP, #4
0x057A	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
0x0550	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0552	0x4802    LDR	R0, [PC, #8]
0x0554	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0556	0xB001    ADD	SP, SP, #4
0x0558	0x4770    BX	LR
0x055A	0xBF00    NOP
0x055C	0x00092000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x07F4	0xB081    SUB	SP, SP, #4
0x07F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x07FA	0xF7FFFCEF  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x07FE	0xF7FFFEAF  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x0802	0x2101    MOVS	R1, #1
0x0804	0xB249    SXTB	R1, R1
0x0806	0x4895    LDR	R0, [PC, #596]
0x0808	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x080A	0xF7FFFEA9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x080E	0xF7FFFEA7  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x0812	0x2100    MOVS	R1, #0
0x0814	0xB249    SXTB	R1, R1
0x0816	0x4892    LDR	R0, [PC, #584]
0x0818	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x081A	0x2001    MOVS	R0, #1
0x081C	0x4C91    LDR	R4, [PC, #580]
0x081E	0x6824    LDR	R4, [R4, #0]
0x0820	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x0822	0xF7FFFEAD  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x0826	0x2028    MOVS	R0, #40
0x0828	0x4C8E    LDR	R4, [PC, #568]
0x082A	0x6824    LDR	R4, [R4, #0]
0x082C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x082E	0x20CF    MOVS	R0, #207
0x0830	0x4C8C    LDR	R4, [PC, #560]
0x0832	0x6824    LDR	R4, [R4, #0]
0x0834	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x0836	0x2000    MOVS	R0, #0
0x0838	0x4C8B    LDR	R4, [PC, #556]
0x083A	0x6824    LDR	R4, [R4, #0]
0x083C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x083E	0x2083    MOVS	R0, #131
0x0840	0x4C89    LDR	R4, [PC, #548]
0x0842	0x6824    LDR	R4, [R4, #0]
0x0844	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x0846	0x2030    MOVS	R0, #48
0x0848	0x4C87    LDR	R4, [PC, #540]
0x084A	0x6824    LDR	R4, [R4, #0]
0x084C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x084E	0x20ED    MOVS	R0, #237
0x0850	0x4C84    LDR	R4, [PC, #528]
0x0852	0x6824    LDR	R4, [R4, #0]
0x0854	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x0856	0x2064    MOVS	R0, #100
0x0858	0x4C83    LDR	R4, [PC, #524]
0x085A	0x6824    LDR	R4, [R4, #0]
0x085C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x085E	0x2003    MOVS	R0, #3
0x0860	0x4C81    LDR	R4, [PC, #516]
0x0862	0x6824    LDR	R4, [R4, #0]
0x0864	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x0866	0x2012    MOVS	R0, #18
0x0868	0x4C7F    LDR	R4, [PC, #508]
0x086A	0x6824    LDR	R4, [R4, #0]
0x086C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x086E	0x2081    MOVS	R0, #129
0x0870	0x4C7D    LDR	R4, [PC, #500]
0x0872	0x6824    LDR	R4, [R4, #0]
0x0874	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x0876	0x20E8    MOVS	R0, #232
0x0878	0x4C7A    LDR	R4, [PC, #488]
0x087A	0x6824    LDR	R4, [R4, #0]
0x087C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x087E	0x2085    MOVS	R0, #133
0x0880	0x4C79    LDR	R4, [PC, #484]
0x0882	0x6824    LDR	R4, [R4, #0]
0x0884	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x0886	0x2001    MOVS	R0, #1
0x0888	0x4C77    LDR	R4, [PC, #476]
0x088A	0x6824    LDR	R4, [R4, #0]
0x088C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x088E	0x2079    MOVS	R0, #121
0x0890	0x4C75    LDR	R4, [PC, #468]
0x0892	0x6824    LDR	R4, [R4, #0]
0x0894	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x0896	0x20CB    MOVS	R0, #203
0x0898	0x4C72    LDR	R4, [PC, #456]
0x089A	0x6824    LDR	R4, [R4, #0]
0x089C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x089E	0x2039    MOVS	R0, #57
0x08A0	0x4C71    LDR	R4, [PC, #452]
0x08A2	0x6824    LDR	R4, [R4, #0]
0x08A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x08A6	0x202C    MOVS	R0, #44
0x08A8	0x4C6F    LDR	R4, [PC, #444]
0x08AA	0x6824    LDR	R4, [R4, #0]
0x08AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x08AE	0x2000    MOVS	R0, #0
0x08B0	0x4C6D    LDR	R4, [PC, #436]
0x08B2	0x6824    LDR	R4, [R4, #0]
0x08B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x08B6	0x2034    MOVS	R0, #52
0x08B8	0x4C6B    LDR	R4, [PC, #428]
0x08BA	0x6824    LDR	R4, [R4, #0]
0x08BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x08BE	0x2002    MOVS	R0, #2
0x08C0	0x4C69    LDR	R4, [PC, #420]
0x08C2	0x6824    LDR	R4, [R4, #0]
0x08C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x08C6	0x20F7    MOVS	R0, #247
0x08C8	0x4C66    LDR	R4, [PC, #408]
0x08CA	0x6824    LDR	R4, [R4, #0]
0x08CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x08CE	0x2020    MOVS	R0, #32
0x08D0	0x4C65    LDR	R4, [PC, #404]
0x08D2	0x6824    LDR	R4, [R4, #0]
0x08D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x08D6	0x20EA    MOVS	R0, #234
0x08D8	0x4C62    LDR	R4, [PC, #392]
0x08DA	0x6824    LDR	R4, [R4, #0]
0x08DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x08DE	0x2000    MOVS	R0, #0
0x08E0	0x4C61    LDR	R4, [PC, #388]
0x08E2	0x6824    LDR	R4, [R4, #0]
0x08E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x08E6	0x2000    MOVS	R0, #0
0x08E8	0x4C5F    LDR	R4, [PC, #380]
0x08EA	0x6824    LDR	R4, [R4, #0]
0x08EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x08EE	0x20C0    MOVS	R0, #192
0x08F0	0x4C5C    LDR	R4, [PC, #368]
0x08F2	0x6824    LDR	R4, [R4, #0]
0x08F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x08F6	0x2026    MOVS	R0, #38
0x08F8	0x4C5B    LDR	R4, [PC, #364]
0x08FA	0x6824    LDR	R4, [R4, #0]
0x08FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x08FE	0x20C1    MOVS	R0, #193
0x0900	0x4C58    LDR	R4, [PC, #352]
0x0902	0x6824    LDR	R4, [R4, #0]
0x0904	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x0906	0x2011    MOVS	R0, #17
0x0908	0x4C57    LDR	R4, [PC, #348]
0x090A	0x6824    LDR	R4, [R4, #0]
0x090C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x090E	0x20C5    MOVS	R0, #197
0x0910	0x4C54    LDR	R4, [PC, #336]
0x0912	0x6824    LDR	R4, [R4, #0]
0x0914	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x0916	0x2035    MOVS	R0, #53
0x0918	0x4C53    LDR	R4, [PC, #332]
0x091A	0x6824    LDR	R4, [R4, #0]
0x091C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x091E	0x203E    MOVS	R0, #62
0x0920	0x4C51    LDR	R4, [PC, #324]
0x0922	0x6824    LDR	R4, [R4, #0]
0x0924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x0926	0x20C7    MOVS	R0, #199
0x0928	0x4C4E    LDR	R4, [PC, #312]
0x092A	0x6824    LDR	R4, [R4, #0]
0x092C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x092E	0x20BE    MOVS	R0, #190
0x0930	0x4C4D    LDR	R4, [PC, #308]
0x0932	0x6824    LDR	R4, [R4, #0]
0x0934	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x0936	0x2036    MOVS	R0, #54
0x0938	0x4C4A    LDR	R4, [PC, #296]
0x093A	0x6824    LDR	R4, [R4, #0]
0x093C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x093E	0x484B    LDR	R0, [PC, #300]
0x0940	0x7800    LDRB	R0, [R0, #0]
0x0942	0x285A    CMP	R0, #90
0x0944	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x0946	0xF7FFFE03  BL	_Is_TFT_Rotated_180+0
0x094A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x094C	0x2088    MOVS	R0, #136
0x094E	0x4C46    LDR	R4, [PC, #280]
0x0950	0x6824    LDR	R4, [R4, #0]
0x0952	0x47A0    BLX	R4
0x0954	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x0956	0x2048    MOVS	R0, #72
0x0958	0x4C43    LDR	R4, [PC, #268]
0x095A	0x6824    LDR	R4, [R4, #0]
0x095C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x095E	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x0960	0xF7FFFDF6  BL	_Is_TFT_Rotated_180+0
0x0964	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x0966	0x20E8    MOVS	R0, #232
0x0968	0x4C3F    LDR	R4, [PC, #252]
0x096A	0x6824    LDR	R4, [R4, #0]
0x096C	0x47A0    BLX	R4
0x096E	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x0970	0x2028    MOVS	R0, #40
0x0972	0x4C3D    LDR	R4, [PC, #244]
0x0974	0x6824    LDR	R4, [R4, #0]
0x0976	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x0978	0x203A    MOVS	R0, #58
0x097A	0x4C3A    LDR	R4, [PC, #232]
0x097C	0x6824    LDR	R4, [R4, #0]
0x097E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x0980	0x2055    MOVS	R0, #85
0x0982	0x4C39    LDR	R4, [PC, #228]
0x0984	0x6824    LDR	R4, [R4, #0]
0x0986	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x0988	0x20B1    MOVS	R0, #177
0x098A	0x4C36    LDR	R4, [PC, #216]
0x098C	0x6824    LDR	R4, [R4, #0]
0x098E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x0990	0x2000    MOVS	R0, #0
0x0992	0x4C35    LDR	R4, [PC, #212]
0x0994	0x6824    LDR	R4, [R4, #0]
0x0996	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x0998	0x201B    MOVS	R0, #27
0x099A	0x4C33    LDR	R4, [PC, #204]
0x099C	0x6824    LDR	R4, [R4, #0]
0x099E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x09A0	0x20F2    MOVS	R0, #242
0x09A2	0x4C30    LDR	R4, [PC, #192]
0x09A4	0x6824    LDR	R4, [R4, #0]
0x09A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x09A8	0x2008    MOVS	R0, #8
0x09AA	0x4C2F    LDR	R4, [PC, #188]
0x09AC	0x6824    LDR	R4, [R4, #0]
0x09AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x09B0	0x2026    MOVS	R0, #38
0x09B2	0x4C2C    LDR	R4, [PC, #176]
0x09B4	0x6824    LDR	R4, [R4, #0]
0x09B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x09B8	0x2001    MOVS	R0, #1
0x09BA	0x4C2B    LDR	R4, [PC, #172]
0x09BC	0x6824    LDR	R4, [R4, #0]
0x09BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x09C0	0x20E0    MOVS	R0, #224
0x09C2	0x4C28    LDR	R4, [PC, #160]
0x09C4	0x6824    LDR	R4, [R4, #0]
0x09C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x09C8	0x201F    MOVS	R0, #31
0x09CA	0x4C27    LDR	R4, [PC, #156]
0x09CC	0x6824    LDR	R4, [R4, #0]
0x09CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x09D0	0x201A    MOVS	R0, #26
0x09D2	0x4C25    LDR	R4, [PC, #148]
0x09D4	0x6824    LDR	R4, [R4, #0]
0x09D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x09D8	0x2018    MOVS	R0, #24
0x09DA	0x4C23    LDR	R4, [PC, #140]
0x09DC	0x6824    LDR	R4, [R4, #0]
0x09DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x09E0	0x200A    MOVS	R0, #10
0x09E2	0x4C21    LDR	R4, [PC, #132]
0x09E4	0x6824    LDR	R4, [R4, #0]
0x09E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x09E8	0x200F    MOVS	R0, #15
0x09EA	0x4C1F    LDR	R4, [PC, #124]
0x09EC	0x6824    LDR	R4, [R4, #0]
0x09EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x09F0	0x2006    MOVS	R0, #6
0x09F2	0x4C1D    LDR	R4, [PC, #116]
0x09F4	0x6824    LDR	R4, [R4, #0]
0x09F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x09F8	0x2045    MOVS	R0, #69
0x09FA	0x4C1B    LDR	R4, [PC, #108]
0x09FC	0x6824    LDR	R4, [R4, #0]
0x09FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x0A00	0x2087    MOVS	R0, #135
0x0A02	0x4C19    LDR	R4, [PC, #100]
0x0A04	0x6824    LDR	R4, [R4, #0]
0x0A06	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x0A08	0x2032    MOVS	R0, #50
0x0A0A	0x4C17    LDR	R4, [PC, #92]
0x0A0C	0x6824    LDR	R4, [R4, #0]
0x0A0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x0A10	0x200A    MOVS	R0, #10
0x0A12	0x4C15    LDR	R4, [PC, #84]
0x0A14	0x6824    LDR	R4, [R4, #0]
0x0A16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x0A18	0x2007    MOVS	R0, #7
0x0A1A	0x4C13    LDR	R4, [PC, #76]
0x0A1C	0x6824    LDR	R4, [R4, #0]
0x0A1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x0A20	0x2002    MOVS	R0, #2
0x0A22	0x4C11    LDR	R4, [PC, #68]
0x0A24	0x6824    LDR	R4, [R4, #0]
0x0A26	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x0A28	0x2007    MOVS	R0, #7
0x0A2A	0x4C0F    LDR	R4, [PC, #60]
0x0A2C	0x6824    LDR	R4, [R4, #0]
0x0A2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x0A30	0x2005    MOVS	R0, #5
0x0A32	0x4C0D    LDR	R4, [PC, #52]
0x0A34	0x6824    LDR	R4, [R4, #0]
0x0A36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x0A38	0x2000    MOVS	R0, #0
0x0A3A	0x4C0B    LDR	R4, [PC, #44]
0x0A3C	0x6824    LDR	R4, [R4, #0]
0x0A3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x0A40	0x20E1    MOVS	R0, #225
0x0A42	0x4C08    LDR	R4, [PC, #32]
0x0A44	0x6824    LDR	R4, [R4, #0]
0x0A46	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x0A48	0x2000    MOVS	R0, #0
0x0A4A	0x4C07    LDR	R4, [PC, #28]
0x0A4C	0x6824    LDR	R4, [R4, #0]
0x0A4E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x0A50	0x2025    MOVS	R0, #37
0x0A52	0x4C05    LDR	R4, [PC, #20]
0x0A54	0x6824    LDR	R4, [R4, #0]
0x0A56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x0A58	0x2027    MOVS	R0, #39
0x0A5A	0xE009    B	#18
0x0A5C	0x01A04223  	TFT_RST+0
0x0A60	0x01BC4223  	TFT_CS+0
0x0A64	0x006C2000  	_TFT_Set_Index_Ptr+0
0x0A68	0x00702000  	_TFT_Write_Command_Ptr+0
0x0A6C	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x0A70	0x4C4F    LDR	R4, [PC, #316]
0x0A72	0x6824    LDR	R4, [R4, #0]
0x0A74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x0A76	0x2005    MOVS	R0, #5
0x0A78	0x4C4D    LDR	R4, [PC, #308]
0x0A7A	0x6824    LDR	R4, [R4, #0]
0x0A7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x0A7E	0x2010    MOVS	R0, #16
0x0A80	0x4C4B    LDR	R4, [PC, #300]
0x0A82	0x6824    LDR	R4, [R4, #0]
0x0A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x0A86	0x2009    MOVS	R0, #9
0x0A88	0x4C49    LDR	R4, [PC, #292]
0x0A8A	0x6824    LDR	R4, [R4, #0]
0x0A8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x0A8E	0x203A    MOVS	R0, #58
0x0A90	0x4C47    LDR	R4, [PC, #284]
0x0A92	0x6824    LDR	R4, [R4, #0]
0x0A94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x0A96	0x2078    MOVS	R0, #120
0x0A98	0x4C45    LDR	R4, [PC, #276]
0x0A9A	0x6824    LDR	R4, [R4, #0]
0x0A9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x0A9E	0x204D    MOVS	R0, #77
0x0AA0	0x4C43    LDR	R4, [PC, #268]
0x0AA2	0x6824    LDR	R4, [R4, #0]
0x0AA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x0AA6	0x2005    MOVS	R0, #5
0x0AA8	0x4C41    LDR	R4, [PC, #260]
0x0AAA	0x6824    LDR	R4, [R4, #0]
0x0AAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x0AAE	0x2018    MOVS	R0, #24
0x0AB0	0x4C3F    LDR	R4, [PC, #252]
0x0AB2	0x6824    LDR	R4, [R4, #0]
0x0AB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x0AB6	0x200D    MOVS	R0, #13
0x0AB8	0x4C3D    LDR	R4, [PC, #244]
0x0ABA	0x6824    LDR	R4, [R4, #0]
0x0ABC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x0ABE	0x2038    MOVS	R0, #56
0x0AC0	0x4C3B    LDR	R4, [PC, #236]
0x0AC2	0x6824    LDR	R4, [R4, #0]
0x0AC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x0AC6	0x203A    MOVS	R0, #58
0x0AC8	0x4C39    LDR	R4, [PC, #228]
0x0ACA	0x6824    LDR	R4, [R4, #0]
0x0ACC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x0ACE	0x201F    MOVS	R0, #31
0x0AD0	0x4C37    LDR	R4, [PC, #220]
0x0AD2	0x6824    LDR	R4, [R4, #0]
0x0AD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x0AD6	0x202A    MOVS	R0, #42
0x0AD8	0x4C36    LDR	R4, [PC, #216]
0x0ADA	0x6824    LDR	R4, [R4, #0]
0x0ADC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x0ADE	0x2000    MOVS	R0, #0
0x0AE0	0x4C33    LDR	R4, [PC, #204]
0x0AE2	0x6824    LDR	R4, [R4, #0]
0x0AE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x0AE6	0x2000    MOVS	R0, #0
0x0AE8	0x4C31    LDR	R4, [PC, #196]
0x0AEA	0x6824    LDR	R4, [R4, #0]
0x0AEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x0AEE	0x4832    LDR	R0, [PC, #200]
0x0AF0	0x8800    LDRH	R0, [R0, #0]
0x0AF2	0x1E40    SUBS	R0, R0, #1
0x0AF4	0xB280    UXTH	R0, R0
0x0AF6	0x0A04    LSRS	R4, R0, #8
0x0AF8	0xB2E0    UXTB	R0, R4
0x0AFA	0x4C2D    LDR	R4, [PC, #180]
0x0AFC	0x6824    LDR	R4, [R4, #0]
0x0AFE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x0B00	0x482D    LDR	R0, [PC, #180]
0x0B02	0x8800    LDRH	R0, [R0, #0]
0x0B04	0x1E44    SUBS	R4, R0, #1
0x0B06	0xB2E0    UXTB	R0, R4
0x0B08	0x4C29    LDR	R4, [PC, #164]
0x0B0A	0x6824    LDR	R4, [R4, #0]
0x0B0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x0B0E	0x202B    MOVS	R0, #43
0x0B10	0x4C28    LDR	R4, [PC, #160]
0x0B12	0x6824    LDR	R4, [R4, #0]
0x0B14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x0B16	0x2000    MOVS	R0, #0
0x0B18	0x4C25    LDR	R4, [PC, #148]
0x0B1A	0x6824    LDR	R4, [R4, #0]
0x0B1C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x0B1E	0x2000    MOVS	R0, #0
0x0B20	0x4C23    LDR	R4, [PC, #140]
0x0B22	0x6824    LDR	R4, [R4, #0]
0x0B24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x0B26	0x4825    LDR	R0, [PC, #148]
0x0B28	0x8800    LDRH	R0, [R0, #0]
0x0B2A	0x1E40    SUBS	R0, R0, #1
0x0B2C	0xB280    UXTH	R0, R0
0x0B2E	0x0A04    LSRS	R4, R0, #8
0x0B30	0xB2E0    UXTB	R0, R4
0x0B32	0x4C1F    LDR	R4, [PC, #124]
0x0B34	0x6824    LDR	R4, [R4, #0]
0x0B36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x0B38	0x4820    LDR	R0, [PC, #128]
0x0B3A	0x8800    LDRH	R0, [R0, #0]
0x0B3C	0x1E44    SUBS	R4, R0, #1
0x0B3E	0xB2E0    UXTB	R0, R4
0x0B40	0x4C1B    LDR	R4, [PC, #108]
0x0B42	0x6824    LDR	R4, [R4, #0]
0x0B44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x0B46	0x20B7    MOVS	R0, #183
0x0B48	0x4C1A    LDR	R4, [PC, #104]
0x0B4A	0x6824    LDR	R4, [R4, #0]
0x0B4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x0B4E	0x2007    MOVS	R0, #7
0x0B50	0x4C17    LDR	R4, [PC, #92]
0x0B52	0x6824    LDR	R4, [R4, #0]
0x0B54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x0B56	0x20B6    MOVS	R0, #182
0x0B58	0x4C16    LDR	R4, [PC, #88]
0x0B5A	0x6824    LDR	R4, [R4, #0]
0x0B5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x0B5E	0x200A    MOVS	R0, #10
0x0B60	0x4C13    LDR	R4, [PC, #76]
0x0B62	0x6824    LDR	R4, [R4, #0]
0x0B64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x0B66	0x2082    MOVS	R0, #130
0x0B68	0x4C11    LDR	R4, [PC, #68]
0x0B6A	0x6824    LDR	R4, [R4, #0]
0x0B6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x0B6E	0x2027    MOVS	R0, #39
0x0B70	0x4C0F    LDR	R4, [PC, #60]
0x0B72	0x6824    LDR	R4, [R4, #0]
0x0B74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x0B76	0x2000    MOVS	R0, #0
0x0B78	0x4C0D    LDR	R4, [PC, #52]
0x0B7A	0x6824    LDR	R4, [R4, #0]
0x0B7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x0B7E	0x2011    MOVS	R0, #17
0x0B80	0x4C0C    LDR	R4, [PC, #48]
0x0B82	0x6824    LDR	R4, [R4, #0]
0x0B84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x0B86	0xF7FFFCEB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x0B8A	0x2029    MOVS	R0, #41
0x0B8C	0x4C09    LDR	R4, [PC, #36]
0x0B8E	0x6824    LDR	R4, [R4, #0]
0x0B90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x0B92	0xF7FFFCE5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x0B96	0x202C    MOVS	R0, #44
0x0B98	0x4C06    LDR	R4, [PC, #24]
0x0B9A	0x6824    LDR	R4, [R4, #0]
0x0B9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x0B9E	0x2101    MOVS	R1, #1
0x0BA0	0xB249    SXTB	R1, R1
0x0BA2	0x4807    LDR	R0, [PC, #28]
0x0BA4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x0BA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BAA	0xB001    ADD	SP, SP, #4
0x0BAC	0x4770    BX	LR
0x0BAE	0xBF00    NOP
0x0BB0	0x00702000  	_TFT_Write_Command_Ptr+0
0x0BB4	0x006C2000  	_TFT_Set_Index_Ptr+0
0x0BB8	0x002C2000  	_TFT_DISP_WIDTH+0
0x0BBC	0x002E2000  	_TFT_DISP_HEIGHT+0
0x0BC0	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x0580	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0582	0xF64E275F  MOVW	R7, #59999
0x0586	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x058A	0x1E7F    SUBS	R7, R7, #1
0x058C	0xD1FD    BNE	L_Delay_5ms16
0x058E	0xBF00    NOP
0x0590	0xBF00    NOP
0x0592	0xBF00    NOP
0x0594	0xBF00    NOP
0x0596	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0598	0xB001    ADD	SP, SP, #4
0x059A	0x4770    BX	LR
; end of _Delay_5ms
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x238C	0xB083    SUB	SP, SP, #12
0x238E	0xF8CDE000  STR	LR, [SP, #0]
0x2392	0xFA1FFB80  UXTH	R11, R0
0x2396	0xFA1FFC81  UXTH	R12, R1
0x239A	0xF88D2004  STRB	R2, [SP, #4]
0x239E	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x23A2	0xF640400C  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x23A6	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x23AA	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x23AE	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x23B2	0x4A27    LDR	R2, [PC, #156]
0x23B4	0xB289    UXTH	R1, R1
0x23B6	0xF7FFF825  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x23BA	0x2500    MOVS	R5, #0
0x23BC	0xB26D    SXTB	R5, R5
0x23BE	0x4C25    LDR	R4, [PC, #148]
0x23C0	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x23C2	0xF640400C  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x23C6	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x23CA	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x23CE	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x23D2	0x4A1F    LDR	R2, [PC, #124]
0x23D4	0xB289    UXTH	R1, R1
0x23D6	0xF7FFF815  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x23DA	0x2500    MOVS	R5, #0
0x23DC	0xB26D    SXTB	R5, R5
0x23DE	0x4C1E    LDR	R4, [PC, #120]
0x23E0	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x23E2	0xF640400C  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x23E6	0xF2C40001  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x23EA	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x23EE	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x23F2	0xF04F0241  MOV	R2, #65
0x23F6	0xB289    UXTH	R1, R1
0x23F8	0xF7FFF804  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x23FC	0xF640400C  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x2400	0xF2C40001  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x2404	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x2408	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x240C	0xF04F0241  MOV	R2, #65
0x2410	0xB289    UXTH	R1, R1
0x2412	0xF7FEFFF7  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x2416	0xF2403584  MOVW	R5, #900
0x241A	0xB22D    SXTH	R5, R5
0x241C	0x4C0F    LDR	R4, [PC, #60]
0x241E	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x2420	0x4C0F    LDR	R4, [PC, #60]
0x2422	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x2426	0x4C0F    LDR	R4, [PC, #60]
0x2428	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x242C	0xF89D5004  LDRB	R5, [SP, #4]
0x2430	0x4C0D    LDR	R4, [PC, #52]
0x2432	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x2434	0xF89D5008  LDRB	R5, [SP, #8]
0x2438	0x4C0C    LDR	R4, [PC, #48]
0x243A	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x243C	0x2500    MOVS	R5, #0
0x243E	0x4C0C    LDR	R4, [PC, #48]
0x2440	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x2442	0x2500    MOVS	R5, #0
0x2444	0x4C0B    LDR	R4, [PC, #44]
0x2446	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x2448	0xF8DDE000  LDR	LR, [SP, #0]
0x244C	0xB003    ADD	SP, SP, #12
0x244E	0x4770    BX	LR
0x2450	0x00140008  	#524308
0x2454	0x81A04221  	DriveX_Right+0
0x2458	0x81A44221  	DriveY_Up+0
0x245C	0x00742000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x2460	0x00762000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x2464	0x00782000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x2468	0x007A2000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x246C	0x007B2000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x2470	0x007C2000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x2474	0x007E2000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x2728	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x272A	0x4902    LDR	R1, [PC, #8]
0x272C	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x272E	0xB001    ADD	SP, SP, #4
0x2730	0x4770    BX	LR
0x2732	0xBF00    NOP
0x2734	0x00742000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x28F4	0xB084    SUB	SP, SP, #16
0x28F6	0xF8CDE000  STR	LR, [SP, #0]
0x28FA	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x28FE	0x2200    MOVS	R2, #0
0x2900	0xB252    SXTB	R2, R2
0x2902	0x491A    LDR	R1, [PC, #104]
0x2904	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x2906	0xF7FFFC23  BL	__Lib_TFT_Is_SSD1963_Set+0
0x290A	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x290C	0x4918    LDR	R1, [PC, #96]
0x290E	0x8809    LDRH	R1, [R1, #0]
0x2910	0x1E4C    SUBS	R4, R1, #1
0x2912	0x4918    LDR	R1, [PC, #96]
0x2914	0x8809    LDRH	R1, [R1, #0]
0x2916	0x1E49    SUBS	R1, R1, #1
0x2918	0xB2A3    UXTH	R3, R4
0x291A	0xB28A    UXTH	R2, R1
0x291C	0x2100    MOVS	R1, #0
0x291E	0x2000    MOVS	R0, #0
0x2920	0x4C15    LDR	R4, [PC, #84]
0x2922	0x6824    LDR	R4, [R4, #0]
0x2924	0x47A0    BLX	R4
0x2926	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x2928	0x2100    MOVS	R1, #0
0x292A	0x2000    MOVS	R0, #0
0x292C	0x4C13    LDR	R4, [PC, #76]
0x292E	0x6824    LDR	R4, [R4, #0]
0x2930	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x2932	0x4910    LDR	R1, [PC, #64]
0x2934	0x880A    LDRH	R2, [R1, #0]
0x2936	0x490E    LDR	R1, [PC, #56]
0x2938	0x8809    LDRH	R1, [R1, #0]
0x293A	0x4351    MULS	R1, R2, R1
0x293C	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x293E	0x2100    MOVS	R1, #0
0x2940	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2942	0x9A02    LDR	R2, [SP, #8]
0x2944	0x9901    LDR	R1, [SP, #4]
0x2946	0x4291    CMP	R1, R2
0x2948	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x294A	0xF8BD000C  LDRH	R0, [SP, #12]
0x294E	0x4C0C    LDR	R4, [PC, #48]
0x2950	0x6824    LDR	R4, [R4, #0]
0x2952	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x2954	0x9901    LDR	R1, [SP, #4]
0x2956	0x1C49    ADDS	R1, R1, #1
0x2958	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x295A	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x295C	0x2201    MOVS	R2, #1
0x295E	0xB252    SXTB	R2, R2
0x2960	0x4902    LDR	R1, [PC, #8]
0x2962	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x2964	0xF8DDE000  LDR	LR, [SP, #0]
0x2968	0xB004    ADD	SP, SP, #16
0x296A	0x4770    BX	LR
0x296C	0x01BC4223  	TFT_CS+0
0x2970	0x002E2000  	_TFT_DISP_HEIGHT+0
0x2974	0x002C2000  	_TFT_DISP_WIDTH+0
0x2978	0x00302000  	_TFT_SSD1963_Set_Address_Ptr+0
0x297C	0x00342000  	_TFT_Set_Address_Ptr+0
0x2980	0x00382000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x25E0	0xB083    SUB	SP, SP, #12
0x25E2	0xF8CDE000  STR	LR, [SP, #0]
0x25E6	0xB29E    UXTH	R6, R3
0x25E8	0xB293    UXTH	R3, R2
0x25EA	0xB28A    UXTH	R2, R1
0x25EC	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x25EE	0x4C49    LDR	R4, [PC, #292]
0x25F0	0x8824    LDRH	R4, [R4, #0]
0x25F2	0xF5B47FF0  CMP	R4, #480
0x25F6	0xD805    BHI	L__TFT_Set_Address_SSD1963II278
0x25F8	0x4C47    LDR	R4, [PC, #284]
0x25FA	0x8824    LDRH	R4, [R4, #0]
0x25FC	0xF5B47FF0  CMP	R4, #480
0x2600	0xD800    BHI	L__TFT_Set_Address_SSD1963II277
0x2602	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II278:
L__TFT_Set_Address_SSD1963II277:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x2604	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x2608	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x260C	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x260E	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x2612	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x2616	0x4C41    LDR	R4, [PC, #260]
0x2618	0x7824    LDRB	R4, [R4, #0]
0x261A	0x2C5A    CMP	R4, #90
0x261C	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x261E	0xF7FDFF97  BL	_Is_TFT_Rotated_180+0
0x2622	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x2624	0xF1A80501  SUB	R5, R8, #1
0x2628	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x262A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x262C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x2630	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2632	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x2636	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x263A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x263E	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2640	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x2644	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x2648	0x1E7D    SUBS	R5, R7, #1
0x264A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x264C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x264E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x2652	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2654	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x2658	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x265A	0xF7FDFF79  BL	_Is_TFT_Rotated_180+0
0x265E	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x2660	0xF1A80501  SUB	R5, R8, #1
0x2664	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2666	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2668	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x266C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x266E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x2672	0x1E7D    SUBS	R5, R7, #1
0x2674	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2676	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2678	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x267C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x267E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x2682	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2684	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x2688	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x268C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x2690	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x2694	0x202A    MOVS	R0, #42
0x2696	0x4C22    LDR	R4, [PC, #136]
0x2698	0x6824    LDR	R4, [R4, #0]
0x269A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x269C	0xF8BD4004  LDRH	R4, [SP, #4]
0x26A0	0x0A24    LSRS	R4, R4, #8
0x26A2	0xB2E0    UXTB	R0, R4
0x26A4	0x4C1F    LDR	R4, [PC, #124]
0x26A6	0x6824    LDR	R4, [R4, #0]
0x26A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x26AA	0xF8BD0004  LDRH	R0, [SP, #4]
0x26AE	0x4C1D    LDR	R4, [PC, #116]
0x26B0	0x6824    LDR	R4, [R4, #0]
0x26B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x26B4	0xF8BD4006  LDRH	R4, [SP, #6]
0x26B8	0x0A24    LSRS	R4, R4, #8
0x26BA	0xB2E0    UXTB	R0, R4
0x26BC	0x4C19    LDR	R4, [PC, #100]
0x26BE	0x6824    LDR	R4, [R4, #0]
0x26C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x26C2	0xF8BD0006  LDRH	R0, [SP, #6]
0x26C6	0x4C17    LDR	R4, [PC, #92]
0x26C8	0x6824    LDR	R4, [R4, #0]
0x26CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x26CC	0x202B    MOVS	R0, #43
0x26CE	0x4C14    LDR	R4, [PC, #80]
0x26D0	0x6824    LDR	R4, [R4, #0]
0x26D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x26D4	0xF8BD4008  LDRH	R4, [SP, #8]
0x26D8	0x0A24    LSRS	R4, R4, #8
0x26DA	0xB2E0    UXTB	R0, R4
0x26DC	0x4C11    LDR	R4, [PC, #68]
0x26DE	0x6824    LDR	R4, [R4, #0]
0x26E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x26E2	0xF8BD0008  LDRH	R0, [SP, #8]
0x26E6	0x4C0F    LDR	R4, [PC, #60]
0x26E8	0x6824    LDR	R4, [R4, #0]
0x26EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x26EC	0xF8BD400A  LDRH	R4, [SP, #10]
0x26F0	0x0A24    LSRS	R4, R4, #8
0x26F2	0xB2E0    UXTB	R0, R4
0x26F4	0x4C0B    LDR	R4, [PC, #44]
0x26F6	0x6824    LDR	R4, [R4, #0]
0x26F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x26FA	0xF8BD000A  LDRH	R0, [SP, #10]
0x26FE	0x4C09    LDR	R4, [PC, #36]
0x2700	0x6824    LDR	R4, [R4, #0]
0x2702	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x2704	0x202C    MOVS	R0, #44
0x2706	0x4C06    LDR	R4, [PC, #24]
0x2708	0x6824    LDR	R4, [R4, #0]
0x270A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x270C	0xF8DDE000  LDR	LR, [SP, #0]
0x2710	0xB003    ADD	SP, SP, #12
0x2712	0x4770    BX	LR
0x2714	0x002C2000  	_TFT_DISP_WIDTH+0
0x2718	0x002E2000  	_TFT_DISP_HEIGHT+0
0x271C	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2720	0x006C2000  	_TFT_Set_Index_Ptr+0
0x2724	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2777 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2478	0xB083    SUB	SP, SP, #12
0x247A	0xF8CDE000  STR	LR, [SP, #0]
0x247E	0xB29E    UXTH	R6, R3
0x2480	0xB293    UXTH	R3, R2
0x2482	0xB28A    UXTH	R2, R1
0x2484	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2782 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2486	0x4C51    LDR	R4, [PC, #324]
0x2488	0x8824    LDRH	R4, [R4, #0]
0x248A	0xF5B47FF0  CMP	R4, #480
0x248E	0xD805    BHI	L__TFT_Set_Address_SSD1963I282
0x2490	0x4C4F    LDR	R4, [PC, #316]
0x2492	0x8824    LDRH	R4, [R4, #0]
0x2494	0xF5B47FF0  CMP	R4, #480
0x2498	0xD800    BHI	L__TFT_Set_Address_SSD1963I281
0x249A	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I282:
L__TFT_Set_Address_SSD1963I281:
;__Lib_TFT_Defs.c, 2783 :: 		_width = 800;
; _width start address is: 32 (R8)
0x249C	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2784 :: 		_height = 480;
; _height start address is: 28 (R7)
0x24A0	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2785 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x24A4	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2786 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x24A6	0x4C49    LDR	R4, [PC, #292]
0x24A8	0x8824    LDRH	R4, [R4, #0]
0x24AA	0xF5B47FA0  CMP	R4, #320
0x24AE	0xD805    BHI	L__TFT_Set_Address_SSD1963I284
0x24B0	0x4C47    LDR	R4, [PC, #284]
0x24B2	0x8824    LDRH	R4, [R4, #0]
0x24B4	0xF5B47FA0  CMP	R4, #320
0x24B8	0xD800    BHI	L__TFT_Set_Address_SSD1963I283
0x24BA	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I284:
L__TFT_Set_Address_SSD1963I283:
;__Lib_TFT_Defs.c, 2787 :: 		_width = 480;
; _width start address is: 32 (R8)
0x24BC	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2788 :: 		_height = 272;
; _height start address is: 28 (R7)
0x24C0	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2789 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x24C4	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2791 :: 		_width = 320;
; _width start address is: 32 (R8)
0x24C6	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2792 :: 		_height = 240;
; _height start address is: 28 (R7)
0x24CA	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2793 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2795 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x24CC	0x4C41    LDR	R4, [PC, #260]
0x24CE	0x7824    LDRB	R4, [R4, #0]
0x24D0	0x2C5A    CMP	R4, #90
0x24D2	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2796 :: 		if (Is_TFT_Rotated_180()) {
0x24D4	0xF7FEF83C  BL	_Is_TFT_Rotated_180+0
0x24D8	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2797 :: 		s_col = y1;
0x24DA	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2798 :: 		e_col = y2;
0x24DE	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2799 :: 		s_page = (_height - 1) - x2;
0x24E2	0x1E7D    SUBS	R5, R7, #1
0x24E4	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x24E6	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x24E8	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2800 :: 		e_page = (_height - 1) - x1;
0x24EC	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x24EE	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2801 :: 		} else {
0x24F2	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2802 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x24F4	0xF1A80501  SUB	R5, R8, #1
0x24F8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x24FA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x24FC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2803 :: 		e_col = (_width - 1) - y1;
0x2500	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2502	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2804 :: 		s_page = x1;
0x2506	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2805 :: 		e_page = x2;
0x250A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2806 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2807 :: 		} else {
0x250E	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2808 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2510	0xF7FEF81E  BL	_Is_TFT_Rotated_180+0
0x2514	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2809 :: 		s_col = x1;
0x2516	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2810 :: 		e_col = x2;
0x251A	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2811 :: 		s_page = y1;
0x251E	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2812 :: 		e_page = y2;
0x2522	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2813 :: 		} else {
0x2526	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2814 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2528	0xF1A80501  SUB	R5, R8, #1
0x252C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x252E	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2530	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2815 :: 		e_col = (_width - 1) - x1;
0x2534	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2536	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2816 :: 		s_page = (_height - 1) - y2;
0x253A	0x1E7D    SUBS	R5, R7, #1
0x253C	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x253E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2540	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2817 :: 		e_page = (_height - 1) - y1;
0x2544	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2546	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2819 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x254A	0x202A    MOVS	R0, #42
0x254C	0x4C22    LDR	R4, [PC, #136]
0x254E	0x6824    LDR	R4, [R4, #0]
0x2550	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x2552	0xF8BD4004  LDRH	R4, [SP, #4]
0x2556	0x0A24    LSRS	R4, R4, #8
0x2558	0xB2E0    UXTB	R0, R4
0x255A	0x4C20    LDR	R4, [PC, #128]
0x255C	0x6824    LDR	R4, [R4, #0]
0x255E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr(s_col);
0x2560	0xF8BD0004  LDRH	R0, [SP, #4]
0x2564	0x4C1D    LDR	R4, [PC, #116]
0x2566	0x6824    LDR	R4, [R4, #0]
0x2568	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x256A	0xF8BD4006  LDRH	R4, [SP, #6]
0x256E	0x0A24    LSRS	R4, R4, #8
0x2570	0xB2E0    UXTB	R0, R4
0x2572	0x4C1A    LDR	R4, [PC, #104]
0x2574	0x6824    LDR	R4, [R4, #0]
0x2576	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2824 :: 		TFT_Write_Command_Ptr(e_col);
0x2578	0xF8BD0006  LDRH	R0, [SP, #6]
0x257C	0x4C17    LDR	R4, [PC, #92]
0x257E	0x6824    LDR	R4, [R4, #0]
0x2580	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2582	0x202B    MOVS	R0, #43
0x2584	0x4C14    LDR	R4, [PC, #80]
0x2586	0x6824    LDR	R4, [R4, #0]
0x2588	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x258A	0xF8BD4008  LDRH	R4, [SP, #8]
0x258E	0x0A24    LSRS	R4, R4, #8
0x2590	0xB2E0    UXTB	R0, R4
0x2592	0x4C12    LDR	R4, [PC, #72]
0x2594	0x6824    LDR	R4, [R4, #0]
0x2596	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr(s_page);
0x2598	0xF8BD0008  LDRH	R0, [SP, #8]
0x259C	0x4C0F    LDR	R4, [PC, #60]
0x259E	0x6824    LDR	R4, [R4, #0]
0x25A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x25A2	0xF8BD400A  LDRH	R4, [SP, #10]
0x25A6	0x0A24    LSRS	R4, R4, #8
0x25A8	0xB2E0    UXTB	R0, R4
0x25AA	0x4C0C    LDR	R4, [PC, #48]
0x25AC	0x6824    LDR	R4, [R4, #0]
0x25AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Write_Command_Ptr(e_page);
0x25B0	0xF8BD000A  LDRH	R0, [SP, #10]
0x25B4	0x4C09    LDR	R4, [PC, #36]
0x25B6	0x6824    LDR	R4, [R4, #0]
0x25B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		TFT_Set_Index_Ptr(0x2C);
0x25BA	0x202C    MOVS	R0, #44
0x25BC	0x4C06    LDR	R4, [PC, #24]
0x25BE	0x6824    LDR	R4, [R4, #0]
0x25C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2832 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x25C2	0xF8DDE000  LDR	LR, [SP, #0]
0x25C6	0xB003    ADD	SP, SP, #12
0x25C8	0x4770    BX	LR
0x25CA	0xBF00    NOP
0x25CC	0x002C2000  	_TFT_DISP_WIDTH+0
0x25D0	0x002E2000  	_TFT_DISP_HEIGHT+0
0x25D4	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x25D8	0x006C2000  	_TFT_Set_Index_Ptr+0
0x25DC	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x2738	0xB083    SUB	SP, SP, #12
0x273A	0xF8CDE000  STR	LR, [SP, #0]
0x273E	0xF8AD0004  STRH	R0, [SP, #4]
0x2742	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x2746	0x2002    MOVS	R0, #2
0x2748	0x4C17    LDR	R4, [PC, #92]
0x274A	0x6824    LDR	R4, [R4, #0]
0x274C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x274E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2752	0x0A14    LSRS	R4, R2, #8
0x2754	0xB2E0    UXTB	R0, R4
0x2756	0x4C15    LDR	R4, [PC, #84]
0x2758	0x6824    LDR	R4, [R4, #0]
0x275A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x275C	0x2003    MOVS	R0, #3
0x275E	0x4C12    LDR	R4, [PC, #72]
0x2760	0x6824    LDR	R4, [R4, #0]
0x2762	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x2764	0xF8BD0004  LDRH	R0, [SP, #4]
0x2768	0x4C10    LDR	R4, [PC, #64]
0x276A	0x6824    LDR	R4, [R4, #0]
0x276C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x276E	0x2006    MOVS	R0, #6
0x2770	0x4C0D    LDR	R4, [PC, #52]
0x2772	0x6824    LDR	R4, [R4, #0]
0x2774	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x2776	0xF8BD2008  LDRH	R2, [SP, #8]
0x277A	0x0A14    LSRS	R4, R2, #8
0x277C	0xB2E0    UXTB	R0, R4
0x277E	0x4C0B    LDR	R4, [PC, #44]
0x2780	0x6824    LDR	R4, [R4, #0]
0x2782	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x2784	0x2007    MOVS	R0, #7
0x2786	0x4C08    LDR	R4, [PC, #32]
0x2788	0x6824    LDR	R4, [R4, #0]
0x278A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x278C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2790	0x4C06    LDR	R4, [PC, #24]
0x2792	0x6824    LDR	R4, [R4, #0]
0x2794	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x2796	0x2022    MOVS	R0, #34
0x2798	0x4C03    LDR	R4, [PC, #12]
0x279A	0x6824    LDR	R4, [R4, #0]
0x279C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x279E	0xF8DDE000  LDR	LR, [SP, #0]
0x27A2	0xB003    ADD	SP, SP, #12
0x27A4	0x4770    BX	LR
0x27A6	0xBF00    NOP
0x27A8	0x006C2000  	_TFT_Set_Index_Ptr+0
0x27AC	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x21CC	0xB083    SUB	SP, SP, #12
0x21CE	0xF8CDE000  STR	LR, [SP, #0]
0x21D2	0xF8AD0004  STRH	R0, [SP, #4]
0x21D6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x21DA	0x202A    MOVS	R0, #42
0x21DC	0x4C13    LDR	R4, [PC, #76]
0x21DE	0x6824    LDR	R4, [R4, #0]
0x21E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x21E2	0xF8BD2004  LDRH	R2, [SP, #4]
0x21E6	0x0A14    LSRS	R4, R2, #8
0x21E8	0xB2E0    UXTB	R0, R4
0x21EA	0x4C11    LDR	R4, [PC, #68]
0x21EC	0x6824    LDR	R4, [R4, #0]
0x21EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x21F0	0xF8BD0004  LDRH	R0, [SP, #4]
0x21F4	0x4C0E    LDR	R4, [PC, #56]
0x21F6	0x6824    LDR	R4, [R4, #0]
0x21F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x21FA	0x202B    MOVS	R0, #43
0x21FC	0x4C0B    LDR	R4, [PC, #44]
0x21FE	0x6824    LDR	R4, [R4, #0]
0x2200	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x2202	0xF8BD2008  LDRH	R2, [SP, #8]
0x2206	0x0A14    LSRS	R4, R2, #8
0x2208	0xB2E0    UXTB	R0, R4
0x220A	0x4C09    LDR	R4, [PC, #36]
0x220C	0x6824    LDR	R4, [R4, #0]
0x220E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x2210	0xF8BD0008  LDRH	R0, [SP, #8]
0x2214	0x4C06    LDR	R4, [PC, #24]
0x2216	0x6824    LDR	R4, [R4, #0]
0x2218	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x221A	0x202C    MOVS	R0, #44
0x221C	0x4C03    LDR	R4, [PC, #12]
0x221E	0x6824    LDR	R4, [R4, #0]
0x2220	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x2222	0xF8DDE000  LDR	LR, [SP, #0]
0x2226	0xB003    ADD	SP, SP, #12
0x2228	0x4770    BX	LR
0x222A	0xBF00    NOP
0x222C	0x006C2000  	_TFT_Set_Index_Ptr+0
0x2230	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1C28	0xB083    SUB	SP, SP, #12
0x1C2A	0xF8CDE000  STR	LR, [SP, #0]
0x1C2E	0xF8AD0004  STRH	R0, [SP, #4]
0x1C32	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x1C36	0x4A2E    LDR	R2, [PC, #184]
0x1C38	0x7812    LDRB	R2, [R2, #0]
0x1C3A	0x2A5A    CMP	R2, #90
0x1C3C	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x1C3E	0x2002    MOVS	R0, #2
0x1C40	0x4C2C    LDR	R4, [PC, #176]
0x1C42	0x6824    LDR	R4, [R4, #0]
0x1C44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x1C46	0xF8BD2004  LDRH	R2, [SP, #4]
0x1C4A	0x0A14    LSRS	R4, R2, #8
0x1C4C	0xB2E0    UXTB	R0, R4
0x1C4E	0x4C2A    LDR	R4, [PC, #168]
0x1C50	0x6824    LDR	R4, [R4, #0]
0x1C52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x1C54	0x2003    MOVS	R0, #3
0x1C56	0x4C27    LDR	R4, [PC, #156]
0x1C58	0x6824    LDR	R4, [R4, #0]
0x1C5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x1C5C	0xF8BD0004  LDRH	R0, [SP, #4]
0x1C60	0x4C25    LDR	R4, [PC, #148]
0x1C62	0x6824    LDR	R4, [R4, #0]
0x1C64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x1C66	0x2006    MOVS	R0, #6
0x1C68	0x4C22    LDR	R4, [PC, #136]
0x1C6A	0x6824    LDR	R4, [R4, #0]
0x1C6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x1C6E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1C72	0x0A14    LSRS	R4, R2, #8
0x1C74	0xB2E0    UXTB	R0, R4
0x1C76	0x4C20    LDR	R4, [PC, #128]
0x1C78	0x6824    LDR	R4, [R4, #0]
0x1C7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x1C7C	0x2007    MOVS	R0, #7
0x1C7E	0x4C1D    LDR	R4, [PC, #116]
0x1C80	0x6824    LDR	R4, [R4, #0]
0x1C82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1C84	0xF8BD0008  LDRH	R0, [SP, #8]
0x1C88	0x4C1B    LDR	R4, [PC, #108]
0x1C8A	0x6824    LDR	R4, [R4, #0]
0x1C8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x1C8E	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1C90	0x2002    MOVS	R0, #2
0x1C92	0x4C18    LDR	R4, [PC, #96]
0x1C94	0x6824    LDR	R4, [R4, #0]
0x1C96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1C98	0xF8BD2008  LDRH	R2, [SP, #8]
0x1C9C	0x0A14    LSRS	R4, R2, #8
0x1C9E	0xB2E0    UXTB	R0, R4
0x1CA0	0x4C15    LDR	R4, [PC, #84]
0x1CA2	0x6824    LDR	R4, [R4, #0]
0x1CA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1CA6	0x2003    MOVS	R0, #3
0x1CA8	0x4C12    LDR	R4, [PC, #72]
0x1CAA	0x6824    LDR	R4, [R4, #0]
0x1CAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x1CAE	0xF8BD0008  LDRH	R0, [SP, #8]
0x1CB2	0x4C11    LDR	R4, [PC, #68]
0x1CB4	0x6824    LDR	R4, [R4, #0]
0x1CB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1CB8	0x2006    MOVS	R0, #6
0x1CBA	0x4C0E    LDR	R4, [PC, #56]
0x1CBC	0x6824    LDR	R4, [R4, #0]
0x1CBE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1CC0	0xF8BD2004  LDRH	R2, [SP, #4]
0x1CC4	0x0A14    LSRS	R4, R2, #8
0x1CC6	0xB2E0    UXTB	R0, R4
0x1CC8	0x4C0B    LDR	R4, [PC, #44]
0x1CCA	0x6824    LDR	R4, [R4, #0]
0x1CCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x1CCE	0x2007    MOVS	R0, #7
0x1CD0	0x4C08    LDR	R4, [PC, #32]
0x1CD2	0x6824    LDR	R4, [R4, #0]
0x1CD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1CD6	0xF8BD0004  LDRH	R0, [SP, #4]
0x1CDA	0x4C07    LDR	R4, [PC, #28]
0x1CDC	0x6824    LDR	R4, [R4, #0]
0x1CDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1CE0	0x2022    MOVS	R0, #34
0x1CE2	0x4C04    LDR	R4, [PC, #16]
0x1CE4	0x6824    LDR	R4, [R4, #0]
0x1CE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1CE8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CEC	0xB003    ADD	SP, SP, #12
0x1CEE	0x4770    BX	LR
0x1CF0	0x00082000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1CF4	0x006C2000  	_TFT_Set_Index_Ptr+0
0x1CF8	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1CFC	0xB083    SUB	SP, SP, #12
0x1CFE	0xF8CDE000  STR	LR, [SP, #0]
0x1D02	0xF8AD0004  STRH	R0, [SP, #4]
0x1D06	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x1D0A	0x202A    MOVS	R0, #42
0x1D0C	0x4C13    LDR	R4, [PC, #76]
0x1D0E	0x6824    LDR	R4, [R4, #0]
0x1D10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D12	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D16	0x0A14    LSRS	R4, R2, #8
0x1D18	0xB2E0    UXTB	R0, R4
0x1D1A	0x4C11    LDR	R4, [PC, #68]
0x1D1C	0x6824    LDR	R4, [R4, #0]
0x1D1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1D20	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D24	0x4C0E    LDR	R4, [PC, #56]
0x1D26	0x6824    LDR	R4, [R4, #0]
0x1D28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x1D2A	0x202B    MOVS	R0, #43
0x1D2C	0x4C0B    LDR	R4, [PC, #44]
0x1D2E	0x6824    LDR	R4, [R4, #0]
0x1D30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D32	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D36	0x0A14    LSRS	R4, R2, #8
0x1D38	0xB2E0    UXTB	R0, R4
0x1D3A	0x4C09    LDR	R4, [PC, #36]
0x1D3C	0x6824    LDR	R4, [R4, #0]
0x1D3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1D40	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D44	0x4C06    LDR	R4, [PC, #24]
0x1D46	0x6824    LDR	R4, [R4, #0]
0x1D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x1D4A	0x202C    MOVS	R0, #44
0x1D4C	0x4C03    LDR	R4, [PC, #12]
0x1D4E	0x6824    LDR	R4, [R4, #0]
0x1D50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x1D52	0xF8DDE000  LDR	LR, [SP, #0]
0x1D56	0xB003    ADD	SP, SP, #12
0x1D58	0x4770    BX	LR
0x1D5A	0xBF00    NOP
0x1D5C	0x006C2000  	_TFT_Set_Index_Ptr+0
0x1D60	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x1D64	0xB083    SUB	SP, SP, #12
0x1D66	0xF8CDE000  STR	LR, [SP, #0]
0x1D6A	0xF8AD0004  STRH	R0, [SP, #4]
0x1D6E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x1D72	0x202A    MOVS	R0, #42
0x1D74	0x4C13    LDR	R4, [PC, #76]
0x1D76	0x6824    LDR	R4, [R4, #0]
0x1D78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D7A	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D7E	0x0A14    LSRS	R4, R2, #8
0x1D80	0xB2E0    UXTB	R0, R4
0x1D82	0x4C11    LDR	R4, [PC, #68]
0x1D84	0x6824    LDR	R4, [R4, #0]
0x1D86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x1D88	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D8C	0x4C0E    LDR	R4, [PC, #56]
0x1D8E	0x6824    LDR	R4, [R4, #0]
0x1D90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x1D92	0x202B    MOVS	R0, #43
0x1D94	0x4C0B    LDR	R4, [PC, #44]
0x1D96	0x6824    LDR	R4, [R4, #0]
0x1D98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D9A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D9E	0x0A14    LSRS	R4, R2, #8
0x1DA0	0xB2E0    UXTB	R0, R4
0x1DA2	0x4C09    LDR	R4, [PC, #36]
0x1DA4	0x6824    LDR	R4, [R4, #0]
0x1DA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x1DA8	0xF8BD0008  LDRH	R0, [SP, #8]
0x1DAC	0x4C06    LDR	R4, [PC, #24]
0x1DAE	0x6824    LDR	R4, [R4, #0]
0x1DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x1DB2	0x202C    MOVS	R0, #44
0x1DB4	0x4C03    LDR	R4, [PC, #12]
0x1DB6	0x6824    LDR	R4, [R4, #0]
0x1DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x1DBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DBE	0xB003    ADD	SP, SP, #12
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x006C2000  	_TFT_Set_Index_Ptr+0
0x1DC8	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x1AFC	0xB083    SUB	SP, SP, #12
0x1AFE	0xF8CDE000  STR	LR, [SP, #0]
0x1B02	0xF8AD0004  STRH	R0, [SP, #4]
0x1B06	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x1B0A	0x202A    MOVS	R0, #42
0x1B0C	0x4C13    LDR	R4, [PC, #76]
0x1B0E	0x6824    LDR	R4, [R4, #0]
0x1B10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x1B12	0xF8BD2004  LDRH	R2, [SP, #4]
0x1B16	0x0A14    LSRS	R4, R2, #8
0x1B18	0xB2E0    UXTB	R0, R4
0x1B1A	0x4C11    LDR	R4, [PC, #68]
0x1B1C	0x6824    LDR	R4, [R4, #0]
0x1B1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x1B20	0xF8BD0004  LDRH	R0, [SP, #4]
0x1B24	0x4C0E    LDR	R4, [PC, #56]
0x1B26	0x6824    LDR	R4, [R4, #0]
0x1B28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x1B2A	0x202B    MOVS	R0, #43
0x1B2C	0x4C0B    LDR	R4, [PC, #44]
0x1B2E	0x6824    LDR	R4, [R4, #0]
0x1B30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x1B32	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B36	0x0A14    LSRS	R4, R2, #8
0x1B38	0xB2E0    UXTB	R0, R4
0x1B3A	0x4C09    LDR	R4, [PC, #36]
0x1B3C	0x6824    LDR	R4, [R4, #0]
0x1B3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x1B40	0xF8BD0008  LDRH	R0, [SP, #8]
0x1B44	0x4C06    LDR	R4, [PC, #24]
0x1B46	0x6824    LDR	R4, [R4, #0]
0x1B48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x1B4A	0x202C    MOVS	R0, #44
0x1B4C	0x4C03    LDR	R4, [PC, #12]
0x1B4E	0x6824    LDR	R4, [R4, #0]
0x1B50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x1B52	0xF8DDE000  LDR	LR, [SP, #0]
0x1B56	0xB003    ADD	SP, SP, #12
0x1B58	0x4770    BX	LR
0x1B5A	0xBF00    NOP
0x1B5C	0x006C2000  	_TFT_Set_Index_Ptr+0
0x1B60	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x1B64	0xB083    SUB	SP, SP, #12
0x1B66	0xF8CDE000  STR	LR, [SP, #0]
0x1B6A	0xF8AD0004  STRH	R0, [SP, #4]
0x1B6E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x1B72	0x202A    MOVS	R0, #42
0x1B74	0x4C13    LDR	R4, [PC, #76]
0x1B76	0x6824    LDR	R4, [R4, #0]
0x1B78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x1B7A	0xF8BD2004  LDRH	R2, [SP, #4]
0x1B7E	0x0A14    LSRS	R4, R2, #8
0x1B80	0xB2E0    UXTB	R0, R4
0x1B82	0x4C11    LDR	R4, [PC, #68]
0x1B84	0x6824    LDR	R4, [R4, #0]
0x1B86	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x1B88	0xF8BD0004  LDRH	R0, [SP, #4]
0x1B8C	0x4C0E    LDR	R4, [PC, #56]
0x1B8E	0x6824    LDR	R4, [R4, #0]
0x1B90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x1B92	0x202B    MOVS	R0, #43
0x1B94	0x4C0B    LDR	R4, [PC, #44]
0x1B96	0x6824    LDR	R4, [R4, #0]
0x1B98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x1B9A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B9E	0x0A14    LSRS	R4, R2, #8
0x1BA0	0xB2E0    UXTB	R0, R4
0x1BA2	0x4C09    LDR	R4, [PC, #36]
0x1BA4	0x6824    LDR	R4, [R4, #0]
0x1BA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x1BA8	0xF8BD0008  LDRH	R0, [SP, #8]
0x1BAC	0x4C06    LDR	R4, [PC, #24]
0x1BAE	0x6824    LDR	R4, [R4, #0]
0x1BB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x1BB2	0x202C    MOVS	R0, #44
0x1BB4	0x4C03    LDR	R4, [PC, #12]
0x1BB6	0x6824    LDR	R4, [R4, #0]
0x1BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x1BBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BBE	0xB003    ADD	SP, SP, #12
0x1BC0	0x4770    BX	LR
0x1BC2	0xBF00    NOP
0x1BC4	0x006C2000  	_TFT_Set_Index_Ptr+0
0x1BC8	0x00702000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x1BCC	0xB082    SUB	SP, SP, #8
0x1BCE	0xF8CDE000  STR	LR, [SP, #0]
0x1BD2	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x1BD6	0x2201    MOVS	R2, #1
0x1BD8	0xB252    SXTB	R2, R2
0x1BDA	0x4911    LDR	R1, [PC, #68]
0x1BDC	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x1BDE	0xA901    ADD	R1, SP, #4
0x1BE0	0x1C49    ADDS	R1, R1, #1
0x1BE2	0x7809    LDRB	R1, [R1, #0]
0x1BE4	0xB2C8    UXTB	R0, R1
0x1BE6	0xF7FEFAB3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x1BEA	0x2200    MOVS	R2, #0
0x1BEC	0xB252    SXTB	R2, R2
0x1BEE	0x490D    LDR	R1, [PC, #52]
0x1BF0	0x600A    STR	R2, [R1, #0]
0x1BF2	0xBF00    NOP
0x1BF4	0x2201    MOVS	R2, #1
0x1BF6	0xB252    SXTB	R2, R2
0x1BF8	0x490A    LDR	R1, [PC, #40]
0x1BFA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x1BFC	0xA901    ADD	R1, SP, #4
0x1BFE	0x7809    LDRB	R1, [R1, #0]
0x1C00	0xB2C8    UXTB	R0, R1
0x1C02	0xF7FEFAA5  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x1C06	0x2200    MOVS	R2, #0
0x1C08	0xB252    SXTB	R2, R2
0x1C0A	0x4906    LDR	R1, [PC, #24]
0x1C0C	0x600A    STR	R2, [R1, #0]
0x1C0E	0xBF00    NOP
0x1C10	0x2201    MOVS	R2, #1
0x1C12	0xB252    SXTB	R2, R2
0x1C14	0x4903    LDR	R1, [PC, #12]
0x1C16	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x1C18	0xF8DDE000  LDR	LR, [SP, #0]
0x1C1C	0xB002    ADD	SP, SP, #8
0x1C1E	0x4770    BX	LR
0x1C20	0x01B04223  	TFT_RS+0
0x1C24	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x2038	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x203A	0x2201    MOVS	R2, #1
0x203C	0xB252    SXTB	R2, R2
0x203E	0x4907    LDR	R1, [PC, #28]
0x2040	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x2042	0x4907    LDR	R1, [PC, #28]
0x2044	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x2046	0x2200    MOVS	R2, #0
0x2048	0xB252    SXTB	R2, R2
0x204A	0x4906    LDR	R1, [PC, #24]
0x204C	0x600A    STR	R2, [R1, #0]
0x204E	0xBF00    NOP
0x2050	0x2201    MOVS	R2, #1
0x2052	0xB252    SXTB	R2, R2
0x2054	0x4903    LDR	R1, [PC, #12]
0x2056	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x2058	0xB001    ADD	SP, SP, #4
0x205A	0x4770    BX	LR
0x205C	0x01B04223  	TFT_RS+0
0x2060	0x180C4001  	TFT_DataPort+0
0x2064	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3789 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x20F0	0xB081    SUB	SP, SP, #4
0x20F2	0xF8CDE000  STR	LR, [SP, #0]
0x20F6	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3791 :: 		temp = (color>>11);
0x20F8	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x20FA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3792 :: 		temp = (temp<<3);
0x20FC	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x20FE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x2100	0x09E1    LSRS	R1, R4, #7
0x2102	0xB2C9    UXTB	R1, R1
0x2104	0x2901    CMP	R1, #1
0x2106	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data285
;__Lib_TFT_Defs.c, 3794 :: 		temp += 7;
0x2108	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x210A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3795 :: 		}
0x210C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data255
L__TFT_SSD1963_8bit_Write_Data285:
;__Lib_TFT_Defs.c, 3793 :: 		if ((temp>>7) == 1) {
0x210E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3795 :: 		}
L_TFT_SSD1963_8bit_Write_Data255:
;__Lib_TFT_Defs.c, 3796 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x2110	0xF7FEF83C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3797 :: 		temp = (color>>5);
0x2114	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x2116	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3798 :: 		temp = (temp<<2);
0x2118	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x211A	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x211C	0x09E1    LSRS	R1, R4, #7
0x211E	0xB2C9    UXTB	R1, R1
0x2120	0x2901    CMP	R1, #1
0x2122	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data286
;__Lib_TFT_Defs.c, 3800 :: 		temp += 3;
0x2124	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x2126	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3801 :: 		}
0x2128	0xE000    B	L_TFT_SSD1963_8bit_Write_Data256
L__TFT_SSD1963_8bit_Write_Data286:
;__Lib_TFT_Defs.c, 3799 :: 		if ((temp>>7) == 1) {
0x212A	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3801 :: 		}
L_TFT_SSD1963_8bit_Write_Data256:
;__Lib_TFT_Defs.c, 3802 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x212C	0xF7FEF82E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3803 :: 		temp = (color<<3);
0x2130	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x2132	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x2134	0x09D9    LSRS	R1, R3, #7
0x2136	0xB2C9    UXTB	R1, R1
0x2138	0x2901    CMP	R1, #1
0x213A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data287
;__Lib_TFT_Defs.c, 3805 :: 		temp += 7;
0x213C	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x213E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3806 :: 		}
0x2140	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data287:
;__Lib_TFT_Defs.c, 3804 :: 		if ((temp>>7) == 1) {
0x2142	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3806 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3807 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x2144	0xF7FEF822  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3808 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x2148	0xF8DDE000  LDR	LR, [SP, #0]
0x214C	0xB001    ADD	SP, SP, #4
0x214E	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x2150	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x2152	0x4802    LDR	R0, [PC, #8]
0x2154	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x2156	0xB001    ADD	SP, SP, #4
0x2158	0x4770    BX	LR
0x215A	0xBF00    NOP
0x215C	0x00052000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
P7_final_project_driver_InitializeObjects:
;P7_final_project_driver.c, 92 :: 		static void InitializeObjects() {
0x2868	0xB081    SUB	SP, SP, #4
;P7_final_project_driver.c, 93 :: 		Screen1.Color                     = 0x5AEB;
0x286A	0xF64521EB  MOVW	R1, #23275
0x286E	0x4807    LDR	R0, [PC, #28]
0x2870	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 94 :: 		Screen1.Width                     = 320;
0x2872	0xF2401140  MOVW	R1, #320
0x2876	0x4806    LDR	R0, [PC, #24]
0x2878	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 95 :: 		Screen1.Height                    = 240;
0x287A	0x21F0    MOVS	R1, #240
0x287C	0x4805    LDR	R0, [PC, #20]
0x287E	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 96 :: 		Screen1.ObjectsCount              = 0;
0x2880	0x2100    MOVS	R1, #0
0x2882	0x4805    LDR	R0, [PC, #20]
0x2884	0x8001    STRH	R1, [R0, #0]
;P7_final_project_driver.c, 98 :: 		}
L_end_InitializeObjects:
0x2886	0xB001    ADD	SP, SP, #4
0x2888	0x4770    BX	LR
0x288A	0xBF00    NOP
0x288C	0x00162000  	_Screen1+0
0x2890	0x00182000  	_Screen1+2
0x2894	0x001A2000  	_Screen1+4
0x2898	0x001C2000  	_Screen1+6
; end of P7_final_project_driver_InitializeObjects
_DrawScreen:
;P7_final_project_driver.c, 111 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x29B4	0xB082    SUB	SP, SP, #8
0x29B6	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;P7_final_project_driver.c, 115 :: 		object_pressed = 0;
0x29BA	0x2200    MOVS	R2, #0
0x29BC	0x4933    LDR	R1, [PC, #204]
0x29BE	0x700A    STRB	R2, [R1, #0]
;P7_final_project_driver.c, 116 :: 		order = 0;
0x29C0	0x2100    MOVS	R1, #0
0x29C2	0xF8AD1004  STRH	R1, [SP, #4]
;P7_final_project_driver.c, 117 :: 		CurrentScreen = aScreen;
0x29C6	0x4932    LDR	R1, [PC, #200]
0x29C8	0x6008    STR	R0, [R1, #0]
;P7_final_project_driver.c, 119 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x29CA	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x29CC	0x880A    LDRH	R2, [R1, #0]
0x29CE	0x4931    LDR	R1, [PC, #196]
0x29D0	0x8809    LDRH	R1, [R1, #0]
0x29D2	0x4291    CMP	R1, R2
0x29D4	0xD108    BNE	L__DrawScreen33
0x29D6	0x492E    LDR	R1, [PC, #184]
0x29D8	0x6809    LDR	R1, [R1, #0]
0x29DA	0x1D09    ADDS	R1, R1, #4
0x29DC	0x880A    LDRH	R2, [R1, #0]
0x29DE	0x492E    LDR	R1, [PC, #184]
0x29E0	0x8809    LDRH	R1, [R1, #0]
0x29E2	0x4291    CMP	R1, R2
0x29E4	0xD100    BNE	L__DrawScreen32
0x29E6	0xE03E    B	L_DrawScreen12
L__DrawScreen33:
L__DrawScreen32:
;P7_final_project_driver.c, 120 :: 		save_bled = TFT_BLED;
0x29E8	0x4A2C    LDR	R2, [PC, #176]
0x29EA	0x6811    LDR	R1, [R2, #0]
0x29EC	0xF88D1006  STRB	R1, [SP, #6]
;P7_final_project_driver.c, 121 :: 		TFT_BLED           = 0;
0x29F0	0x2100    MOVS	R1, #0
0x29F2	0xB249    SXTB	R1, R1
0x29F4	0x6011    STR	R1, [R2, #0]
;P7_final_project_driver.c, 122 :: 		TFT_Init_ILI9341_8bit(CurrentScreen->Width, CurrentScreen->Height);
0x29F6	0x4B26    LDR	R3, [PC, #152]
0x29F8	0x6819    LDR	R1, [R3, #0]
0x29FA	0x1D09    ADDS	R1, R1, #4
0x29FC	0x8809    LDRH	R1, [R1, #0]
0x29FE	0xB28A    UXTH	R2, R1
0x2A00	0x4619    MOV	R1, R3
0x2A02	0x6809    LDR	R1, [R1, #0]
0x2A04	0x1C89    ADDS	R1, R1, #2
0x2A06	0x8809    LDRH	R1, [R1, #0]
0x2A08	0xB288    UXTH	R0, R1
0x2A0A	0xB291    UXTH	R1, R2
0x2A0C	0xF7FFFC2C  BL	_TFT_Init_ILI9341_8bit+0
;P7_final_project_driver.c, 123 :: 		TP_TFT_Init(CurrentScreen->Width, CurrentScreen->Height, 8, 9);                                  // Initialize touch panel
0x2A10	0x4B1F    LDR	R3, [PC, #124]
0x2A12	0x6819    LDR	R1, [R3, #0]
0x2A14	0x1D09    ADDS	R1, R1, #4
0x2A16	0x8809    LDRH	R1, [R1, #0]
0x2A18	0xB28A    UXTH	R2, R1
0x2A1A	0x4619    MOV	R1, R3
0x2A1C	0x6809    LDR	R1, [R1, #0]
0x2A1E	0x1C89    ADDS	R1, R1, #2
0x2A20	0x8809    LDRH	R1, [R1, #0]
0x2A22	0x2309    MOVS	R3, #9
0x2A24	0xB288    UXTH	R0, R1
0x2A26	0xB291    UXTH	R1, R2
0x2A28	0x2208    MOVS	R2, #8
0x2A2A	0xF7FFFCAF  BL	_TP_TFT_Init+0
;P7_final_project_driver.c, 124 :: 		TP_TFT_Set_ADC_Threshold(ADC_THRESHOLD);                              // Set touch panel ADC threshold
0x2A2E	0xF24050DC  MOVW	R0, #1500
0x2A32	0xB200    SXTH	R0, R0
0x2A34	0xF7FFFE78  BL	_TP_TFT_Set_ADC_Threshold+0
;P7_final_project_driver.c, 125 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2A38	0x4915    LDR	R1, [PC, #84]
0x2A3A	0x6809    LDR	R1, [R1, #0]
0x2A3C	0x8809    LDRH	R1, [R1, #0]
0x2A3E	0xB288    UXTH	R0, R1
0x2A40	0xF7FFFF58  BL	_TFT_Fill_Screen+0
;P7_final_project_driver.c, 126 :: 		display_width = CurrentScreen->Width;
0x2A44	0x4B12    LDR	R3, [PC, #72]
0x2A46	0x6819    LDR	R1, [R3, #0]
0x2A48	0x1C89    ADDS	R1, R1, #2
0x2A4A	0x880A    LDRH	R2, [R1, #0]
0x2A4C	0x4911    LDR	R1, [PC, #68]
0x2A4E	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 127 :: 		display_height = CurrentScreen->Height;
0x2A50	0x4619    MOV	R1, R3
0x2A52	0x6809    LDR	R1, [R1, #0]
0x2A54	0x1D09    ADDS	R1, R1, #4
0x2A56	0x880A    LDRH	R2, [R1, #0]
0x2A58	0x490F    LDR	R1, [PC, #60]
0x2A5A	0x800A    STRH	R2, [R1, #0]
;P7_final_project_driver.c, 128 :: 		TFT_BLED           = save_bled;
0x2A5C	0xF89D2006  LDRB	R2, [SP, #6]
0x2A60	0x490E    LDR	R1, [PC, #56]
0x2A62	0x600A    STR	R2, [R1, #0]
;P7_final_project_driver.c, 129 :: 		}
0x2A64	0xE005    B	L_DrawScreen13
L_DrawScreen12:
;P7_final_project_driver.c, 131 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x2A66	0x490A    LDR	R1, [PC, #40]
0x2A68	0x6809    LDR	R1, [R1, #0]
0x2A6A	0x8809    LDRH	R1, [R1, #0]
0x2A6C	0xB288    UXTH	R0, R1
0x2A6E	0xF7FFFF41  BL	_TFT_Fill_Screen+0
L_DrawScreen13:
;P7_final_project_driver.c, 134 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen14:
0x2A72	0x4907    LDR	R1, [PC, #28]
0x2A74	0x6809    LDR	R1, [R1, #0]
0x2A76	0x1D89    ADDS	R1, R1, #6
0x2A78	0x880A    LDRH	R2, [R1, #0]
0x2A7A	0xF8BD1004  LDRH	R1, [SP, #4]
0x2A7E	0x4291    CMP	R1, R2
0x2A80	0xD200    BCS	L_DrawScreen15
;P7_final_project_driver.c, 135 :: 		}
0x2A82	0xE7F6    B	L_DrawScreen14
L_DrawScreen15:
;P7_final_project_driver.c, 136 :: 		}
L_end_DrawScreen:
0x2A84	0xF8DDE000  LDR	LR, [SP, #0]
0x2A88	0xB002    ADD	SP, SP, #8
0x2A8A	0x4770    BX	LR
0x2A8C	0x000D2000  	_object_pressed+0
0x2A90	0x00202000  	_CurrentScreen+0
0x2A94	0x00142000  	_display_width+0
0x2A98	0x001E2000  	_display_height+0
0x2A9C	0x01A44223  	GPIOE_ODR+0
; end of _DrawScreen
_load_intro_screen:
;cp_intro_screen_ctl.h, 96 :: 		void load_intro_screen() {
0x2D3C	0xB085    SUB	SP, SP, #20
0x2D3E	0xF8CDE000  STR	LR, [SP, #0]
;cp_intro_screen_ctl.h, 98 :: 		uint8_t rotation = 0;
0x2D42	0xF10D0B04  ADD	R11, SP, #4
0x2D46	0xF10B0A10  ADD	R10, R11, #16
0x2D4A	0xF8DFC148  LDR	R12, [PC, #328]
0x2D4E	0xF7FFFEB3  BL	___CC2DW+0
;cp_intro_screen_ctl.h, 99 :: 		uint8_t scroll_dir = 1; // 1=Down/Right, 2=Up/Right, 3=Up/left, 4, Down/Left
;cp_intro_screen_ctl.h, 100 :: 		uint32_t volatile x_axis = 35;
;cp_intro_screen_ctl.h, 101 :: 		uint32_t volatile y_axis = 115;
;cp_intro_screen_ctl.h, 103 :: 		uint32_t  prev_val = 0;
;cp_intro_screen_ctl.h, 104 :: 		uint32_t  prev_val2 = 5;
;cp_intro_screen_ctl.h, 105 :: 		uint32_t counter = 1;
;cp_intro_screen_ctl.h, 112 :: 		TFT_Fill_Screen(CL_BLACK);
0x2D52	0xF2400000  MOVW	R0, #0
0x2D56	0xF7FFFDCD  BL	_TFT_Fill_Screen+0
;cp_intro_screen_ctl.h, 114 :: 		draw_info_text( 10,220);
0x2D5A	0x21DC    MOVS	R1, #220
0x2D5C	0x200A    MOVS	R0, #10
0x2D5E	0xF7FFFE11  BL	_draw_info_text+0
;cp_intro_screen_ctl.h, 117 :: 		while (cur_screen_run_flag == TRUE ) {
L_load_intro_screen10:
0x2D62	0x484D    LDR	R0, [PC, #308]
0x2D64	0x7800    LDRB	R0, [R0, #0]
0x2D66	0x2801    CMP	R0, #1
0x2D68	0xF040808F  BNE	L_load_intro_screen11
;cp_intro_screen_ctl.h, 120 :: 		draw_rectangle(x_axis, y_axis);
0x2D6C	0x9903    LDR	R1, [SP, #12]
0x2D6E	0x9802    LDR	R0, [SP, #8]
0x2D70	0xF7FFFD1E  BL	_draw_rectangle+0
;cp_intro_screen_ctl.h, 123 :: 		if (scroll_dir == 1){
0x2D74	0xF89D0005  LDRB	R0, [SP, #5]
0x2D78	0x2801    CMP	R0, #1
0x2D7A	0xD117    BNE	L_load_intro_screen12
;cp_intro_screen_ctl.h, 124 :: 		x_axis+=X_SCROLL_SPEED;
0x2D7C	0x9802    LDR	R0, [SP, #8]
0x2D7E	0x1C40    ADDS	R0, R0, #1
0x2D80	0x9002    STR	R0, [SP, #8]
;cp_intro_screen_ctl.h, 125 :: 		y_axis+=SCROLL_SPEED;
0x2D82	0x9803    LDR	R0, [SP, #12]
0x2D84	0x1CC0    ADDS	R0, R0, #3
0x2D86	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 128 :: 		if ( x_axis > (SCREEN_X_MAX -200) || y_axis > (SCREEN_Y_MAX-42) ) {
0x2D88	0x9802    LDR	R0, [SP, #8]
0x2D8A	0x2878    CMP	R0, #120
0x2D8C	0xD803    BHI	L__load_intro_screen73
0x2D8E	0x9803    LDR	R0, [SP, #12]
0x2D90	0x28C6    CMP	R0, #198
0x2D92	0xD800    BHI	L__load_intro_screen72
0x2D94	0xE009    B	L_load_intro_screen15
L__load_intro_screen73:
L__load_intro_screen72:
;cp_intro_screen_ctl.h, 129 :: 		if (rotation == 0) {
0x2D96	0xF89D0004  LDRB	R0, [SP, #4]
0x2D9A	0xB918    CBNZ	R0, L_load_intro_screen16
;cp_intro_screen_ctl.h, 130 :: 		scroll_dir = 2;
0x2D9C	0x2002    MOVS	R0, #2
0x2D9E	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 131 :: 		}
0x2DA2	0xE002    B	L_load_intro_screen17
L_load_intro_screen16:
;cp_intro_screen_ctl.h, 133 :: 		scroll_dir = 4;
0x2DA4	0x2004    MOVS	R0, #4
0x2DA6	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 134 :: 		}
L_load_intro_screen17:
;cp_intro_screen_ctl.h, 135 :: 		}
L_load_intro_screen15:
;cp_intro_screen_ctl.h, 137 :: 		}
0x2DAA	0xE05D    B	L_load_intro_screen18
L_load_intro_screen12:
;cp_intro_screen_ctl.h, 139 :: 		else if (scroll_dir == 2) {
0x2DAC	0xF89D0005  LDRB	R0, [SP, #5]
0x2DB0	0x2802    CMP	R0, #2
0x2DB2	0xD117    BNE	L_load_intro_screen19
;cp_intro_screen_ctl.h, 140 :: 		x_axis += X_SCROLL_SPEED;
0x2DB4	0x9802    LDR	R0, [SP, #8]
0x2DB6	0x1C40    ADDS	R0, R0, #1
0x2DB8	0x9002    STR	R0, [SP, #8]
;cp_intro_screen_ctl.h, 141 :: 		y_axis -= SCROLL_SPEED;
0x2DBA	0x9803    LDR	R0, [SP, #12]
0x2DBC	0x1EC0    SUBS	R0, R0, #3
0x2DBE	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 144 :: 		if (x_axis > (SCREEN_X_MAX -200) || y_axis <10   ) {
0x2DC0	0x9802    LDR	R0, [SP, #8]
0x2DC2	0x2878    CMP	R0, #120
0x2DC4	0xD803    BHI	L__load_intro_screen75
0x2DC6	0x9803    LDR	R0, [SP, #12]
0x2DC8	0x280A    CMP	R0, #10
0x2DCA	0xD300    BCC	L__load_intro_screen74
0x2DCC	0xE009    B	L_load_intro_screen22
L__load_intro_screen75:
L__load_intro_screen74:
;cp_intro_screen_ctl.h, 145 :: 		if (rotation == 0) {
0x2DCE	0xF89D0004  LDRB	R0, [SP, #4]
0x2DD2	0xB918    CBNZ	R0, L_load_intro_screen23
;cp_intro_screen_ctl.h, 146 :: 		scroll_dir = 3;
0x2DD4	0x2003    MOVS	R0, #3
0x2DD6	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 147 :: 		}
0x2DDA	0xE002    B	L_load_intro_screen24
L_load_intro_screen23:
;cp_intro_screen_ctl.h, 149 :: 		scroll_dir = 1;
0x2DDC	0x2001    MOVS	R0, #1
0x2DDE	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 150 :: 		}
L_load_intro_screen24:
;cp_intro_screen_ctl.h, 151 :: 		}
L_load_intro_screen22:
;cp_intro_screen_ctl.h, 152 :: 		}
0x2DE2	0xE041    B	L_load_intro_screen25
L_load_intro_screen19:
;cp_intro_screen_ctl.h, 155 :: 		else if (scroll_dir == 3) {
0x2DE4	0xF89D0005  LDRB	R0, [SP, #5]
0x2DE8	0x2803    CMP	R0, #3
0x2DEA	0xD117    BNE	L_load_intro_screen26
;cp_intro_screen_ctl.h, 156 :: 		x_axis -= X_SCROLL_SPEED;
0x2DEC	0x9802    LDR	R0, [SP, #8]
0x2DEE	0x1E40    SUBS	R0, R0, #1
0x2DF0	0x9002    STR	R0, [SP, #8]
;cp_intro_screen_ctl.h, 157 :: 		y_axis -= SCROLL_SPEED;
0x2DF2	0x9803    LDR	R0, [SP, #12]
0x2DF4	0x1EC0    SUBS	R0, R0, #3
0x2DF6	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 160 :: 		if ( x_axis < 10 || y_axis < 10 ) {
0x2DF8	0x9802    LDR	R0, [SP, #8]
0x2DFA	0x280A    CMP	R0, #10
0x2DFC	0xD303    BCC	L__load_intro_screen77
0x2DFE	0x9803    LDR	R0, [SP, #12]
0x2E00	0x280A    CMP	R0, #10
0x2E02	0xD300    BCC	L__load_intro_screen76
0x2E04	0xE009    B	L_load_intro_screen29
L__load_intro_screen77:
L__load_intro_screen76:
;cp_intro_screen_ctl.h, 162 :: 		if (rotation == 0) {
0x2E06	0xF89D0004  LDRB	R0, [SP, #4]
0x2E0A	0xB918    CBNZ	R0, L_load_intro_screen30
;cp_intro_screen_ctl.h, 163 :: 		scroll_dir = 4; //4
0x2E0C	0x2004    MOVS	R0, #4
0x2E0E	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 164 :: 		}
0x2E12	0xE002    B	L_load_intro_screen31
L_load_intro_screen30:
;cp_intro_screen_ctl.h, 166 :: 		scroll_dir = 1;
0x2E14	0x2001    MOVS	R0, #1
0x2E16	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 167 :: 		}
L_load_intro_screen31:
;cp_intro_screen_ctl.h, 170 :: 		}
L_load_intro_screen29:
;cp_intro_screen_ctl.h, 172 :: 		}
0x2E1A	0xE025    B	L_load_intro_screen32
L_load_intro_screen26:
;cp_intro_screen_ctl.h, 174 :: 		else if (scroll_dir == 4) {
0x2E1C	0xF89D0005  LDRB	R0, [SP, #5]
0x2E20	0x2804    CMP	R0, #4
0x2E22	0xD121    BNE	L_load_intro_screen33
;cp_intro_screen_ctl.h, 175 :: 		x_axis -= X_SCROLL_SPEED;
0x2E24	0x9802    LDR	R0, [SP, #8]
0x2E26	0x1E40    SUBS	R0, R0, #1
0x2E28	0x9002    STR	R0, [SP, #8]
;cp_intro_screen_ctl.h, 176 :: 		y_axis += SCROLL_SPEED;
0x2E2A	0x9803    LDR	R0, [SP, #12]
0x2E2C	0x1CC0    ADDS	R0, R0, #3
0x2E2E	0x9003    STR	R0, [SP, #12]
;cp_intro_screen_ctl.h, 179 :: 		if ( x_axis < 10 || y_axis > (SCREEN_Y_MAX-42)) {
0x2E30	0x9802    LDR	R0, [SP, #8]
0x2E32	0x280A    CMP	R0, #10
0x2E34	0xD303    BCC	L__load_intro_screen79
0x2E36	0x9803    LDR	R0, [SP, #12]
0x2E38	0x28C6    CMP	R0, #198
0x2E3A	0xD800    BHI	L__load_intro_screen78
0x2E3C	0xE014    B	L_load_intro_screen36
L__load_intro_screen79:
L__load_intro_screen78:
;cp_intro_screen_ctl.h, 181 :: 		if (rotation == 0) {
0x2E3E	0xF89D0004  LDRB	R0, [SP, #4]
0x2E42	0xB918    CBNZ	R0, L_load_intro_screen37
;cp_intro_screen_ctl.h, 182 :: 		scroll_dir = 1;
0x2E44	0x2001    MOVS	R0, #1
0x2E46	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 183 :: 		} else {
0x2E4A	0xE002    B	L_load_intro_screen38
L_load_intro_screen37:
;cp_intro_screen_ctl.h, 184 :: 		scroll_dir = 3;
0x2E4C	0x2003    MOVS	R0, #3
0x2E4E	0xF88D0005  STRB	R0, [SP, #5]
;cp_intro_screen_ctl.h, 186 :: 		}
L_load_intro_screen38:
;cp_intro_screen_ctl.h, 188 :: 		if (counter % 2 == 0) {
0x2E52	0x9804    LDR	R0, [SP, #16]
0x2E54	0xF0000001  AND	R0, R0, #1
0x2E58	0xB930    CBNZ	R0, L_load_intro_screen39
;cp_intro_screen_ctl.h, 189 :: 		rotation = ~rotation; // change direction
0x2E5A	0xF89D0004  LDRB	R0, [SP, #4]
0x2E5E	0x43C0    MVN	R0, R0
0x2E60	0xF88D0004  STRB	R0, [SP, #4]
;cp_intro_screen_ctl.h, 190 :: 		counter = 2;
0x2E64	0x2002    MOVS	R0, #2
0x2E66	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 191 :: 		}
L_load_intro_screen39:
;cp_intro_screen_ctl.h, 192 :: 		}
L_load_intro_screen36:
;cp_intro_screen_ctl.h, 193 :: 		}
L_load_intro_screen33:
L_load_intro_screen32:
L_load_intro_screen25:
L_load_intro_screen18:
;cp_intro_screen_ctl.h, 195 :: 		counter++;
0x2E68	0x9804    LDR	R0, [SP, #16]
0x2E6A	0x1C40    ADDS	R0, R0, #1
0x2E6C	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 196 :: 		if (counter == 5) {
0x2E6E	0x2805    CMP	R0, #5
0x2E70	0xD106    BNE	L_load_intro_screen40
;cp_intro_screen_ctl.h, 197 :: 		rotation = ~rotation; // change direction
0x2E72	0xF89D0004  LDRB	R0, [SP, #4]
0x2E76	0x43C0    MVN	R0, R0
0x2E78	0xF88D0004  STRB	R0, [SP, #4]
;cp_intro_screen_ctl.h, 198 :: 		counter = 0;
0x2E7C	0x2000    MOVS	R0, #0
0x2E7E	0x9004    STR	R0, [SP, #16]
;cp_intro_screen_ctl.h, 199 :: 		}
L_load_intro_screen40:
;cp_intro_screen_ctl.h, 201 :: 		draw_intro_screen(x_axis, y_axis);
0x2E80	0x9903    LDR	R1, [SP, #12]
0x2E82	0x9802    LDR	R0, [SP, #8]
0x2E84	0xF7FFFCB4  BL	_draw_intro_screen+0
;cp_intro_screen_ctl.h, 203 :: 		}
0x2E88	0xE76B    B	L_load_intro_screen10
L_load_intro_screen11:
;cp_intro_screen_ctl.h, 204 :: 		}
L_end_load_intro_screen:
0x2E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x2E8E	0xB005    ADD	SP, SP, #20
0x2E90	0x4770    BX	LR
0x2E92	0xBF00    NOP
0x2E94	0x3C0E0000  	?ICSload_intro_screen_rotation_L0+0
0x2E98	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_intro_screen
_draw_info_text:
;cp_intro_screen_ctl.h, 208 :: 		void draw_info_text(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x2984	0xB081    SUB	SP, SP, #4
0x2986	0xF8CDE000  STR	LR, [SP, #0]
0x298A	0x4605    MOV	R5, R0
0x298C	0x460E    MOV	R6, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 20 (R5)
; y_axis start address is: 24 (R6)
;cp_intro_screen_ctl.h, 209 :: 		TFT_Set_Font(TFT_defaultFont, CL_WHITE, FO_HORIZONTAL );
0x298E	0x2200    MOVS	R2, #0
0x2990	0xF64F71FF  MOVW	R1, #65535
0x2994	0x4805    LDR	R0, [PC, #20]
0x2996	0xF7FFFBE3  BL	_TFT_Set_Font+0
;cp_intro_screen_ctl.h, 210 :: 		TFT_Write_Text(&intro_msg, x_axis, y_axis);
0x299A	0xB2B2    UXTH	R2, R6
; y_axis end address is: 24 (R6)
0x299C	0xB2A9    UXTH	R1, R5
; x_axis end address is: 20 (R5)
0x299E	0x4804    LDR	R0, [PC, #16]
0x29A0	0xF7FFFB62  BL	_TFT_Write_Text+0
;cp_intro_screen_ctl.h, 211 :: 		}
L_end_draw_info_text:
0x29A4	0xF8DDE000  LDR	LR, [SP, #0]
0x29A8	0xB001    ADD	SP, SP, #4
0x29AA	0x4770    BX	LR
0x29AC	0x33580000  	_TFT_defaultFont+0
0x29B0	0x3BD00000  	_intro_msg+0
; end of _draw_info_text
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x2160	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x2162	0x4B12    LDR	R3, [PC, #72]
0x2164	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x2166	0x1C83    ADDS	R3, R0, #2
0x2168	0x781C    LDRB	R4, [R3, #0]
0x216A	0x1CC3    ADDS	R3, R0, #3
0x216C	0x781B    LDRB	R3, [R3, #0]
0x216E	0x021B    LSLS	R3, R3, #8
0x2170	0xB29B    UXTH	R3, R3
0x2172	0x18E4    ADDS	R4, R4, R3
0x2174	0x4B0E    LDR	R3, [PC, #56]
0x2176	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x2178	0x1D03    ADDS	R3, R0, #4
0x217A	0x781C    LDRB	R4, [R3, #0]
0x217C	0x1D43    ADDS	R3, R0, #5
0x217E	0x781B    LDRB	R3, [R3, #0]
0x2180	0x021B    LSLS	R3, R3, #8
0x2182	0xB29B    UXTH	R3, R3
0x2184	0x18E4    ADDS	R4, R4, R3
0x2186	0x4B0B    LDR	R3, [PC, #44]
0x2188	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x218A	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x218C	0x781C    LDRB	R4, [R3, #0]
0x218E	0x4B0A    LDR	R3, [PC, #40]
0x2190	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x2192	0x4B0A    LDR	R3, [PC, #40]
0x2194	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x2196	0x4B0A    LDR	R3, [PC, #40]
0x2198	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x219A	0x2401    MOVS	R4, #1
0x219C	0x4B09    LDR	R3, [PC, #36]
0x219E	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x21A0	0x2400    MOVS	R4, #0
0x21A2	0x4B09    LDR	R3, [PC, #36]
0x21A4	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x21A6	0xB001    ADD	SP, SP, #4
0x21A8	0x4770    BX	LR
0x21AA	0xBF00    NOP
0x21AC	0x00502000  	__Lib_TFT__font+0
0x21B0	0x00462000  	__Lib_TFT__fontFirstChar+0
0x21B4	0x004C2000  	__Lib_TFT__fontLastChar+0
0x21B8	0x00562000  	__Lib_TFT__fontHeight+0
0x21BC	0x005A2000  	__Lib_TFT_FontColor+0
0x21C0	0x004E2000  	__Lib_TFT_FontOrientation+0
0x21C4	0x00042000  	__Lib_TFT_FontInitialized+0
0x21C8	0x004F2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2068	0xB083    SUB	SP, SP, #12
0x206A	0xF8CDE000  STR	LR, [SP, #0]
0x206E	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x2070	0x4B1C    LDR	R3, [PC, #112]
0x2072	0x881B    LDRH	R3, [R3, #0]
0x2074	0x4299    CMP	R1, R3
0x2076	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x2078	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x207A	0x4B1B    LDR	R3, [PC, #108]
0x207C	0x881B    LDRH	R3, [R3, #0]
0x207E	0x429A    CMP	R2, R3
0x2080	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x2082	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2084	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x2086	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x208A	0xB288    UXTH	R0, R1
0x208C	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x208E	0xF7FEFF23  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x2092	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x2096	0x9B02    LDR	R3, [SP, #8]
0x2098	0x181B    ADDS	R3, R3, R0
0x209A	0x781B    LDRB	R3, [R3, #0]
0x209C	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x209E	0x4B13    LDR	R3, [PC, #76]
0x20A0	0x781B    LDRB	R3, [R3, #0]
0x20A2	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x20A4	0x9B02    LDR	R3, [SP, #8]
0x20A6	0x181B    ADDS	R3, R3, R0
0x20A8	0x781B    LDRB	R3, [R3, #0]
0x20AA	0xF8AD0004  STRH	R0, [SP, #4]
0x20AE	0xB298    UXTH	R0, R3
0x20B0	0xF7FFF81E  BL	__Lib_TFT__TFT_Write_Char_E+0
0x20B4	0xF8BD0004  LDRH	R0, [SP, #4]
0x20B8	0x1C41    ADDS	R1, R0, #1
0x20BA	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x20BC	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x20BE	0x9B02    LDR	R3, [SP, #8]
0x20C0	0x181B    ADDS	R3, R3, R0
0x20C2	0x781B    LDRB	R3, [R3, #0]
0x20C4	0xF8AD0004  STRH	R0, [SP, #4]
0x20C8	0xB298    UXTH	R0, R3
0x20CA	0xF7FEFF11  BL	__Lib_TFT__TFT_Write_Char+0
0x20CE	0xF8BD0004  LDRH	R0, [SP, #4]
0x20D2	0x1C41    ADDS	R1, R0, #1
0x20D4	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x20D6	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x20D8	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x20DA	0xF8DDE000  LDR	LR, [SP, #0]
0x20DE	0xB003    ADD	SP, SP, #12
0x20E0	0x4770    BX	LR
0x20E2	0xBF00    NOP
0x20E4	0x002C2000  	_TFT_DISP_WIDTH+0
0x20E8	0x002E2000  	_TFT_DISP_HEIGHT+0
0x20EC	0x004F2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x10F0	0xB08A    SUB	SP, SP, #40
0x10F2	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x10F6	0xF2400100  MOVW	R1, #0
0x10FA	0xF8AD1024  STRH	R1, [SP, #36]
0x10FE	0x2100    MOVS	R1, #0
0x1100	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x1104	0x49B5    LDR	R1, [PC, #724]
0x1106	0x8809    LDRH	R1, [R1, #0]
0x1108	0x4288    CMP	R0, R1
0x110A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x110C	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x110E	0x49B4    LDR	R1, [PC, #720]
0x1110	0x8809    LDRH	R1, [R1, #0]
0x1112	0x4288    CMP	R0, R1
0x1114	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x1116	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x1118	0x49B0    LDR	R1, [PC, #704]
0x111A	0x8809    LDRH	R1, [R1, #0]
0x111C	0x1A41    SUB	R1, R0, R1
0x111E	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x1120	0x008A    LSLS	R2, R1, #2
0x1122	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x1124	0x49AF    LDR	R1, [PC, #700]
0x1126	0x6809    LDR	R1, [R1, #0]
0x1128	0x3108    ADDS	R1, #8
0x112A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x112C	0x4608    MOV	R0, R1
0x112E	0x2104    MOVS	R1, #4
0x1130	0xF7FFFA54  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x1134	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x1136	0x7803    LDRB	R3, [R0, #0]
0x1138	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3388 :: 		
0x113C	0x1C41    ADDS	R1, R0, #1
0x113E	0x7809    LDRB	R1, [R1, #0]
0x1140	0xB2CA    UXTB	R2, R1
0x1142	0x1C81    ADDS	R1, R0, #2
0x1144	0x7809    LDRB	R1, [R1, #0]
0x1146	0x0209    LSLS	R1, R1, #8
0x1148	0x1852    ADDS	R2, R2, R1
0x114A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x114C	0x7809    LDRB	R1, [R1, #0]
0x114E	0x0409    LSLS	R1, R1, #16
0x1150	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x1152	0x49A4    LDR	R1, [PC, #656]
0x1154	0x6809    LDR	R1, [R1, #0]
0x1156	0x1889    ADDS	R1, R1, R2
0x1158	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x115A	0x08DA    LSRS	R2, R3, #3
0x115C	0xB2D2    UXTB	R2, R2
0x115E	0x49A3    LDR	R1, [PC, #652]
0x1160	0x8809    LDRH	R1, [R1, #0]
0x1162	0x4351    MULS	R1, R2, R1
0x1164	0xB289    UXTH	R1, R1
0x1166	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x1168	0xF0030107  AND	R1, R3, #7
0x116C	0xB2C9    UXTB	R1, R1
0x116E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x1170	0x499E    LDR	R1, [PC, #632]
0x1172	0x880A    LDRH	R2, [R1, #0]
0x1174	0x9906    LDR	R1, [SP, #24]
0x1176	0x1889    ADDS	R1, R1, R2
0x1178	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x117A	0x9906    LDR	R1, [SP, #24]
0x117C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x117E	0xAC05    ADD	R4, SP, #20
0x1180	0x4622    MOV	R2, R4
0x1182	0x9906    LDR	R1, [SP, #24]
0x1184	0x9804    LDR	R0, [SP, #16]
0x1186	0x4C9A    LDR	R4, [PC, #616]
0x1188	0x6824    LDR	R4, [R4, #0]
0x118A	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x118C	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x118E	0x9A05    LDR	R2, [SP, #20]
0x1190	0x9904    LDR	R1, [SP, #16]
0x1192	0x1889    ADDS	R1, R1, R2
0x1194	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x1196	0x9A05    LDR	R2, [SP, #20]
0x1198	0x9906    LDR	R1, [SP, #24]
0x119A	0x1A89    SUB	R1, R1, R2
0x119C	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x119E	0x2100    MOVS	R1, #0
0x11A0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x11A2	0x4994    LDR	R1, [PC, #592]
0x11A4	0x7809    LDRB	R1, [R1, #0]
0x11A6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x11A8	0x4992    LDR	R1, [PC, #584]
0x11AA	0x7809    LDRB	R1, [R1, #0]
0x11AC	0x2902    CMP	R1, #2
0x11AE	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x11B0	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x11B2	0x4991    LDR	R1, [PC, #580]
0x11B4	0x8809    LDRH	R1, [R1, #0]
0x11B6	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x11BA	0x2100    MOVS	R1, #0
0x11BC	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x11C0	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x11C2	0x498A    LDR	R1, [PC, #552]
0x11C4	0x880A    LDRH	R2, [R1, #0]
0x11C6	0xF89D1009  LDRB	R1, [SP, #9]
0x11CA	0x4291    CMP	R1, R2
0x11CC	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x11D0	0x498A    LDR	R1, [PC, #552]
0x11D2	0x8809    LDRH	R1, [R1, #0]
0x11D4	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3405 :: 		
0x11D8	0x2100    MOVS	R1, #0
0x11DA	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x11DE	0x2100    MOVS	R1, #0
0x11E0	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x11E4	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x11E6	0xF89D2027  LDRB	R2, [SP, #39]
0x11EA	0xF89D1008  LDRB	R1, [SP, #8]
0x11EE	0x4291    CMP	R1, R2
0x11F0	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x11F2	0xF89D100C  LDRB	R1, [SP, #12]
0x11F6	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x11F8	0x9907    LDR	R1, [SP, #28]
0x11FA	0x1C49    ADDS	R1, R1, #1
0x11FC	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x11FE	0x9A08    LDR	R2, [SP, #32]
0x1200	0x9905    LDR	R1, [SP, #20]
0x1202	0x4291    CMP	R1, R2
0x1204	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x1206	0x9A05    LDR	R2, [SP, #20]
0x1208	0x9907    LDR	R1, [SP, #28]
0x120A	0x4291    CMP	R1, R2
0x120C	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x120E	0x2101    MOVS	R1, #1
0x1210	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x1212	0xAC05    ADD	R4, SP, #20
0x1214	0x4622    MOV	R2, R4
0x1216	0x9906    LDR	R1, [SP, #24]
0x1218	0x9804    LDR	R0, [SP, #16]
0x121A	0x4C75    LDR	R4, [PC, #468]
0x121C	0x6824    LDR	R4, [R4, #0]
0x121E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1220	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x1222	0x9906    LDR	R1, [SP, #24]
0x1224	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x1226	0x9A05    LDR	R2, [SP, #20]
0x1228	0x9904    LDR	R1, [SP, #16]
0x122A	0x1889    ADDS	R1, R1, R2
0x122C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x122E	0x9A05    LDR	R2, [SP, #20]
0x1230	0x9906    LDR	R1, [SP, #24]
0x1232	0x1A89    SUB	R1, R1, R2
0x1234	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1236	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x1238	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x123A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x123C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x123E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x1240	0x7801    LDRB	R1, [R0, #0]
0x1242	0xF88D1026  STRB	R1, [SP, #38]
0x1246	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x1248	0x2101    MOVS	R1, #1
0x124A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x124E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x1250	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x1252	0xF89D200C  LDRB	R2, [SP, #12]
0x1256	0xF89D1026  LDRB	R1, [SP, #38]
0x125A	0x4011    ANDS	R1, R2
0x125C	0xB2C9    UXTB	R1, R1
0x125E	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x1260	0x4967    LDR	R1, [PC, #412]
0x1262	0x8809    LDRH	R1, [R1, #0]
0x1264	0x9001    STR	R0, [SP, #4]
0x1266	0xB28A    UXTH	R2, R1
0x1268	0xF8BD100A  LDRH	R1, [SP, #10]
0x126C	0xF8BD0024  LDRH	R0, [SP, #36]
0x1270	0xF7FFFA10  BL	_TFT_Dot+0
0x1274	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x1276	0xF8BD1024  LDRH	R1, [SP, #36]
0x127A	0x1C49    ADDS	R1, R1, #1
0x127C	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3427 :: 		
0x1280	0xF89D100C  LDRB	R1, [SP, #12]
0x1284	0x0049    LSLS	R1, R1, #1
0x1286	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x128A	0xF89D1008  LDRB	R1, [SP, #8]
0x128E	0x1C49    ADDS	R1, R1, #1
0x1290	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x1294	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x1296	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x1298	0xF8BD100A  LDRH	R1, [SP, #10]
0x129C	0x1C49    ADDS	R1, R1, #1
0x129E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x12A2	0xF89D1009  LDRB	R1, [SP, #9]
0x12A6	0x1C49    ADDS	R1, R1, #1
0x12A8	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x12AC	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x12AE	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x12B0	0x4950    LDR	R1, [PC, #320]
0x12B2	0x7809    LDRB	R1, [R1, #0]
0x12B4	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x12B6	0xF8BD1024  LDRH	R1, [SP, #36]
0x12BA	0x1C4A    ADDS	R2, R1, #1
0x12BC	0x494F    LDR	R1, [PC, #316]
0x12BE	0x800A    STRH	R2, [R1, #0]
0x12C0	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x12C2	0xF8BD200A  LDRH	R2, [SP, #10]
0x12C6	0x494C    LDR	R1, [PC, #304]
0x12C8	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x12CA	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x12CC	0x494B    LDR	R1, [PC, #300]
0x12CE	0x8809    LDRH	R1, [R1, #0]
0x12D0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x12D4	0x2100    MOVS	R1, #0
0x12D6	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x12DA	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x12DC	0x4943    LDR	R1, [PC, #268]
0x12DE	0x880A    LDRH	R2, [R1, #0]
0x12E0	0xF89D1009  LDRB	R1, [SP, #9]
0x12E4	0x4291    CMP	R1, R2
0x12E6	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x12EA	0x4943    LDR	R1, [PC, #268]
0x12EC	0x8809    LDRH	R1, [R1, #0]
0x12EE	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3440 :: 		
0x12F2	0x2100    MOVS	R1, #0
0x12F4	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x12F8	0x2100    MOVS	R1, #0
0x12FA	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x12FE	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x1300	0xF89D2027  LDRB	R2, [SP, #39]
0x1304	0xF89D1008  LDRB	R1, [SP, #8]
0x1308	0x4291    CMP	R1, R2
0x130A	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x130C	0xF89D100C  LDRB	R1, [SP, #12]
0x1310	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x1312	0x9907    LDR	R1, [SP, #28]
0x1314	0x1C49    ADDS	R1, R1, #1
0x1316	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x1318	0x9A08    LDR	R2, [SP, #32]
0x131A	0x9905    LDR	R1, [SP, #20]
0x131C	0x4291    CMP	R1, R2
0x131E	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x1320	0x9A05    LDR	R2, [SP, #20]
0x1322	0x9907    LDR	R1, [SP, #28]
0x1324	0x4291    CMP	R1, R2
0x1326	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x1328	0x2101    MOVS	R1, #1
0x132A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x132C	0xAC05    ADD	R4, SP, #20
0x132E	0x4622    MOV	R2, R4
0x1330	0x9906    LDR	R1, [SP, #24]
0x1332	0x9804    LDR	R0, [SP, #16]
0x1334	0x4C2E    LDR	R4, [PC, #184]
0x1336	0x6824    LDR	R4, [R4, #0]
0x1338	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x133A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x133C	0x9906    LDR	R1, [SP, #24]
0x133E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x1340	0x9A05    LDR	R2, [SP, #20]
0x1342	0x9904    LDR	R1, [SP, #16]
0x1344	0x1889    ADDS	R1, R1, R2
0x1346	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x1348	0x9A05    LDR	R2, [SP, #20]
0x134A	0x9906    LDR	R1, [SP, #24]
0x134C	0x1A89    SUB	R1, R1, R2
0x134E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1350	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x1352	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x1354	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x1356	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x1358	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x135A	0x7801    LDRB	R1, [R0, #0]
0x135C	0xF88D1026  STRB	R1, [SP, #38]
0x1360	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x1362	0x2101    MOVS	R1, #1
0x1364	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x1368	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x136A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x136C	0xF89D200C  LDRB	R2, [SP, #12]
0x1370	0xF89D1026  LDRB	R1, [SP, #38]
0x1374	0x4011    ANDS	R1, R2
0x1376	0xB2C9    UXTB	R1, R1
0x1378	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x137A	0x4921    LDR	R1, [PC, #132]
0x137C	0x8809    LDRH	R1, [R1, #0]
0x137E	0x9001    STR	R0, [SP, #4]
0x1380	0xB28A    UXTH	R2, R1
0x1382	0xF8BD1024  LDRH	R1, [SP, #36]
0x1386	0xF8BD000A  LDRH	R0, [SP, #10]
0x138A	0xF7FFF983  BL	_TFT_Dot+0
0x138E	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x1390	0xF8BD1024  LDRH	R1, [SP, #36]
0x1394	0x1E49    SUBS	R1, R1, #1
0x1396	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3462 :: 		
0x139A	0xF89D100C  LDRB	R1, [SP, #12]
0x139E	0x0049    LSLS	R1, R1, #1
0x13A0	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x13A4	0xF89D1008  LDRB	R1, [SP, #8]
0x13A8	0x1C49    ADDS	R1, R1, #1
0x13AA	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x13AE	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x13B0	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x13B2	0xF8BD100A  LDRH	R1, [SP, #10]
0x13B6	0x1C49    ADDS	R1, R1, #1
0x13B8	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x13BC	0xF89D1009  LDRB	R1, [SP, #9]
0x13C0	0x1C49    ADDS	R1, R1, #1
0x13C2	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x13C6	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x13C8	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x13CA	0xF8BD1024  LDRH	R1, [SP, #36]
0x13CE	0x1E4A    SUBS	R2, R1, #1
0x13D0	0x4909    LDR	R1, [PC, #36]
0x13D2	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x13D4	0xF8DDE000  LDR	LR, [SP, #0]
0x13D8	0xB00A    ADD	SP, SP, #40
0x13DA	0x4770    BX	LR
0x13DC	0x00462000  	__Lib_TFT__fontFirstChar+0
0x13E0	0x004C2000  	__Lib_TFT__fontLastChar+0
0x13E4	0x005C2000  	__Lib_TFT_activeExtFont+0
0x13E8	0x003C2000  	__Lib_TFT_headerBuffer+0
0x13EC	0x00562000  	__Lib_TFT__fontHeight+0
0x13F0	0x00482000  	_TFT_Get_Ext_Data_Ptr+0
0x13F4	0x004E2000  	__Lib_TFT_FontOrientation+0
0x13F8	0x00542000  	__Lib_TFT_y_cord+0
0x13FC	0x00582000  	__Lib_TFT_x_cord+0
0x1400	0x005A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x05DC	0xB085    SUB	SP, SP, #20
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x05E2	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x05E4	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x05E6	0x2900    CMP	R1, #0
0x05E8	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x05EA	0xAC04    ADD	R4, SP, #16
0x05EC	0x9301    STR	R3, [SP, #4]
0x05EE	0xF8AD1008  STRH	R1, [SP, #8]
0x05F2	0x9503    STR	R5, [SP, #12]
0x05F4	0x4622    MOV	R2, R4
0x05F6	0x4618    MOV	R0, R3
0x05F8	0x4C10    LDR	R4, [PC, #64]
0x05FA	0x6824    LDR	R4, [R4, #0]
0x05FC	0x47A0    BLX	R4
0x05FE	0x9D03    LDR	R5, [SP, #12]
0x0600	0xF8BD1008  LDRH	R1, [SP, #8]
0x0604	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0606	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0608	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x060A	0xF8BD2010  LDRH	R2, [SP, #16]
0x060E	0x4290    CMP	R0, R2
0x0610	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x0612	0x7822    LDRB	R2, [R4, #0]
0x0614	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x0616	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x0618	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x061A	0x1C40    ADDS	R0, R0, #1
0x061C	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x061E	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x0620	0xF8BD2010  LDRH	R2, [SP, #16]
0x0624	0x1A89    SUB	R1, R1, R2
0x0626	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x0628	0xF8BD2010  LDRH	R2, [SP, #16]
0x062C	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x062E	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x0630	0xF8DDE000  LDR	LR, [SP, #0]
0x0634	0xB005    ADD	SP, SP, #20
0x0636	0x4770    BX	LR
0x0638	0x003C2000  	__Lib_TFT_headerBuffer+0
0x063C	0x00482000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0694	0xB082    SUB	SP, SP, #8
0x0696	0xF8CDE000  STR	LR, [SP, #0]
0x069A	0xF8AD2004  STRH	R2, [SP, #4]
0x069E	0xB20A    SXTH	R2, R1
0x06A0	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x06A2	0x2900    CMP	R1, #0
0x06A4	0xDB04    BLT	L__TFT_Dot949
0x06A6	0x4B17    LDR	R3, [PC, #92]
0x06A8	0x881B    LDRH	R3, [R3, #0]
0x06AA	0x4299    CMP	R1, R3
0x06AC	0xD200    BCS	L__TFT_Dot948
0x06AE	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x06B0	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06B2	0x2A00    CMP	R2, #0
0x06B4	0xDB04    BLT	L__TFT_Dot951
0x06B6	0x4B14    LDR	R3, [PC, #80]
0x06B8	0x881B    LDRH	R3, [R3, #0]
0x06BA	0x429A    CMP	R2, R3
0x06BC	0xD200    BCS	L__TFT_Dot950
0x06BE	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x06C0	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06C2	0x2400    MOVS	R4, #0
0x06C4	0xB264    SXTB	R4, R4
0x06C6	0x4B11    LDR	R3, [PC, #68]
0x06C8	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x06CA	0xF001FD41  BL	__Lib_TFT_Is_SSD1963_Set+0
0x06CE	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x06D0	0xB293    UXTH	R3, R2
0x06D2	0xB28A    UXTH	R2, R1
0x06D4	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x06D6	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x06D8	0x4C0D    LDR	R4, [PC, #52]
0x06DA	0x6824    LDR	R4, [R4, #0]
0x06DC	0x47A0    BLX	R4
0x06DE	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x06E0	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x06E2	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x06E4	0x4C0B    LDR	R4, [PC, #44]
0x06E6	0x6824    LDR	R4, [R4, #0]
0x06E8	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x06EA	0xF8BD0004  LDRH	R0, [SP, #4]
0x06EE	0x4C0A    LDR	R4, [PC, #40]
0x06F0	0x6824    LDR	R4, [R4, #0]
0x06F2	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x06F4	0x2401    MOVS	R4, #1
0x06F6	0xB264    SXTB	R4, R4
0x06F8	0x4B04    LDR	R3, [PC, #16]
0x06FA	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x06FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0700	0xB002    ADD	SP, SP, #8
0x0702	0x4770    BX	LR
0x0704	0x002C2000  	_TFT_DISP_WIDTH+0
0x0708	0x002E2000  	_TFT_DISP_HEIGHT+0
0x070C	0x01BC4223  	TFT_CS+0
0x0710	0x00302000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0714	0x00342000  	_TFT_Set_Address_Ptr+0
0x0718	0x00382000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x0EF0	0xB086    SUB	SP, SP, #24
0x0EF2	0xF8CDE000  STR	LR, [SP, #0]
0x0EF6	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x0EF8	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x0EFC	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x0EFE	0x4972    LDR	R1, [PC, #456]
0x0F00	0x7809    LDRB	R1, [R1, #0]
0x0F02	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x0F04	0x4971    LDR	R1, [PC, #452]
0x0F06	0x2200    MOVS	R2, #0
0x0F08	0x4608    MOV	R0, R1
0x0F0A	0xF2400100  MOVW	R1, #0
0x0F0E	0xF001F927  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x0F12	0x2201    MOVS	R2, #1
0x0F14	0x496C    LDR	R1, [PC, #432]
0x0F16	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x0F18	0x496D    LDR	R1, [PC, #436]
0x0F1A	0x8809    LDRH	R1, [R1, #0]
0x0F1C	0x428F    CMP	R7, R1
0x0F1E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x0F20	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0F22	0x496C    LDR	R1, [PC, #432]
0x0F24	0x8809    LDRH	R1, [R1, #0]
0x0F26	0x428F    CMP	R7, R1
0x0F28	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x0F2A	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0F2C	0x4968    LDR	R1, [PC, #416]
0x0F2E	0x8809    LDRH	R1, [R1, #0]
0x0F30	0x1A79    SUB	R1, R7, R1
0x0F32	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0F34	0x008A    LSLS	R2, R1, #2
0x0F36	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x0F38	0x4C67    LDR	R4, [PC, #412]
0x0F3A	0x6821    LDR	R1, [R4, #0]
0x0F3C	0x3108    ADDS	R1, #8
0x0F3E	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x0F40	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x0F42	0x1C59    ADDS	R1, R3, #1
0x0F44	0x7809    LDRB	R1, [R1, #0]
0x0F46	0xB2CA    UXTB	R2, R1
0x0F48	0x1C99    ADDS	R1, R3, #2
0x0F4A	0x7809    LDRB	R1, [R1, #0]
0x0F4C	0x0209    LSLS	R1, R1, #8
0x0F4E	0x1852    ADDS	R2, R2, R1
0x0F50	0x1CD9    ADDS	R1, R3, #3
0x0F52	0x7809    LDRB	R1, [R1, #0]
0x0F54	0x0409    LSLS	R1, R1, #16
0x0F56	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x0F58	0x4621    MOV	R1, R4
0x0F5A	0x6809    LDR	R1, [R1, #0]
0x0F5C	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x0F5E	0x495F    LDR	R1, [PC, #380]
0x0F60	0x7809    LDRB	R1, [R1, #0]
0x0F62	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x0F64	0x495D    LDR	R1, [PC, #372]
0x0F66	0x7809    LDRB	R1, [R1, #0]
0x0F68	0x2902    CMP	R1, #2
0x0F6A	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x0F6C	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x0F6E	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x0F70	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x0F72	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0F74	0x46A0    MOV	R8, R4
0x0F76	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x0F78	0x495A    LDR	R1, [PC, #360]
0x0F7A	0x8809    LDRH	R1, [R1, #0]
0x0F7C	0x428A    CMP	R2, R1
0x0F7E	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x0F80	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x0F82	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x0F84	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x0F86	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0F88	0x4284    CMP	R4, R0
0x0F8A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x0F8C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x0F8E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0F92	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x0F96	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x0F98	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0F9A	0xEA060107  AND	R1, R6, R7, LSL #0
0x0F9E	0xB2C9    UXTB	R1, R1
0x0FA0	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x0FA2	0x4952    LDR	R1, [PC, #328]
0x0FA4	0x8809    LDRH	R1, [R1, #0]
0x0FA6	0xF88D6004  STRB	R6, [SP, #4]
0x0FAA	0xF8CD8008  STR	R8, [SP, #8]
0x0FAE	0xF88D700C  STRB	R7, [SP, #12]
0x0FB2	0xF88D200D  STRB	R2, [SP, #13]
0x0FB6	0xF8AD300E  STRH	R3, [SP, #14]
0x0FBA	0xF88D0010  STRB	R0, [SP, #16]
0x0FBE	0xF8AD5012  STRH	R5, [SP, #18]
0x0FC2	0xF88D4014  STRB	R4, [SP, #20]
0x0FC6	0xB28A    UXTH	R2, R1
0x0FC8	0xB219    SXTH	R1, R3
0x0FCA	0xB228    SXTH	R0, R5
0x0FCC	0xF7FFFB62  BL	_TFT_Dot+0
0x0FD0	0xF89D4014  LDRB	R4, [SP, #20]
0x0FD4	0xF8BD5012  LDRH	R5, [SP, #18]
0x0FD8	0xF89D0010  LDRB	R0, [SP, #16]
0x0FDC	0xF8BD300E  LDRH	R3, [SP, #14]
0x0FE0	0xF89D200D  LDRB	R2, [SP, #13]
0x0FE4	0xF89D700C  LDRB	R7, [SP, #12]
0x0FE8	0xF8DD8008  LDR	R8, [SP, #8]
0x0FEC	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x0FF0	0x1C6D    ADDS	R5, R5, #1
0x0FF2	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x0FF4	0x0079    LSLS	R1, R7, #1
0x0FF6	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x0FF8	0x1C64    ADDS	R4, R4, #1
0x0FFA	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0FFC	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x0FFE	0x1C5B    ADDS	R3, R3, #1
0x1000	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x1002	0x1C52    ADDS	R2, R2, #1
0x1004	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x1006	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x1008	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x100A	0x4934    LDR	R1, [PC, #208]
0x100C	0x7809    LDRB	R1, [R1, #0]
0x100E	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x1010	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x1012	0x4935    LDR	R1, [PC, #212]
0x1014	0x800A    STRH	R2, [R1, #0]
0x1016	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x1018	0x4931    LDR	R1, [PC, #196]
0x101A	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x101C	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x101E	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x1020	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x1022	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x1024	0x492F    LDR	R1, [PC, #188]
0x1026	0x8809    LDRH	R1, [R1, #0]
0x1028	0x428A    CMP	R2, R1
0x102A	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x102C	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x102E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x1030	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x1032	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1034	0x46A0    MOV	R8, R4
0x1036	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1038	0x4284    CMP	R4, R0
0x103A	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x103C	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x103E	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x1042	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x1046	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x1048	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x104A	0xEA060107  AND	R1, R6, R7, LSL #0
0x104E	0xB2C9    UXTB	R1, R1
0x1050	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x1052	0x4926    LDR	R1, [PC, #152]
0x1054	0x8809    LDRH	R1, [R1, #0]
0x1056	0xF88D6004  STRB	R6, [SP, #4]
0x105A	0xF8CD8008  STR	R8, [SP, #8]
0x105E	0xF88D700C  STRB	R7, [SP, #12]
0x1062	0xF88D200D  STRB	R2, [SP, #13]
0x1066	0xF8AD300E  STRH	R3, [SP, #14]
0x106A	0xF88D0010  STRB	R0, [SP, #16]
0x106E	0xF8AD5012  STRH	R5, [SP, #18]
0x1072	0xF88D4014  STRB	R4, [SP, #20]
0x1076	0xB28A    UXTH	R2, R1
0x1078	0xB229    SXTH	R1, R5
0x107A	0xB218    SXTH	R0, R3
0x107C	0xF7FFFB0A  BL	_TFT_Dot+0
0x1080	0xF89D4014  LDRB	R4, [SP, #20]
0x1084	0xF8BD5012  LDRH	R5, [SP, #18]
0x1088	0xF89D0010  LDRB	R0, [SP, #16]
0x108C	0xF8BD300E  LDRH	R3, [SP, #14]
0x1090	0xF89D200D  LDRB	R2, [SP, #13]
0x1094	0xF89D700C  LDRB	R7, [SP, #12]
0x1098	0xF8DD8008  LDR	R8, [SP, #8]
0x109C	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x10A0	0x1E6D    SUBS	R5, R5, #1
0x10A2	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x10A4	0x0079    LSLS	R1, R7, #1
0x10A6	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x10A8	0x1C64    ADDS	R4, R4, #1
0x10AA	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x10AC	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x10AE	0x1C5B    ADDS	R3, R3, #1
0x10B0	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x10B2	0x1C52    ADDS	R2, R2, #1
0x10B4	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x10B6	0x4644    MOV	R4, R8
0x10B8	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x10BA	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x10BC	0x4908    LDR	R1, [PC, #32]
0x10BE	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x10C0	0xF8DDE000  LDR	LR, [SP, #0]
0x10C4	0xB006    ADD	SP, SP, #24
0x10C6	0x4770    BX	LR
0x10C8	0x00042000  	__Lib_TFT_FontInitialized+0
0x10CC	0x33580000  	_TFT_defaultFont+0
0x10D0	0x00462000  	__Lib_TFT__fontFirstChar+0
0x10D4	0x004C2000  	__Lib_TFT__fontLastChar+0
0x10D8	0x00502000  	__Lib_TFT__font+0
0x10DC	0x004E2000  	__Lib_TFT_FontOrientation+0
0x10E0	0x00542000  	__Lib_TFT_y_cord+0
0x10E4	0x00562000  	__Lib_TFT__fontHeight+0
0x10E8	0x00582000  	__Lib_TFT_x_cord+0
0x10EC	0x005A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_draw_rectangle:
;cp_intro_screen_ctl.h, 213 :: 		void draw_rectangle(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x27B0	0xB081    SUB	SP, SP, #4
0x27B2	0xF8CDE000  STR	LR, [SP, #0]
0x27B6	0x4607    MOV	R7, R0
0x27B8	0x4688    MOV	R8, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 28 (R7)
; y_axis start address is: 32 (R8)
;cp_intro_screen_ctl.h, 215 :: 		TFT_SET_Brush(1, CL_BLACK, 0, 0, 0 ,0);
0x27BA	0x2300    MOVS	R3, #0
0x27BC	0x2200    MOVS	R2, #0
0x27BE	0xB408    PUSH	(R3)
0x27C0	0xB404    PUSH	(R2)
0x27C2	0x2300    MOVS	R3, #0
0x27C4	0x2200    MOVS	R2, #0
0x27C6	0xF2400100  MOVW	R1, #0
0x27CA	0x2001    MOVS	R0, #1
0x27CC	0xF7FFF8DA  BL	_TFT_Set_Brush+0
0x27D0	0xB002    ADD	SP, SP, #8
;cp_intro_screen_ctl.h, 216 :: 		TFT_Rectangle(x_axis, y_axis, x_axis+255, y_axis+15);   // 15 is miny to hide text
0x27D2	0xF108030F  ADD	R3, R8, #15
0x27D6	0xF20702FF  ADDW	R2, R7, #255
0x27DA	0xB21B    SXTH	R3, R3
0x27DC	0xB212    SXTH	R2, R2
0x27DE	0xFA0FF188  SXTH	R1, R8
; y_axis end address is: 32 (R8)
0x27E2	0xB238    SXTH	R0, R7
; x_axis end address is: 28 (R7)
0x27E4	0xF7FFFAF2  BL	_TFT_Rectangle+0
;cp_intro_screen_ctl.h, 219 :: 		}
L_end_draw_rectangle:
0x27E8	0xF8DDE000  LDR	LR, [SP, #0]
0x27EC	0xB001    ADD	SP, SP, #4
0x27EE	0x4770    BX	LR
; end of _draw_rectangle
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x1DCC	0xB088    SUB	SP, SP, #32
0x1DCE	0xF8CDE000  STR	LR, [SP, #0]
0x1DD2	0xF8AD0010  STRH	R0, [SP, #16]
0x1DD6	0xF8AD1014  STRH	R1, [SP, #20]
0x1DDA	0xF8AD2018  STRH	R2, [SP, #24]
0x1DDE	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x1DE2	0x4C8C    LDR	R4, [PC, #560]
0x1DE4	0x7824    LDRB	R4, [R4, #0]
0x1DE6	0x0865    LSRS	R5, R4, #1
0x1DE8	0xB2ED    UXTB	R5, R5
0x1DEA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1DEE	0x1B64    SUB	R4, R4, R5
0x1DF0	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x1DF2	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x1DF4	0x2C00    CMP	R4, #0
0x1DF6	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x1DF8	0x2300    MOVS	R3, #0
0x1DFA	0xB21B    SXTH	R3, R3
0x1DFC	0xB218    SXTH	R0, R3
0x1DFE	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x1E00	0x4C85    LDR	R4, [PC, #532]
0x1E02	0x8824    LDRH	R4, [R4, #0]
0x1E04	0x42A3    CMP	R3, R4
0x1E06	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x1E08	0x4C83    LDR	R4, [PC, #524]
0x1E0A	0x8824    LDRH	R4, [R4, #0]
0x1E0C	0x1E63    SUBS	R3, R4, #1
0x1E0E	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x1E10	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x1E12	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x1E14	0x4C7F    LDR	R4, [PC, #508]
0x1E16	0x7824    LDRB	R4, [R4, #0]
0x1E18	0x1E64    SUBS	R4, R4, #1
0x1E1A	0xB224    SXTH	R4, R4
0x1E1C	0x1065    ASRS	R5, R4, #1
0x1E1E	0xB22D    SXTH	R5, R5
0x1E20	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1E24	0x1964    ADDS	R4, R4, R5
0x1E26	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x1E28	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x1E2A	0x2C00    CMP	R4, #0
0x1E2C	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x1E2E	0x2500    MOVS	R5, #0
0x1E30	0xB22D    SXTH	R5, R5
0x1E32	0xB229    SXTH	R1, R5
0x1E34	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x1E36	0x4C78    LDR	R4, [PC, #480]
0x1E38	0x8824    LDRH	R4, [R4, #0]
0x1E3A	0x42A5    CMP	R5, R4
0x1E3C	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x1E3E	0x4C76    LDR	R4, [PC, #472]
0x1E40	0x8824    LDRH	R4, [R4, #0]
0x1E42	0x1E65    SUBS	R5, R4, #1
0x1E44	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x1E46	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x1E48	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x1E4A	0x4C72    LDR	R4, [PC, #456]
0x1E4C	0x7824    LDRB	R4, [R4, #0]
0x1E4E	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x1E50	0xF8AD1004  STRH	R1, [SP, #4]
0x1E54	0xF8AD0006  STRH	R0, [SP, #6]
0x1E58	0xF9BD2014  LDRSH	R2, [SP, #20]
0x1E5C	0xF7FFFCA6  BL	_TFT_H_Line+0
0x1E60	0xF9BD0006  LDRSH	R0, [SP, #6]
0x1E64	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x1E68	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x1E6C	0xF7FFFC9E  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x1E70	0xF9BD2010  LDRSH	R2, [SP, #16]
0x1E74	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1E78	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1E7C	0xF7FFFC1C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x1E80	0xF9BD2018  LDRSH	R2, [SP, #24]
0x1E84	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1E88	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1E8C	0xF7FFFC14  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x1E90	0x4C62    LDR	R4, [PC, #392]
0x1E92	0x7824    LDRB	R4, [R4, #0]
0x1E94	0x2C00    CMP	R4, #0
0x1E96	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x1E9A	0x4C61    LDR	R4, [PC, #388]
0x1E9C	0x8824    LDRH	R4, [R4, #0]
0x1E9E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x1EA2	0x4F5C    LDR	R7, [PC, #368]
0x1EA4	0x783C    LDRB	R4, [R7, #0]
0x1EA6	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x1EAA	0x463C    MOV	R4, R7
0x1EAC	0x7824    LDRB	R4, [R4, #0]
0x1EAE	0x1C64    ADDS	R4, R4, #1
0x1EB0	0xB224    SXTH	R4, R4
0x1EB2	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x1EB4	0xB2B5    UXTH	R5, R6
0x1EB6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1EBA	0x1964    ADDS	R4, R4, R5
0x1EBC	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x1EC0	0xB2B5    UXTH	R5, R6
0x1EC2	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1EC6	0x1964    ADDS	R4, R4, R5
0x1EC8	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x1ECC	0x463C    MOV	R4, R7
0x1ECE	0x7824    LDRB	R4, [R4, #0]
0x1ED0	0x1CA4    ADDS	R4, R4, #2
0x1ED2	0xB224    SXTH	R4, R4
0x1ED4	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x1ED6	0xB2B5    UXTH	R5, R6
0x1ED8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1EDC	0x1B64    SUB	R4, R4, R5
0x1EDE	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x1EE2	0xB2B5    UXTH	R5, R6
0x1EE4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1EE8	0x1B64    SUB	R4, R4, R5
0x1EEA	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x1EEE	0x4C4D    LDR	R4, [PC, #308]
0x1EF0	0x7824    LDRB	R4, [R4, #0]
0x1EF2	0x2C00    CMP	R4, #0
0x1EF4	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x1EF8	0x4C4B    LDR	R4, [PC, #300]
0x1EFA	0x7824    LDRB	R4, [R4, #0]
0x1EFC	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x1EFE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1F02	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x1F06	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1F0A	0xF8BD400A  LDRH	R4, [SP, #10]
0x1F0E	0x42AC    CMP	R4, R5
0x1F10	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x1F12	0xF9BD5014  LDRSH	R5, [SP, #20]
0x1F16	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1F1A	0x1B67    SUB	R7, R4, R5
0x1F1C	0xF9BD5014  LDRSH	R5, [SP, #20]
0x1F20	0xF8BD400A  LDRH	R4, [SP, #10]
0x1F24	0x1B66    SUB	R6, R4, R5
0x1F26	0x4C41    LDR	R4, [PC, #260]
0x1F28	0x8825    LDRH	R5, [R4, #0]
0x1F2A	0x4C41    LDR	R4, [PC, #260]
0x1F2C	0x8824    LDRH	R4, [R4, #0]
0x1F2E	0xB2BB    UXTH	R3, R7
0x1F30	0xB2B2    UXTH	R2, R6
0x1F32	0xB2A9    UXTH	R1, R5
0x1F34	0xB2A0    UXTH	R0, R4
0x1F36	0xF7FFFB5F  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x1F3A	0x2101    MOVS	R1, #1
0x1F3C	0xF7FFFD42  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x1F40	0xF8BD200A  LDRH	R2, [SP, #10]
0x1F44	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1F48	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1F4C	0xF7FFFC2E  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x1F50	0xF8BD400A  LDRH	R4, [SP, #10]
0x1F54	0x1C64    ADDS	R4, R4, #1
0x1F56	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x1F5A	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x1F5C	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x1F5E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1F62	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x1F66	0xF9BD5018  LDRSH	R5, [SP, #24]
0x1F6A	0xF8BD4008  LDRH	R4, [SP, #8]
0x1F6E	0x42AC    CMP	R4, R5
0x1F70	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x1F72	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1F76	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1F7A	0x1B67    SUB	R7, R4, R5
0x1F7C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1F80	0xF8BD4008  LDRH	R4, [SP, #8]
0x1F84	0x1B66    SUB	R6, R4, R5
0x1F86	0x4C29    LDR	R4, [PC, #164]
0x1F88	0x8825    LDRH	R5, [R4, #0]
0x1F8A	0x4C29    LDR	R4, [PC, #164]
0x1F8C	0x8824    LDRH	R4, [R4, #0]
0x1F8E	0xB2BB    UXTH	R3, R7
0x1F90	0xB2B2    UXTH	R2, R6
0x1F92	0xB2A9    UXTH	R1, R5
0x1F94	0xB2A0    UXTH	R0, R4
0x1F96	0xF7FFFB2F  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x1F9A	0x2101    MOVS	R1, #1
0x1F9C	0xF7FFFD12  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x1FA0	0xF8BD2008  LDRH	R2, [SP, #8]
0x1FA4	0xF9BD101C  LDRSH	R1, [SP, #28]
0x1FA8	0xF9BD0014  LDRSH	R0, [SP, #20]
0x1FAC	0xF7FFFB84  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x1FB0	0xF8BD4008  LDRH	R4, [SP, #8]
0x1FB4	0x1C64    ADDS	R4, R4, #1
0x1FB6	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x1FBA	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x1FBC	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x1FBE	0x4C1D    LDR	R4, [PC, #116]
0x1FC0	0x8824    LDRH	R4, [R4, #0]
0x1FC2	0x2101    MOVS	R1, #1
0x1FC4	0xB2A0    UXTH	R0, R4
0x1FC6	0xF7FFFCFD  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x1FCA	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1FCE	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x1FD2	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1FD6	0xF8BD400A  LDRH	R4, [SP, #10]
0x1FDA	0x42AC    CMP	R4, R5
0x1FDC	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x1FDE	0xF8BD200A  LDRH	R2, [SP, #10]
0x1FE2	0xF9BD1018  LDRSH	R1, [SP, #24]
0x1FE6	0xF9BD0010  LDRSH	R0, [SP, #16]
0x1FEA	0xF7FFFBDF  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x1FEE	0xF8BD400A  LDRH	R4, [SP, #10]
0x1FF2	0x1C64    ADDS	R4, R4, #1
0x1FF4	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x1FF8	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x1FFA	0xF8BD500C  LDRH	R5, [SP, #12]
0x1FFE	0x4C08    LDR	R4, [PC, #32]
0x2000	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x2002	0xF89D500E  LDRB	R5, [SP, #14]
0x2006	0x4C03    LDR	R4, [PC, #12]
0x2008	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x200A	0xF8DDE000  LDR	LR, [SP, #0]
0x200E	0xB008    ADD	SP, SP, #32
0x2010	0x4770    BX	LR
0x2012	0xBF00    NOP
0x2014	0x00652000  	__Lib_TFT_PenWidth+0
0x2018	0x002C2000  	_TFT_DISP_WIDTH+0
0x201C	0x00602000  	__Lib_TFT_BrushEnabled+0
0x2020	0x006A2000  	__Lib_TFT_PenColor+0
0x2024	0x00612000  	__Lib_TFT_GradientEnabled+0
0x2028	0x00642000  	__Lib_TFT_GradientOrientation+0
0x202C	0x00682000  	__Lib_TFT_GradColorTo+0
0x2030	0x00662000  	__Lib_TFT_GradColorFrom+0
0x2034	0x00622000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x17AC	0xB086    SUB	SP, SP, #24
0x17AE	0xF8CDE000  STR	LR, [SP, #0]
0x17B2	0xF8AD000C  STRH	R0, [SP, #12]
0x17B6	0xF8AD1010  STRH	R1, [SP, #16]
0x17BA	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x17BE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x17C2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17C6	0x42A3    CMP	R3, R4
0x17C8	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x17CA	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x17CE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x17D2	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x17D6	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x17DA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17DE	0x2B00    CMP	R3, #0
0x17E0	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x17E2	0x2300    MOVS	R3, #0
0x17E4	0xB21B    SXTH	R3, R3
0x17E6	0xF8AD300C  STRH	R3, [SP, #12]
0x17EA	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x17EC	0x4B4B    LDR	R3, [PC, #300]
0x17EE	0x881C    LDRH	R4, [R3, #0]
0x17F0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17F4	0x42A3    CMP	R3, R4
0x17F6	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x17F8	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x17FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x17FE	0x2B00    CMP	R3, #0
0x1800	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x1802	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x1804	0x4B45    LDR	R3, [PC, #276]
0x1806	0x881C    LDRH	R4, [R3, #0]
0x1808	0xF9BD3010  LDRSH	R3, [SP, #16]
0x180C	0x42A3    CMP	R3, R4
0x180E	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x1810	0x4B42    LDR	R3, [PC, #264]
0x1812	0x881B    LDRH	R3, [R3, #0]
0x1814	0x1E5B    SUBS	R3, R3, #1
0x1816	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x181A	0x2301    MOVS	R3, #1
0x181C	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x1820	0x4B3F    LDR	R3, [PC, #252]
0x1822	0x781C    LDRB	R4, [R3, #0]
0x1824	0xF89D3008  LDRB	R3, [SP, #8]
0x1828	0x42A3    CMP	R3, R4
0x182A	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x182E	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x1832	0xF0000301  AND	R3, R0, #1
0x1836	0xB21B    SXTH	R3, R3
0x1838	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x183A	0x4241    RSBS	R1, R0, #0
0x183C	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x183E	0xB208    SXTH	R0, R1
0x1840	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x1842	0x1044    ASRS	R4, R0, #1
0x1844	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x1846	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x1848	0xF9BD3014  LDRSH	R3, [SP, #20]
0x184C	0x191B    ADDS	R3, R3, R4
0x184E	0xB21B    SXTH	R3, R3
0x1850	0x2B00    CMP	R3, #0
0x1852	0xDB08    BLT	L__TFT_H_Line954
0x1854	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1858	0x185C    ADDS	R4, R3, R1
0x185A	0xB224    SXTH	R4, R4
0x185C	0x4B31    LDR	R3, [PC, #196]
0x185E	0x881B    LDRH	R3, [R3, #0]
0x1860	0x429C    CMP	R4, R3
0x1862	0xD200    BCS	L__TFT_H_Line953
0x1864	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x1866	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x1868	0x4B2F    LDR	R3, [PC, #188]
0x186A	0x781B    LDRB	R3, [R3, #0]
0x186C	0x2B00    CMP	R3, #0
0x186E	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x1870	0x2400    MOVS	R4, #0
0x1872	0xB264    SXTB	R4, R4
0x1874	0x4B2D    LDR	R3, [PC, #180]
0x1876	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x1878	0xF000FC6A  BL	__Lib_TFT_Is_SSD1963_Set+0
0x187C	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x187E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1882	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x1884	0xB2A3    UXTH	R3, R4
0x1886	0xF9BD2010  LDRSH	R2, [SP, #16]
0x188A	0xB2A1    UXTH	R1, R4
0x188C	0xF9BD000C  LDRSH	R0, [SP, #12]
0x1890	0x4C27    LDR	R4, [PC, #156]
0x1892	0x6824    LDR	R4, [R4, #0]
0x1894	0x47A0    BLX	R4
0x1896	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x1898	0xF9BD3014  LDRSH	R3, [SP, #20]
0x189C	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x189E	0xB2A1    UXTH	R1, R4
0x18A0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x18A4	0x4C23    LDR	R4, [PC, #140]
0x18A6	0x6824    LDR	R4, [R4, #0]
0x18A8	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x18AA	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x18AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x18B2	0x4298    CMP	R0, R3
0x18B4	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x18B6	0x4B20    LDR	R3, [PC, #128]
0x18B8	0x881C    LDRH	R4, [R3, #0]
0x18BA	0xF8AD0004  STRH	R0, [SP, #4]
0x18BE	0xB2A0    UXTH	R0, R4
0x18C0	0x4C1E    LDR	R4, [PC, #120]
0x18C2	0x6824    LDR	R4, [R4, #0]
0x18C4	0x47A0    BLX	R4
0x18C6	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x18CA	0x1C41    ADDS	R1, R0, #1
0x18CC	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x18CE	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x18D0	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x18D2	0x2401    MOVS	R4, #1
0x18D4	0xB264    SXTB	R4, R4
0x18D6	0x4B15    LDR	R3, [PC, #84]
0x18D8	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x18DA	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x18DC	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x18E0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x18E4	0x4298    CMP	R0, R3
0x18E6	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x18E8	0x4B13    LDR	R3, [PC, #76]
0x18EA	0x881B    LDRH	R3, [R3, #0]
0x18EC	0xF8AD0004  STRH	R0, [SP, #4]
0x18F0	0xB29A    UXTH	R2, R3
0x18F2	0xF9BD1014  LDRSH	R1, [SP, #20]
0x18F6	0xB200    SXTH	R0, R0
0x18F8	0xF7FEFECC  BL	_TFT_Dot+0
0x18FC	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x1900	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x1902	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x1904	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1906	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x1908	0xF89D3008  LDRB	R3, [SP, #8]
0x190C	0x1C5B    ADDS	R3, R3, #1
0x190E	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x1912	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x1914	0xF8DDE000  LDR	LR, [SP, #0]
0x1918	0xB006    ADD	SP, SP, #24
0x191A	0x4770    BX	LR
0x191C	0x002C2000  	_TFT_DISP_WIDTH+0
0x1920	0x00652000  	__Lib_TFT_PenWidth+0
0x1924	0x002E2000  	_TFT_DISP_HEIGHT+0
0x1928	0x00012000  	__Lib_TFT___no_acceleration+0
0x192C	0x01BC4223  	TFT_CS+0
0x1930	0x00302000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1934	0x00342000  	_TFT_Set_Address_Ptr+0
0x1938	0x006A2000  	__Lib_TFT_PenColor+0
0x193C	0x00382000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x16B8	0xB086    SUB	SP, SP, #24
0x16BA	0xF8CDE000  STR	LR, [SP, #0]
0x16BE	0xF8AD1004  STRH	R1, [SP, #4]
0x16C2	0xB201    SXTH	R1, R0
0x16C4	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x16C8	0x4281    CMP	R1, R0
0x16CA	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x16CC	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x16CE	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x16D0	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x16D2	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x16D4	0x2900    CMP	R1, #0
0x16D6	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x16D8	0x2100    MOVS	R1, #0
0x16DA	0xB209    SXTH	R1, R1
0x16DC	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x16DE	0x4B2F    LDR	R3, [PC, #188]
0x16E0	0x881B    LDRH	R3, [R3, #0]
0x16E2	0x4299    CMP	R1, R3
0x16E4	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x16E6	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x16E8	0x2800    CMP	R0, #0
0x16EA	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x16EC	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x16EE	0x4B2B    LDR	R3, [PC, #172]
0x16F0	0x881B    LDRH	R3, [R3, #0]
0x16F2	0x4298    CMP	R0, R3
0x16F4	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x16F6	0x4B29    LDR	R3, [PC, #164]
0x16F8	0x881B    LDRH	R3, [R3, #0]
0x16FA	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x16FC	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x16FE	0xB203    SXTH	R3, R0
0x1700	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x1702	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x1704	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x1706	0xB215    SXTH	R5, R2
0x1708	0xB20A    SXTH	R2, R1
0x170A	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x170C	0x4B24    LDR	R3, [PC, #144]
0x170E	0x781B    LDRB	R3, [R3, #0]
0x1710	0x4298    CMP	R0, R3
0x1712	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x1714	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x1716	0xF0040301  AND	R3, R4, #1
0x171A	0xB21B    SXTH	R3, R3
0x171C	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x171E	0x4264    RSBS	R4, R4, #0
0x1720	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x1722	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x1724	0x1063    ASRS	R3, R4, #1
0x1726	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x1728	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x172A	0x18EB    ADDS	R3, R5, R3
0x172C	0xB21B    SXTH	R3, R3
0x172E	0x2B00    CMP	R3, #0
0x1730	0xDB06    BLT	L__TFT_V_Line958
0x1732	0x19AC    ADDS	R4, R5, R6
0x1734	0xB224    SXTH	R4, R4
0x1736	0x4B1B    LDR	R3, [PC, #108]
0x1738	0x881B    LDRH	R3, [R3, #0]
0x173A	0x429C    CMP	R4, R3
0x173C	0xD200    BCS	L__TFT_V_Line957
0x173E	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x1740	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x1742	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x1744	0x428F    CMP	R7, R1
0x1746	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x1748	0x4B17    LDR	R3, [PC, #92]
0x174A	0x881C    LDRH	R4, [R3, #0]
0x174C	0x19AB    ADDS	R3, R5, R6
0x174E	0xF88D0004  STRB	R0, [SP, #4]
0x1752	0xF8AD1008  STRH	R1, [SP, #8]
0x1756	0xF8AD200C  STRH	R2, [SP, #12]
0x175A	0xF8AD5010  STRH	R5, [SP, #16]
0x175E	0xF8AD6012  STRH	R6, [SP, #18]
0x1762	0xF8AD7014  STRH	R7, [SP, #20]
0x1766	0xB2A2    UXTH	R2, R4
0x1768	0xB239    SXTH	R1, R7
0x176A	0xB218    SXTH	R0, R3
0x176C	0xF7FEFF92  BL	_TFT_Dot+0
0x1770	0xF8BD7014  LDRH	R7, [SP, #20]
0x1774	0xF9BD6012  LDRSH	R6, [SP, #18]
0x1778	0xF9BD5010  LDRSH	R5, [SP, #16]
0x177C	0xF9BD200C  LDRSH	R2, [SP, #12]
0x1780	0xF9BD1008  LDRSH	R1, [SP, #8]
0x1784	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x1788	0x1C7F    ADDS	R7, R7, #1
0x178A	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x178C	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x178E	0x1C40    ADDS	R0, R0, #1
0x1790	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x1792	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x1794	0xF8DDE000  LDR	LR, [SP, #0]
0x1798	0xB006    ADD	SP, SP, #24
0x179A	0x4770    BX	LR
0x179C	0x002E2000  	_TFT_DISP_HEIGHT+0
0x17A0	0x00652000  	__Lib_TFT_PenWidth+0
0x17A4	0x002C2000  	_TFT_DISP_WIDTH+0
0x17A8	0x006A2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x15F8	0xB083    SUB	SP, SP, #12
0x15FA	0xF8CDE000  STR	LR, [SP, #0]
0x15FE	0xB287    UXTH	R7, R0
0x1600	0xFA1FF881  UXTH	R8, R1
0x1604	0xFA1FF982  UXTH	R9, R2
0x1608	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x160C	0xF1B90F00  CMP	R9, #0
0x1610	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x1612	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1614	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1616	0x45D1    CMP	R9, R10
0x1618	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x161A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x161E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x1620	0xAE02    ADD	R6, SP, #8
0x1622	0xF10D0506  ADD	R5, SP, #6
0x1626	0xAC01    ADD	R4, SP, #4
0x1628	0x4633    MOV	R3, R6
0x162A	0x462A    MOV	R2, R5
0x162C	0x4621    MOV	R1, R4
0x162E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x1630	0xF7FEFFC6  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x1634	0xF10D0609  ADD	R6, SP, #9
0x1638	0xF10D0507  ADD	R5, SP, #7
0x163C	0xF10D0405  ADD	R4, SP, #5
0x1640	0x4633    MOV	R3, R6
0x1642	0x462A    MOV	R2, R5
0x1644	0x4621    MOV	R1, R4
0x1646	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x164A	0xF7FEFFB9  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x164E	0xFA1FF689  UXTH	R6, R9
0x1652	0xF89D5005  LDRB	R5, [SP, #5]
0x1656	0xF89D4004  LDRB	R4, [SP, #4]
0x165A	0x1B2C    SUB	R4, R5, R4
0x165C	0xB224    SXTH	R4, R4
0x165E	0x4374    MULS	R4, R6, R4
0x1660	0xFB94F5FA  SDIV	R5, R4, R10
0x1664	0xF89D4004  LDRB	R4, [SP, #4]
0x1668	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x166C	0xFA1FF689  UXTH	R6, R9
0x1670	0xF89D5007  LDRB	R5, [SP, #7]
0x1674	0xF89D4006  LDRB	R4, [SP, #6]
0x1678	0x1B2C    SUB	R4, R5, R4
0x167A	0xB224    SXTH	R4, R4
0x167C	0x4374    MULS	R4, R6, R4
0x167E	0xFB94F5FA  SDIV	R5, R4, R10
0x1682	0xF89D4006  LDRB	R4, [SP, #6]
0x1686	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x1688	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x168C	0xF89D5009  LDRB	R5, [SP, #9]
0x1690	0xF89D4008  LDRB	R4, [SP, #8]
0x1694	0x1B2C    SUB	R4, R5, R4
0x1696	0xB224    SXTH	R4, R4
0x1698	0x4374    MULS	R4, R6, R4
0x169A	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x169E	0xF89D4008  LDRB	R4, [SP, #8]
0x16A2	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x16A4	0xB2E2    UXTB	R2, R4
0x16A6	0xB2F9    UXTB	R1, R7
0x16A8	0xFA5FF088  UXTB	R0, R8
0x16AC	0xF7FEFF76  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x16B0	0xF8DDE000  LDR	LR, [SP, #0]
0x16B4	0xB003    ADD	SP, SP, #12
0x16B6	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x05C0	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x05C2	0x0AC4    LSRS	R4, R0, #11
0x05C4	0xB2A4    UXTH	R4, R4
0x05C6	0x00E4    LSLS	R4, R4, #3
0x05C8	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x05CA	0x0944    LSRS	R4, R0, #5
0x05CC	0xB2A4    UXTH	R4, R4
0x05CE	0x00A4    LSLS	R4, R4, #2
0x05D0	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x05D2	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x05D4	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x05D6	0xB001    ADD	SP, SP, #4
0x05D8	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x059C	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x059E	0x08C3    LSRS	R3, R0, #3
0x05A0	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x05A2	0x02DC    LSLS	R4, R3, #11
0x05A4	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x05A6	0x088B    LSRS	R3, R1, #2
0x05A8	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x05AA	0x015B    LSLS	R3, R3, #5
0x05AC	0xB29B    UXTH	R3, R3
0x05AE	0x431C    ORRS	R4, R3
0x05B0	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x05B2	0x08D3    LSRS	R3, R2, #3
0x05B4	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x05B6	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x05BA	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x05BC	0xB001    ADD	SP, SP, #4
0x05BE	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_draw_intro_screen:
;cp_intro_screen_ctl.h, 223 :: 		void draw_intro_screen(uint32_t x_axis, uint32_t y_axis) {
; y_axis start address is: 4 (R1)
; x_axis start address is: 0 (R0)
0x27F0	0xB081    SUB	SP, SP, #4
0x27F2	0xF8CDE000  STR	LR, [SP, #0]
0x27F6	0x4605    MOV	R5, R0
0x27F8	0x460E    MOV	R6, R1
; y_axis end address is: 4 (R1)
; x_axis end address is: 0 (R0)
; x_axis start address is: 20 (R5)
; y_axis start address is: 24 (R6)
;cp_intro_screen_ctl.h, 228 :: 		TFT_Set_Font(TFT_defaultFont, CL_YELLOW, FO_HORIZONTAL );
0x27FA	0x2200    MOVS	R2, #0
0x27FC	0xF64F71E0  MOVW	R1, #65504
0x2800	0x480B    LDR	R0, [PC, #44]
0x2802	0xF7FFFCAD  BL	_TFT_Set_Font+0
;cp_intro_screen_ctl.h, 231 :: 		TFT_Write_Text(&pub_msg, x_axis, y_axis);
0x2806	0xB2B2    UXTH	R2, R6
; y_axis end address is: 24 (R6)
0x2808	0xB2A9    UXTH	R1, R5
; x_axis end address is: 20 (R5)
0x280A	0x480A    LDR	R0, [PC, #40]
0x280C	0xF7FFFC2C  BL	_TFT_Write_Text+0
;cp_intro_screen_ctl.h, 235 :: 		Delay_ms(10);
0x2810	0xF24D47BF  MOVW	R7, #54463
0x2814	0xF2C00701  MOVT	R7, #1
L_draw_intro_screen41:
0x2818	0x1E7F    SUBS	R7, R7, #1
0x281A	0xD1FD    BNE	L_draw_intro_screen41
0x281C	0xBF00    NOP
0x281E	0xBF00    NOP
0x2820	0xBF00    NOP
0x2822	0xBF00    NOP
0x2824	0xBF00    NOP
;cp_intro_screen_ctl.h, 237 :: 		}
L_end_draw_intro_screen:
0x2826	0xF8DDE000  LDR	LR, [SP, #0]
0x282A	0xB001    ADD	SP, SP, #4
0x282C	0x4770    BX	LR
0x282E	0xBF00    NOP
0x2830	0x33580000  	_TFT_defaultFont+0
0x2834	0x3BF00000  	_pub_msg+0
; end of _draw_intro_screen
_rand_num_gen:
;P7_final_project_main.c, 217 :: 		uint32_t rand_num_gen() {
0x2AA0	0xB081    SUB	SP, SP, #4
;P7_final_project_main.c, 218 :: 		uint32_t ret = 0;
;P7_final_project_main.c, 219 :: 		ret = TIM2_CNT % 100;
0x2AA2	0x4804    LDR	R0, [PC, #16]
0x2AA4	0x6802    LDR	R2, [R0, #0]
0x2AA6	0x2164    MOVS	R1, #100
0x2AA8	0xFBB2F0F1  UDIV	R0, R2, R1
0x2AAC	0xFB012010  MLS	R0, R1, R0, R2
;P7_final_project_main.c, 220 :: 		return ret ;
;P7_final_project_main.c, 221 :: 		}
L_end_rand_num_gen:
0x2AB0	0xB001    ADD	SP, SP, #4
0x2AB2	0x4770    BX	LR
0x2AB4	0x00244000  	TIM2_CNT+0
; end of _rand_num_gen
_debug:
;P7_final_project_main.c, 208 :: 		void debug(uint32_t value) {
; value start address is: 0 (R0)
0x2AD0	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;P7_final_project_main.c, 209 :: 		Delay_ms(1);
0x2AD2	0xF64267DF  MOVW	R7, #11999
0x2AD6	0xF2C00700  MOVT	R7, #0
L_debug52:
0x2ADA	0x1E7F    SUBS	R7, R7, #1
0x2ADC	0xD1FD    BNE	L_debug52
0x2ADE	0xBF00    NOP
0x2AE0	0xBF00    NOP
0x2AE2	0xBF00    NOP
0x2AE4	0xBF00    NOP
0x2AE6	0xBF00    NOP
;P7_final_project_main.c, 210 :: 		USART1_DR = 0xD;
0x2AE8	0x220D    MOVS	R2, #13
0x2AEA	0x490F    LDR	R1, [PC, #60]
0x2AEC	0x600A    STR	R2, [R1, #0]
;P7_final_project_main.c, 211 :: 		Delay_ms(1);
0x2AEE	0xF64267DF  MOVW	R7, #11999
0x2AF2	0xF2C00700  MOVT	R7, #0
0x2AF6	0xBF00    NOP
0x2AF8	0xBF00    NOP
L_debug54:
0x2AFA	0x1E7F    SUBS	R7, R7, #1
0x2AFC	0xD1FD    BNE	L_debug54
0x2AFE	0xBF00    NOP
0x2B00	0xBF00    NOP
0x2B02	0xBF00    NOP
;P7_final_project_main.c, 212 :: 		USART1_DR=0xA;
0x2B04	0x220A    MOVS	R2, #10
0x2B06	0x4908    LDR	R1, [PC, #32]
0x2B08	0x600A    STR	R2, [R1, #0]
;P7_final_project_main.c, 213 :: 		Delay_ms(1);
0x2B0A	0xF64267DF  MOVW	R7, #11999
0x2B0E	0xF2C00700  MOVT	R7, #0
L_debug56:
0x2B12	0x1E7F    SUBS	R7, R7, #1
0x2B14	0xD1FD    BNE	L_debug56
0x2B16	0xBF00    NOP
0x2B18	0xBF00    NOP
0x2B1A	0xBF00    NOP
0x2B1C	0xBF00    NOP
0x2B1E	0xBF00    NOP
;P7_final_project_main.c, 214 :: 		USART1_DR = value;
0x2B20	0x4901    LDR	R1, [PC, #4]
0x2B22	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
;P7_final_project_main.c, 215 :: 		}
L_end_debug:
0x2B24	0xB001    ADD	SP, SP, #4
0x2B26	0x4770    BX	LR
0x2B28	0x38044001  	USART1_DR+0
; end of _debug
_load_game_screen:
;cp_game_ctl.h, 9 :: 		void load_game_screen() {
0x2BA8	0xB084    SUB	SP, SP, #16
0x2BAA	0xF8CDE000  STR	LR, [SP, #0]
;cp_game_ctl.h, 10 :: 		uint32_t x_axis = 0;
0x2BAE	0xF10D0B04  ADD	R11, SP, #4
0x2BB2	0xF10B0A0C  ADD	R10, R11, #12
0x2BB6	0xF8DFC068  LDR	R12, [PC, #104]
0x2BBA	0xF7FFFF7D  BL	___CC2DW+0
;cp_game_ctl.h, 11 :: 		uint32_t y_axis = 0;
;cp_game_ctl.h, 12 :: 		uint32_t pixel_s = 16;
;cp_game_ctl.h, 14 :: 		set_cur_screen_run_flag(TRUE);
0x2BBE	0x2001    MOVS	R0, #1
0x2BC0	0xF7FFFFEA  BL	_set_cur_screen_run_flag+0
;cp_game_ctl.h, 16 :: 		TFT_Fill_Screen(CL_NAVY);
0x2BC4	0xF2400010  MOVW	R0, #16
0x2BC8	0xF7FFFE94  BL	_TFT_Fill_Screen+0
;cp_game_ctl.h, 17 :: 		TFT_SET_PEN(CL_BLACK, 2);
0x2BCC	0x2102    MOVS	R1, #2
0x2BCE	0xF2400000  MOVW	R0, #0
0x2BD2	0xF7FEFEF7  BL	_TFT_Set_Pen+0
;cp_game_ctl.h, 18 :: 		TFT_SET_Brush(1, CL_AQUA, 0, 0 , 0 ,0);
0x2BD6	0x2100    MOVS	R1, #0
0x2BD8	0x2000    MOVS	R0, #0
0x2BDA	0xB402    PUSH	(R1)
0x2BDC	0xB401    PUSH	(R0)
0x2BDE	0x2300    MOVS	R3, #0
0x2BE0	0x2200    MOVS	R2, #0
0x2BE2	0xF64071FF  MOVW	R1, #4095
0x2BE6	0x2001    MOVS	R0, #1
0x2BE8	0xF7FEFECC  BL	_TFT_Set_Brush+0
0x2BEC	0xB002    ADD	SP, SP, #8
;cp_game_ctl.h, 19 :: 		TFT_Rectangle(x_axis,y_axis, pixel_s,pixel_s);
0x2BEE	0x9B03    LDR	R3, [SP, #12]
0x2BF0	0x9A03    LDR	R2, [SP, #12]
0x2BF2	0x9902    LDR	R1, [SP, #8]
0x2BF4	0x9801    LDR	R0, [SP, #4]
0x2BF6	0xF7FFF8E9  BL	_TFT_Rectangle+0
;cp_game_ctl.h, 20 :: 		TFT_Rectangle(pixel_s*1 , pixel_s*0 , pixel_s*2,pixel_s*1);
0x2BFA	0x9803    LDR	R0, [SP, #12]
0x2BFC	0x0040    LSLS	R0, R0, #1
0x2BFE	0x9B03    LDR	R3, [SP, #12]
0x2C00	0xB202    SXTH	R2, R0
0x2C02	0xF2400100  MOVW	R1, #0
0x2C06	0xB209    SXTH	R1, R1
0x2C08	0x9803    LDR	R0, [SP, #12]
0x2C0A	0xF7FFF8DF  BL	_TFT_Rectangle+0
;cp_game_ctl.h, 22 :: 		while (cur_screen_run_flag == TRUE) {};
L_load_game_screen43:
0x2C0E	0x4805    LDR	R0, [PC, #20]
0x2C10	0x7800    LDRB	R0, [R0, #0]
0x2C12	0x2801    CMP	R0, #1
0x2C14	0xD100    BNE	L_load_game_screen44
0x2C16	0xE7FA    B	L_load_game_screen43
L_load_game_screen44:
;cp_game_ctl.h, 25 :: 		}
L_end_load_game_screen:
0x2C18	0xF8DDE000  LDR	LR, [SP, #0]
0x2C1C	0xB004    ADD	SP, SP, #16
0x2C1E	0x4770    BX	LR
0x2C20	0x3C300000  	?ICSload_game_screen_x_axis_L0+0
0x2C24	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _load_game_screen
_set_cur_screen_run_flag:
;cp_intro_screen_ctl.h, 46 :: 		void set_cur_screen_run_flag(uint8_t run_flag) {
; run_flag start address is: 0 (R0)
0x2B98	0xB081    SUB	SP, SP, #4
; run_flag end address is: 0 (R0)
; run_flag start address is: 0 (R0)
;cp_intro_screen_ctl.h, 47 :: 		cur_screen_run_flag = run_flag;
0x2B9A	0x4902    LDR	R1, [PC, #8]
0x2B9C	0x7008    STRB	R0, [R1, #0]
; run_flag end address is: 0 (R0)
;cp_intro_screen_ctl.h, 48 :: 		}
L_end_set_cur_screen_run_flag:
0x2B9E	0xB001    ADD	SP, SP, #4
0x2BA0	0x4770    BX	LR
0x2BA2	0xBF00    NOP
0x2BA4	0x00002000  	P7_final_project_main_cur_screen_run_flag+0
; end of _set_cur_screen_run_flag
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x3200	0xB081    SUB	SP, SP, #4
0x3202	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x3206	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x3208	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x320A	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x320C	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x320E	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x3212	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x3214	0x484A    LDR	R0, [PC, #296]
0x3216	0x1840    ADDS	R0, R0, R1
0x3218	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x321A	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x321E	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x3220	0xF64B3080  MOVW	R0, #48000
0x3224	0x4281    CMP	R1, R0
0x3226	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x3228	0x4846    LDR	R0, [PC, #280]
0x322A	0x6800    LDR	R0, [R0, #0]
0x322C	0xF0400102  ORR	R1, R0, #2
0x3230	0x4844    LDR	R0, [PC, #272]
0x3232	0x6001    STR	R1, [R0, #0]
0x3234	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x3236	0xF64550C0  MOVW	R0, #24000
0x323A	0x4285    CMP	R5, R0
0x323C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x323E	0x4841    LDR	R0, [PC, #260]
0x3240	0x6800    LDR	R0, [R0, #0]
0x3242	0xF0400101  ORR	R1, R0, #1
0x3246	0x483F    LDR	R0, [PC, #252]
0x3248	0x6001    STR	R1, [R0, #0]
0x324A	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x324C	0x483D    LDR	R0, [PC, #244]
0x324E	0x6801    LDR	R1, [R0, #0]
0x3250	0xF06F0007  MVN	R0, #7
0x3254	0x4001    ANDS	R1, R0
0x3256	0x483B    LDR	R0, [PC, #236]
0x3258	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x325A	0xF7FFFC67  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x325E	0x483A    LDR	R0, [PC, #232]
0x3260	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x3262	0x483A    LDR	R0, [PC, #232]
0x3264	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x3266	0x483A    LDR	R0, [PC, #232]
0x3268	0xEA020100  AND	R1, R2, R0, LSL #0
0x326C	0x4839    LDR	R0, [PC, #228]
0x326E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x3270	0xF0020001  AND	R0, R2, #1
0x3274	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x3276	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3278	0x4836    LDR	R0, [PC, #216]
0x327A	0x6800    LDR	R0, [R0, #0]
0x327C	0xF0000002  AND	R0, R0, #2
0x3280	0x2800    CMP	R0, #0
0x3282	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x3284	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3286	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x3288	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x328A	0xF4023080  AND	R0, R2, #65536
0x328E	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x3290	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x3292	0x4830    LDR	R0, [PC, #192]
0x3294	0x6800    LDR	R0, [R0, #0]
0x3296	0xF4003000  AND	R0, R0, #131072
0x329A	0x2800    CMP	R0, #0
0x329C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x329E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x32A0	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x32A2	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x32A4	0xF0025080  AND	R0, R2, #268435456
0x32A8	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x32AA	0x482A    LDR	R0, [PC, #168]
0x32AC	0x6800    LDR	R0, [R0, #0]
0x32AE	0xF0405180  ORR	R1, R0, #268435456
0x32B2	0x4828    LDR	R0, [PC, #160]
0x32B4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x32B6	0x4827    LDR	R0, [PC, #156]
0x32B8	0x6800    LDR	R0, [R0, #0]
0x32BA	0xF0005000  AND	R0, R0, #536870912
0x32BE	0x2800    CMP	R0, #0
0x32C0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x32C2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x32C4	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x32C6	0xF0026080  AND	R0, R2, #67108864
0x32CA	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x32CC	0x4821    LDR	R0, [PC, #132]
0x32CE	0x6800    LDR	R0, [R0, #0]
0x32D0	0xF0406180  ORR	R1, R0, #67108864
0x32D4	0x481F    LDR	R0, [PC, #124]
0x32D6	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x32D8	0x4611    MOV	R1, R2
0x32DA	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x32DC	0x481D    LDR	R0, [PC, #116]
0x32DE	0x6800    LDR	R0, [R0, #0]
0x32E0	0xF0006000  AND	R0, R0, #134217728
0x32E4	0x2800    CMP	R0, #0
0x32E6	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x32E8	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x32EA	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x32EC	0x4611    MOV	R1, R2
0x32EE	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x32F0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x32F4	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x32F6	0x4817    LDR	R0, [PC, #92]
0x32F8	0x6800    LDR	R0, [R0, #0]
0x32FA	0xF0407180  ORR	R1, R0, #16777216
0x32FE	0x4815    LDR	R0, [PC, #84]
0x3300	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x3302	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x3304	0x4813    LDR	R0, [PC, #76]
0x3306	0x6800    LDR	R0, [R0, #0]
0x3308	0xF0007000  AND	R0, R0, #33554432
0x330C	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x330E	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x3310	0x460A    MOV	R2, R1
0x3312	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x3314	0x480C    LDR	R0, [PC, #48]
0x3316	0x6800    LDR	R0, [R0, #0]
0x3318	0xF000010C  AND	R1, R0, #12
0x331C	0x0090    LSLS	R0, R2, #2
0x331E	0xF000000C  AND	R0, R0, #12
0x3322	0x4281    CMP	R1, R0
0x3324	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x3326	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x3328	0xF8DDE000  LDR	LR, [SP, #0]
0x332C	0xB001    ADD	SP, SP, #4
0x332E	0x4770    BX	LR
0x3330	0x00811501  	#352387201
0x3334	0x8402091D  	#152929282
0x3338	0xF6440001  	#128580
0x333C	0x19400001  	#72000
0x3340	0x3C1E0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x3344	0x20004002  	FLASH_ACR+0
0x3348	0x10044002  	RCC_CFGR+0
0x334C	0x102C4002  	RCC_CFGR2+0
0x3350	0xFFFF000F  	#1048575
0x3354	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x2B2C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x2B2E	0x4815    LDR	R0, [PC, #84]
0x2B30	0x6800    LDR	R0, [R0, #0]
0x2B32	0xF0400101  ORR	R1, R0, #1
0x2B36	0x4813    LDR	R0, [PC, #76]
0x2B38	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x2B3A	0x4913    LDR	R1, [PC, #76]
0x2B3C	0x4813    LDR	R0, [PC, #76]
0x2B3E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x2B40	0x4810    LDR	R0, [PC, #64]
0x2B42	0x6801    LDR	R1, [R0, #0]
0x2B44	0x4812    LDR	R0, [PC, #72]
0x2B46	0x4001    ANDS	R1, R0
0x2B48	0x480E    LDR	R0, [PC, #56]
0x2B4A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x2B4C	0x480D    LDR	R0, [PC, #52]
0x2B4E	0x6801    LDR	R1, [R0, #0]
0x2B50	0xF46F2080  MVN	R0, #262144
0x2B54	0x4001    ANDS	R1, R0
0x2B56	0x480B    LDR	R0, [PC, #44]
0x2B58	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x2B5A	0x480C    LDR	R0, [PC, #48]
0x2B5C	0x6801    LDR	R1, [R0, #0]
0x2B5E	0xF46F00FE  MVN	R0, #8323072
0x2B62	0x4001    ANDS	R1, R0
0x2B64	0x4809    LDR	R0, [PC, #36]
0x2B66	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x2B68	0x4806    LDR	R0, [PC, #24]
0x2B6A	0x6801    LDR	R1, [R0, #0]
0x2B6C	0xF06F50A0  MVN	R0, #335544320
0x2B70	0x4001    ANDS	R1, R0
0x2B72	0x4804    LDR	R0, [PC, #16]
0x2B74	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x2B76	0xF04F0100  MOV	R1, #0
0x2B7A	0x4806    LDR	R0, [PC, #24]
0x2B7C	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x2B7E	0xB001    ADD	SP, SP, #4
0x2B80	0x4770    BX	LR
0x2B82	0xBF00    NOP
0x2B84	0x10004002  	RCC_CR+0
0x2B88	0x0000F0FF  	#-251723776
0x2B8C	0x10044002  	RCC_CFGR+0
0x2B90	0xFFFFFEF6  	#-17367041
0x2B94	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x3154	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x3156	0x4902    LDR	R1, [PC, #8]
0x3158	0x4802    LDR	R0, [PC, #8]
0x315A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x315C	0xB001    ADD	SP, SP, #4
0x315E	0x4770    BX	LR
0x3160	0x19400001  	#72000
0x3164	0x00282000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x30E8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x30EA	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x30EC	0xB001    ADD	SP, SP, #4
0x30EE	0x4770    BX	LR
; end of ___GenExcept
0x3C48	0xB500    PUSH	(R14)
0x3C4A	0xF8DFB014  LDR	R11, [PC, #20]
0x3C4E	0xF8DFA014  LDR	R10, [PC, #20]
0x3C52	0xF8DFC014  LDR	R12, [PC, #20]
0x3C56	0xF7FEFF2F  BL	10936
0x3C5A	0xBD00    POP	(R15)
0x3C5C	0x4770    BX	LR
0x3C5E	0xBF00    NOP
0x3C60	0x00002000  	#536870912
0x3C64	0x000C2000  	#536870924
0x3C68	0x3C3C0000  	#15420
0x3CC8	0xB500    PUSH	(R14)
0x3CCA	0xF8DFB010  LDR	R11, [PC, #16]
0x3CCE	0xF8DFA010  LDR	R10, [PC, #16]
0x3CD2	0xF7FFF919  BL	12040
0x3CD6	0xBD00    POP	(R15)
0x3CD8	0x4770    BX	LR
0x3CDA	0xBF00    NOP
0x3CDC	0x00002000  	#536870912
0x3CE0	0x00802000  	#536871040
_EXTI15_10:
;P7_final_project_main.c, 83 :: 		void EXTI15_10() iv IVT_INT_EXTI15_10  {
0x30F0	0xB081    SUB	SP, SP, #4
0x30F2	0xF8CDE000  STR	LR, [SP, #0]
;P7_final_project_main.c, 86 :: 		if (GAME_PHASE == PHASE_INTRO) {
0x30F6	0x4813    LDR	R0, [PC, #76]
0x30F8	0x7800    LDRB	R0, [R0, #0]
0x30FA	0xB9A8    CBNZ	R0, L_EXTI15_1045
;P7_final_project_main.c, 87 :: 		while (GPIOC_IDR.B13 == 0) {}
L_EXTI15_1046:
0x30FC	0x4812    LDR	R0, [PC, #72]
0x30FE	0x6800    LDR	R0, [R0, #0]
0x3100	0xB900    CBNZ	R0, L_EXTI15_1047
0x3102	0xE7FB    B	L_EXTI15_1046
L_EXTI15_1047:
;P7_final_project_main.c, 89 :: 		EXTI_PR |= 1 << 15;
0x3104	0x4811    LDR	R0, [PC, #68]
0x3106	0x6800    LDR	R0, [R0, #0]
0x3108	0xF4404100  ORR	R1, R0, #32768
0x310C	0x480F    LDR	R0, [PC, #60]
0x310E	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 92 :: 		GPIOB_ODR = ~GPIOB_ODR;
0x3110	0x480F    LDR	R0, [PC, #60]
0x3112	0x6800    LDR	R0, [R0, #0]
0x3114	0x43C1    MVN	R1, R0
0x3116	0x480E    LDR	R0, [PC, #56]
0x3118	0x6001    STR	R1, [R0, #0]
;P7_final_project_main.c, 94 :: 		set_cur_screen_run_flag(FALSE);
0x311A	0x2000    MOVS	R0, #0
0x311C	0xF7FFFD3C  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 95 :: 		GAME_PHASE = PHASE_GAME1;
0x3120	0x2101    MOVS	R1, #1
0x3122	0x4808    LDR	R0, [PC, #32]
0x3124	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 96 :: 		}
0x3126	0xE009    B	L_EXTI15_1048
L_EXTI15_1045:
;P7_final_project_main.c, 97 :: 		else if (GAME_PHASE == PHASE_GAME1) {
0x3128	0x4806    LDR	R0, [PC, #24]
0x312A	0x7800    LDRB	R0, [R0, #0]
0x312C	0x2801    CMP	R0, #1
0x312E	0xD105    BNE	L_EXTI15_1049
;P7_final_project_main.c, 98 :: 		set_cur_screen_run_flag(FALSE);
0x3130	0x2000    MOVS	R0, #0
0x3132	0xF7FFFD31  BL	_set_cur_screen_run_flag+0
;P7_final_project_main.c, 99 :: 		GAME_PHASE = PHASE_GAME2;
0x3136	0x2102    MOVS	R1, #2
0x3138	0x4802    LDR	R0, [PC, #8]
0x313A	0x7001    STRB	R1, [R0, #0]
;P7_final_project_main.c, 101 :: 		}
L_EXTI15_1049:
L_EXTI15_1048:
;P7_final_project_main.c, 102 :: 		}
L_end_EXTI15_10:
0x313C	0xF8DDE000  LDR	LR, [SP, #0]
0x3140	0xB001    ADD	SP, SP, #4
0x3142	0x4770    BX	LR
0x3144	0x000B2000  	P7_final_project_main_GAME_PHASE+0
0x3148	0x01344222  	GPIOC_IDR+0
0x314C	0x04144001  	EXTI_PR+0
0x3150	0x0C0C4001  	GPIOB_ODR+0
; end of _EXTI15_10
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x3358	0x00200000 ;_TFT_defaultFont+0
0x335C	0x0010007F ;_TFT_defaultFont+4
0x3360	0x00018801 ;_TFT_defaultFont+8
0x3364	0x00019803 ;_TFT_defaultFont+12
0x3368	0x0001A805 ;_TFT_defaultFont+16
0x336C	0x0001B808 ;_TFT_defaultFont+20
0x3370	0x0001C807 ;_TFT_defaultFont+24
0x3374	0x0001D80D ;_TFT_defaultFont+28
0x3378	0x0001F80A ;_TFT_defaultFont+32
0x337C	0x00021803 ;_TFT_defaultFont+36
0x3380	0x00022805 ;_TFT_defaultFont+40
0x3384	0x00023805 ;_TFT_defaultFont+44
0x3388	0x00024807 ;_TFT_defaultFont+48
0x338C	0x00025809 ;_TFT_defaultFont+52
0x3390	0x00027803 ;_TFT_defaultFont+56
0x3394	0x00028805 ;_TFT_defaultFont+60
0x3398	0x00029803 ;_TFT_defaultFont+64
0x339C	0x0002A806 ;_TFT_defaultFont+68
0x33A0	0x0002B807 ;_TFT_defaultFont+72
0x33A4	0x0002C807 ;_TFT_defaultFont+76
0x33A8	0x0002D807 ;_TFT_defaultFont+80
0x33AC	0x0002E807 ;_TFT_defaultFont+84
0x33B0	0x0002F807 ;_TFT_defaultFont+88
0x33B4	0x00030807 ;_TFT_defaultFont+92
0x33B8	0x00031807 ;_TFT_defaultFont+96
0x33BC	0x00032807 ;_TFT_defaultFont+100
0x33C0	0x00033807 ;_TFT_defaultFont+104
0x33C4	0x00034807 ;_TFT_defaultFont+108
0x33C8	0x00035803 ;_TFT_defaultFont+112
0x33CC	0x00036803 ;_TFT_defaultFont+116
0x33D0	0x00037809 ;_TFT_defaultFont+120
0x33D4	0x00039809 ;_TFT_defaultFont+124
0x33D8	0x0003B809 ;_TFT_defaultFont+128
0x33DC	0x0003D806 ;_TFT_defaultFont+132
0x33E0	0x0003E809 ;_TFT_defaultFont+136
0x33E4	0x00040809 ;_TFT_defaultFont+140
0x33E8	0x00042807 ;_TFT_defaultFont+144
0x33EC	0x00043807 ;_TFT_defaultFont+148
0x33F0	0x00044808 ;_TFT_defaultFont+152
0x33F4	0x00045806 ;_TFT_defaultFont+156
0x33F8	0x00046806 ;_TFT_defaultFont+160
0x33FC	0x00047807 ;_TFT_defaultFont+164
0x3400	0x00048808 ;_TFT_defaultFont+168
0x3404	0x00049804 ;_TFT_defaultFont+172
0x3408	0x0004A805 ;_TFT_defaultFont+176
0x340C	0x0004B807 ;_TFT_defaultFont+180
0x3410	0x0004C806 ;_TFT_defaultFont+184
0x3414	0x0004D80A ;_TFT_defaultFont+188
0x3418	0x0004F807 ;_TFT_defaultFont+192
0x341C	0x00050808 ;_TFT_defaultFont+196
0x3420	0x00051807 ;_TFT_defaultFont+200
0x3424	0x00052808 ;_TFT_defaultFont+204
0x3428	0x00053808 ;_TFT_defaultFont+208
0x342C	0x00054807 ;_TFT_defaultFont+212
0x3430	0x00055806 ;_TFT_defaultFont+216
0x3434	0x00056807 ;_TFT_defaultFont+220
0x3438	0x00057808 ;_TFT_defaultFont+224
0x343C	0x0005880C ;_TFT_defaultFont+228
0x3440	0x0005A808 ;_TFT_defaultFont+232
0x3444	0x0005B808 ;_TFT_defaultFont+236
0x3448	0x0005C806 ;_TFT_defaultFont+240
0x344C	0x0005D805 ;_TFT_defaultFont+244
0x3450	0x0005E806 ;_TFT_defaultFont+248
0x3454	0x0005F805 ;_TFT_defaultFont+252
0x3458	0x00060809 ;_TFT_defaultFont+256
0x345C	0x00062808 ;_TFT_defaultFont+260
0x3460	0x00063805 ;_TFT_defaultFont+264
0x3464	0x00064807 ;_TFT_defaultFont+268
0x3468	0x00065807 ;_TFT_defaultFont+272
0x346C	0x00066806 ;_TFT_defaultFont+276
0x3470	0x00067807 ;_TFT_defaultFont+280
0x3474	0x00068807 ;_TFT_defaultFont+284
0x3478	0x00069805 ;_TFT_defaultFont+288
0x347C	0x0006A807 ;_TFT_defaultFont+292
0x3480	0x0006B807 ;_TFT_defaultFont+296
0x3484	0x0006C802 ;_TFT_defaultFont+300
0x3488	0x0006D803 ;_TFT_defaultFont+304
0x348C	0x0006E806 ;_TFT_defaultFont+308
0x3490	0x0006F802 ;_TFT_defaultFont+312
0x3494	0x0007080A ;_TFT_defaultFont+316
0x3498	0x00072807 ;_TFT_defaultFont+320
0x349C	0x00073807 ;_TFT_defaultFont+324
0x34A0	0x00074807 ;_TFT_defaultFont+328
0x34A4	0x00075807 ;_TFT_defaultFont+332
0x34A8	0x00076805 ;_TFT_defaultFont+336
0x34AC	0x00077806 ;_TFT_defaultFont+340
0x34B0	0x00078805 ;_TFT_defaultFont+344
0x34B4	0x00079807 ;_TFT_defaultFont+348
0x34B8	0x0007A807 ;_TFT_defaultFont+352
0x34BC	0x0007B80A ;_TFT_defaultFont+356
0x34C0	0x0007D806 ;_TFT_defaultFont+360
0x34C4	0x0007E807 ;_TFT_defaultFont+364
0x34C8	0x0007F806 ;_TFT_defaultFont+368
0x34CC	0x00080806 ;_TFT_defaultFont+372
0x34D0	0x00081804 ;_TFT_defaultFont+376
0x34D4	0x00082806 ;_TFT_defaultFont+380
0x34D8	0x0008380A ;_TFT_defaultFont+384
0x34DC	0x0008580B ;_TFT_defaultFont+388
0x34E0	0x00000000 ;_TFT_defaultFont+392
0x34E4	0x00000000 ;_TFT_defaultFont+396
0x34E8	0x00000000 ;_TFT_defaultFont+400
0x34EC	0x00000000 ;_TFT_defaultFont+404
0x34F0	0x00000000 ;_TFT_defaultFont+408
0x34F4	0x06060606 ;_TFT_defaultFont+412
0x34F8	0x06000606 ;_TFT_defaultFont+416
0x34FC	0x00000006 ;_TFT_defaultFont+420
0x3500	0x1B000000 ;_TFT_defaultFont+424
0x3504	0x001B1B1B ;_TFT_defaultFont+428
0x3508	0x00000000 ;_TFT_defaultFont+432
0x350C	0x00000000 ;_TFT_defaultFont+436
0x3510	0x00000000 ;_TFT_defaultFont+440
0x3514	0xFEFE4848 ;_TFT_defaultFont+444
0x3518	0x127F7F24 ;_TFT_defaultFont+448
0x351C	0x00000012 ;_TFT_defaultFont+452
0x3520	0x08080000 ;_TFT_defaultFont+456
0x3524	0x0B0B4B3E ;_TFT_defaultFont+460
0x3528	0x6968683E ;_TFT_defaultFont+464
0x352C	0x0008083E ;_TFT_defaultFont+468
0x3530	0x00000000 ;_TFT_defaultFont+472
0x3534	0x00000000 ;_TFT_defaultFont+476
0x3538	0x0233001E ;_TFT_defaultFont+480
0x353C	0x00B30133 ;_TFT_defaultFont+484
0x3540	0x19A00F5E ;_TFT_defaultFont+488
0x3544	0x19881990 ;_TFT_defaultFont+492
0x3548	0x00000F00 ;_TFT_defaultFont+496
0x354C	0x00000000 ;_TFT_defaultFont+500
0x3550	0x00000000 ;_TFT_defaultFont+504
0x3554	0x00000000 ;_TFT_defaultFont+508
0x3558	0x0066003C ;_TFT_defaultFont+512
0x355C	0x00660066 ;_TFT_defaultFont+516
0x3560	0x0366033C ;_TFT_defaultFont+520
0x3564	0x00C601C6 ;_TFT_defaultFont+524
0x3568	0x000003BC ;_TFT_defaultFont+528
0x356C	0x00000000 ;_TFT_defaultFont+532
0x3570	0x06000000 ;_TFT_defaultFont+536
0x3574	0x00060606 ;_TFT_defaultFont+540
0x3578	0x00000000 ;_TFT_defaultFont+544
0x357C	0x00000000 ;_TFT_defaultFont+548
0x3580	0x18000000 ;_TFT_defaultFont+552
0x3584	0x06060C0C ;_TFT_defaultFont+556
0x3588	0x06060606 ;_TFT_defaultFont+560
0x358C	0x180C0C06 ;_TFT_defaultFont+564
0x3590	0x06000000 ;_TFT_defaultFont+568
0x3594	0x18180C0C ;_TFT_defaultFont+572
0x3598	0x18181818 ;_TFT_defaultFont+576
0x359C	0x060C0C18 ;_TFT_defaultFont+580
0x35A0	0x18000000 ;_TFT_defaultFont+584
0x35A4	0x185A3C5A ;_TFT_defaultFont+588
0x35A8	0x00000000 ;_TFT_defaultFont+592
0x35AC	0x00000000 ;_TFT_defaultFont+596
0x35B0	0x00000000 ;_TFT_defaultFont+600
0x35B4	0x00000000 ;_TFT_defaultFont+604
0x35B8	0x00200000 ;_TFT_defaultFont+608
0x35BC	0x00200020 ;_TFT_defaultFont+612
0x35C0	0x002001FC ;_TFT_defaultFont+616
0x35C4	0x00200020 ;_TFT_defaultFont+620
0x35C8	0x00000000 ;_TFT_defaultFont+624
0x35CC	0x00000000 ;_TFT_defaultFont+628
0x35D0	0x00000000 ;_TFT_defaultFont+632
0x35D4	0x00000000 ;_TFT_defaultFont+636
0x35D8	0x06000000 ;_TFT_defaultFont+640
0x35DC	0x00030306 ;_TFT_defaultFont+644
0x35E0	0x00000000 ;_TFT_defaultFont+648
0x35E4	0x00000000 ;_TFT_defaultFont+652
0x35E8	0x0000001F ;_TFT_defaultFont+656
0x35EC	0x00000000 ;_TFT_defaultFont+660
0x35F0	0x00000000 ;_TFT_defaultFont+664
0x35F4	0x00000000 ;_TFT_defaultFont+668
0x35F8	0x06000000 ;_TFT_defaultFont+672
0x35FC	0x00000006 ;_TFT_defaultFont+676
0x3600	0x20000000 ;_TFT_defaultFont+680
0x3604	0x08101020 ;_TFT_defaultFont+684
0x3608	0x02040408 ;_TFT_defaultFont+688
0x360C	0x00010102 ;_TFT_defaultFont+692
0x3610	0x00000000 ;_TFT_defaultFont+696
0x3614	0x6363633E ;_TFT_defaultFont+700
0x3618	0x63636363 ;_TFT_defaultFont+704
0x361C	0x0000003E ;_TFT_defaultFont+708
0x3620	0x00000000 ;_TFT_defaultFont+712
0x3624	0x18181E18 ;_TFT_defaultFont+716
0x3628	0x18181818 ;_TFT_defaultFont+720
0x362C	0x0000007E ;_TFT_defaultFont+724
0x3630	0x00000000 ;_TFT_defaultFont+728
0x3634	0x6061613E ;_TFT_defaultFont+732
0x3638	0x060C1830 ;_TFT_defaultFont+736
0x363C	0x0000007F ;_TFT_defaultFont+740
0x3640	0x00000000 ;_TFT_defaultFont+744
0x3644	0x6060613E ;_TFT_defaultFont+748
0x3648	0x6160603C ;_TFT_defaultFont+752
0x364C	0x0000003E ;_TFT_defaultFont+756
0x3650	0x00000000 ;_TFT_defaultFont+760
0x3654	0x32343830 ;_TFT_defaultFont+764
0x3658	0x30307F31 ;_TFT_defaultFont+768
0x365C	0x00000030 ;_TFT_defaultFont+772
0x3660	0x00000000 ;_TFT_defaultFont+776
0x3664	0x3E06067E ;_TFT_defaultFont+780
0x3668	0x61606060 ;_TFT_defaultFont+784
0x366C	0x0000003E ;_TFT_defaultFont+788
0x3670	0x00000000 ;_TFT_defaultFont+792
0x3674	0x3F03063C ;_TFT_defaultFont+796
0x3678	0x63636363 ;_TFT_defaultFont+800
0x367C	0x0000003E ;_TFT_defaultFont+804
0x3680	0x00000000 ;_TFT_defaultFont+808
0x3684	0x3030607F ;_TFT_defaultFont+812
0x3688	0x0C0C1818 ;_TFT_defaultFont+816
0x368C	0x0000000C ;_TFT_defaultFont+820
0x3690	0x00000000 ;_TFT_defaultFont+824
0x3694	0x6363633E ;_TFT_defaultFont+828
0x3698	0x6363633E ;_TFT_defaultFont+832
0x369C	0x0000003E ;_TFT_defaultFont+836
0x36A0	0x00000000 ;_TFT_defaultFont+840
0x36A4	0x6363633E ;_TFT_defaultFont+844
0x36A8	0x30607E63 ;_TFT_defaultFont+848
0x36AC	0x0000001E ;_TFT_defaultFont+852
0x36B0	0x00000000 ;_TFT_defaultFont+856
0x36B4	0x06060000 ;_TFT_defaultFont+860
0x36B8	0x06000000 ;_TFT_defaultFont+864
0x36BC	0x00000006 ;_TFT_defaultFont+868
0x36C0	0x00000000 ;_TFT_defaultFont+872
0x36C4	0x06060000 ;_TFT_defaultFont+876
0x36C8	0x06000000 ;_TFT_defaultFont+880
0x36CC	0x00030306 ;_TFT_defaultFont+884
0x36D0	0x00000000 ;_TFT_defaultFont+888
0x36D4	0x00000000 ;_TFT_defaultFont+892
0x36D8	0x01800000 ;_TFT_defaultFont+896
0x36DC	0x00180060 ;_TFT_defaultFont+900
0x36E0	0x00060006 ;_TFT_defaultFont+904
0x36E4	0x00600018 ;_TFT_defaultFont+908
0x36E8	0x00000180 ;_TFT_defaultFont+912
0x36EC	0x00000000 ;_TFT_defaultFont+916
0x36F0	0x00000000 ;_TFT_defaultFont+920
0x36F4	0x00000000 ;_TFT_defaultFont+924
0x36F8	0x00000000 ;_TFT_defaultFont+928
0x36FC	0x000001FE ;_TFT_defaultFont+932
0x3700	0x01FE0000 ;_TFT_defaultFont+936
0x3704	0x00000000 ;_TFT_defaultFont+940
0x3708	0x00000000 ;_TFT_defaultFont+944
0x370C	0x00000000 ;_TFT_defaultFont+948
0x3710	0x00000000 ;_TFT_defaultFont+952
0x3714	0x00000000 ;_TFT_defaultFont+956
0x3718	0x00060000 ;_TFT_defaultFont+960
0x371C	0x00600018 ;_TFT_defaultFont+964
0x3720	0x01800180 ;_TFT_defaultFont+968
0x3724	0x00180060 ;_TFT_defaultFont+972
0x3728	0x00000006 ;_TFT_defaultFont+976
0x372C	0x00000000 ;_TFT_defaultFont+980
0x3730	0x00000000 ;_TFT_defaultFont+984
0x3734	0x1830311E ;_TFT_defaultFont+988
0x3738	0x0C000C0C ;_TFT_defaultFont+992
0x373C	0x0000000C ;_TFT_defaultFont+996
0x3740	0x00000000 ;_TFT_defaultFont+1000
0x3744	0x00000000 ;_TFT_defaultFont+1004
0x3748	0x0082007C ;_TFT_defaultFont+1008
0x374C	0x016D0179 ;_TFT_defaultFont+1012
0x3750	0x016D016D ;_TFT_defaultFont+1016
0x3754	0x00D9016D ;_TFT_defaultFont+1020
0x3758	0x00FC0002 ;_TFT_defaultFont+1024
0x375C	0x00000000 ;_TFT_defaultFont+1028
0x3760	0x00000000 ;_TFT_defaultFont+1032
0x3764	0x00000000 ;_TFT_defaultFont+1036
0x3768	0x00380038 ;_TFT_defaultFont+1040
0x376C	0x006C006C ;_TFT_defaultFont+1044
0x3770	0x00FE00C6 ;_TFT_defaultFont+1048
0x3774	0x018300C6 ;_TFT_defaultFont+1052
0x3778	0x00000183 ;_TFT_defaultFont+1056
0x377C	0x00000000 ;_TFT_defaultFont+1060
0x3780	0x00000000 ;_TFT_defaultFont+1064
0x3784	0x6363633F ;_TFT_defaultFont+1068
0x3788	0x6363633F ;_TFT_defaultFont+1072
0x378C	0x0000003F ;_TFT_defaultFont+1076
0x3790	0x00000000 ;_TFT_defaultFont+1080
0x3794	0x0343433E ;_TFT_defaultFont+1084
0x3798	0x43430303 ;_TFT_defaultFont+1088
0x379C	0x0000003E ;_TFT_defaultFont+1092
0x37A0	0x00000000 ;_TFT_defaultFont+1096
0x37A4	0xC3C3633F ;_TFT_defaultFont+1100
0x37A8	0x63C3C3C3 ;_TFT_defaultFont+1104
0x37AC	0x0000003F ;_TFT_defaultFont+1108
0x37B0	0x00000000 ;_TFT_defaultFont+1112
0x37B4	0x0303033F ;_TFT_defaultFont+1116
0x37B8	0x0303031F ;_TFT_defaultFont+1120
0x37BC	0x0000003F ;_TFT_defaultFont+1124
0x37C0	0x00000000 ;_TFT_defaultFont+1128
0x37C4	0x0303033F ;_TFT_defaultFont+1132
0x37C8	0x0303031F ;_TFT_defaultFont+1136
0x37CC	0x00000003 ;_TFT_defaultFont+1140
0x37D0	0x00000000 ;_TFT_defaultFont+1144
0x37D4	0x0343433E ;_TFT_defaultFont+1148
0x37D8	0x63636373 ;_TFT_defaultFont+1152
0x37DC	0x0000007E ;_TFT_defaultFont+1156
0x37E0	0x00000000 ;_TFT_defaultFont+1160
0x37E4	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x37E8	0xC3C3C3FF ;_TFT_defaultFont+1168
0x37EC	0x000000C3 ;_TFT_defaultFont+1172
0x37F0	0x00000000 ;_TFT_defaultFont+1176
0x37F4	0x0606060F ;_TFT_defaultFont+1180
0x37F8	0x06060606 ;_TFT_defaultFont+1184
0x37FC	0x0000000F ;_TFT_defaultFont+1188
0x3800	0x00000000 ;_TFT_defaultFont+1192
0x3804	0x1818181E ;_TFT_defaultFont+1196
0x3808	0x18181818 ;_TFT_defaultFont+1200
0x380C	0x0000000F ;_TFT_defaultFont+1204
0x3810	0x00000000 ;_TFT_defaultFont+1208
0x3814	0x0F1B3363 ;_TFT_defaultFont+1212
0x3818	0x331B0F07 ;_TFT_defaultFont+1216
0x381C	0x00000063 ;_TFT_defaultFont+1220
0x3820	0x00000000 ;_TFT_defaultFont+1224
0x3824	0x03030303 ;_TFT_defaultFont+1228
0x3828	0x03030303 ;_TFT_defaultFont+1232
0x382C	0x0000003F ;_TFT_defaultFont+1236
0x3830	0x00000000 ;_TFT_defaultFont+1240
0x3834	0x00000000 ;_TFT_defaultFont+1244
0x3838	0x03870387 ;_TFT_defaultFont+1248
0x383C	0x034D034D ;_TFT_defaultFont+1252
0x3840	0x03390339 ;_TFT_defaultFont+1256
0x3844	0x03110311 ;_TFT_defaultFont+1260
0x3848	0x00000301 ;_TFT_defaultFont+1264
0x384C	0x00000000 ;_TFT_defaultFont+1268
0x3850	0x00000000 ;_TFT_defaultFont+1272
0x3854	0x4D4D4747 ;_TFT_defaultFont+1276
0x3858	0x71715959 ;_TFT_defaultFont+1280
0x385C	0x00000061 ;_TFT_defaultFont+1284
0x3860	0x00000000 ;_TFT_defaultFont+1288
0x3864	0xC3C3C37E ;_TFT_defaultFont+1292
0x3868	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x386C	0x0000007E ;_TFT_defaultFont+1300
0x3870	0x00000000 ;_TFT_defaultFont+1304
0x3874	0x6363633F ;_TFT_defaultFont+1308
0x3878	0x03033F63 ;_TFT_defaultFont+1312
0x387C	0x00000003 ;_TFT_defaultFont+1316
0x3880	0x00000000 ;_TFT_defaultFont+1320
0x3884	0xC3C3C37E ;_TFT_defaultFont+1324
0x3888	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x388C	0x00C0607E ;_TFT_defaultFont+1332
0x3890	0x00000000 ;_TFT_defaultFont+1336
0x3894	0x6363633F ;_TFT_defaultFont+1340
0x3898	0x63331B3F ;_TFT_defaultFont+1344
0x389C	0x000000C3 ;_TFT_defaultFont+1348
0x38A0	0x00000000 ;_TFT_defaultFont+1352
0x38A4	0x0343433E ;_TFT_defaultFont+1356
0x38A8	0x6161603E ;_TFT_defaultFont+1360
0x38AC	0x0000003E ;_TFT_defaultFont+1364
0x38B0	0x00000000 ;_TFT_defaultFont+1368
0x38B4	0x0C0C0C3F ;_TFT_defaultFont+1372
0x38B8	0x0C0C0C0C ;_TFT_defaultFont+1376
0x38BC	0x0000000C ;_TFT_defaultFont+1380
0x38C0	0x00000000 ;_TFT_defaultFont+1384
0x38C4	0x63636363 ;_TFT_defaultFont+1388
0x38C8	0x63636363 ;_TFT_defaultFont+1392
0x38CC	0x0000003E ;_TFT_defaultFont+1396
0x38D0	0x00000000 ;_TFT_defaultFont+1400
0x38D4	0x66C3C3C3 ;_TFT_defaultFont+1404
0x38D8	0x183C3C66 ;_TFT_defaultFont+1408
0x38DC	0x00000018 ;_TFT_defaultFont+1412
0x38E0	0x00000000 ;_TFT_defaultFont+1416
0x38E4	0x00000000 ;_TFT_defaultFont+1420
0x38E8	0x0C630C63 ;_TFT_defaultFont+1424
0x38EC	0x0CF30C63 ;_TFT_defaultFont+1428
0x38F0	0x079E06F6 ;_TFT_defaultFont+1432
0x38F4	0x030C079E ;_TFT_defaultFont+1436
0x38F8	0x0000030C ;_TFT_defaultFont+1440
0x38FC	0x00000000 ;_TFT_defaultFont+1444
0x3900	0x00000000 ;_TFT_defaultFont+1448
0x3904	0x3C66C3C3 ;_TFT_defaultFont+1452
0x3908	0xC3663C18 ;_TFT_defaultFont+1456
0x390C	0x000000C3 ;_TFT_defaultFont+1460
0x3910	0x00000000 ;_TFT_defaultFont+1464
0x3914	0x6666C3C3 ;_TFT_defaultFont+1468
0x3918	0x1818183C ;_TFT_defaultFont+1472
0x391C	0x00000018 ;_TFT_defaultFont+1476
0x3920	0x00000000 ;_TFT_defaultFont+1480
0x3924	0x1830303F ;_TFT_defaultFont+1484
0x3928	0x0303060C ;_TFT_defaultFont+1488
0x392C	0x0000003F ;_TFT_defaultFont+1492
0x3930	0x1E000000 ;_TFT_defaultFont+1496
0x3934	0x06060606 ;_TFT_defaultFont+1500
0x3938	0x06060606 ;_TFT_defaultFont+1504
0x393C	0x001E0606 ;_TFT_defaultFont+1508
0x3940	0x01000000 ;_TFT_defaultFont+1512
0x3944	0x04020201 ;_TFT_defaultFont+1516
0x3948	0x10080804 ;_TFT_defaultFont+1520
0x394C	0x00202010 ;_TFT_defaultFont+1524
0x3950	0x1E000000 ;_TFT_defaultFont+1528
0x3954	0x18181818 ;_TFT_defaultFont+1532
0x3958	0x18181818 ;_TFT_defaultFont+1536
0x395C	0x001E1818 ;_TFT_defaultFont+1540
0x3960	0x00000000 ;_TFT_defaultFont+1544
0x3964	0x00000000 ;_TFT_defaultFont+1548
0x3968	0x00480030 ;_TFT_defaultFont+1552
0x396C	0x01020084 ;_TFT_defaultFont+1556
0x3970	0x00000000 ;_TFT_defaultFont+1560
0x3974	0x00000000 ;_TFT_defaultFont+1564
0x3978	0x00000000 ;_TFT_defaultFont+1568
0x397C	0x00000000 ;_TFT_defaultFont+1572
0x3980	0x00000000 ;_TFT_defaultFont+1576
0x3984	0x00000000 ;_TFT_defaultFont+1580
0x3988	0x00000000 ;_TFT_defaultFont+1584
0x398C	0x00FF0000 ;_TFT_defaultFont+1588
0x3990	0x0C000000 ;_TFT_defaultFont+1592
0x3994	0x00000018 ;_TFT_defaultFont+1596
0x3998	0x00000000 ;_TFT_defaultFont+1600
0x399C	0x00000000 ;_TFT_defaultFont+1604
0x39A0	0x00000000 ;_TFT_defaultFont+1608
0x39A4	0x623C0000 ;_TFT_defaultFont+1612
0x39A8	0x63637E60 ;_TFT_defaultFont+1616
0x39AC	0x0000007E ;_TFT_defaultFont+1620
0x39B0	0x03000000 ;_TFT_defaultFont+1624
0x39B4	0x673B0303 ;_TFT_defaultFont+1628
0x39B8	0x63636363 ;_TFT_defaultFont+1632
0x39BC	0x0000003F ;_TFT_defaultFont+1636
0x39C0	0x00000000 ;_TFT_defaultFont+1640
0x39C4	0x231E0000 ;_TFT_defaultFont+1644
0x39C8	0x23030303 ;_TFT_defaultFont+1648
0x39CC	0x0000001E ;_TFT_defaultFont+1652
0x39D0	0x60000000 ;_TFT_defaultFont+1656
0x39D4	0x637E6060 ;_TFT_defaultFont+1660
0x39D8	0x73636363 ;_TFT_defaultFont+1664
0x39DC	0x0000006E ;_TFT_defaultFont+1668
0x39E0	0x00000000 ;_TFT_defaultFont+1672
0x39E4	0x633E0000 ;_TFT_defaultFont+1676
0x39E8	0x43037F63 ;_TFT_defaultFont+1680
0x39EC	0x0000003E ;_TFT_defaultFont+1684
0x39F0	0x1C000000 ;_TFT_defaultFont+1688
0x39F4	0x060F0606 ;_TFT_defaultFont+1692
0x39F8	0x06060606 ;_TFT_defaultFont+1696
0x39FC	0x00000006 ;_TFT_defaultFont+1700
0x3A00	0x00000000 ;_TFT_defaultFont+1704
0x3A04	0x637E0000 ;_TFT_defaultFont+1708
0x3A08	0x73636363 ;_TFT_defaultFont+1712
0x3A0C	0x3E61606E ;_TFT_defaultFont+1716
0x3A10	0x03000000 ;_TFT_defaultFont+1720
0x3A14	0x673B0303 ;_TFT_defaultFont+1724
0x3A18	0x63636363 ;_TFT_defaultFont+1728
0x3A1C	0x00000063 ;_TFT_defaultFont+1732
0x3A20	0x03000000 ;_TFT_defaultFont+1736
0x3A24	0x03030003 ;_TFT_defaultFont+1740
0x3A28	0x03030303 ;_TFT_defaultFont+1744
0x3A2C	0x00000003 ;_TFT_defaultFont+1748
0x3A30	0x06000000 ;_TFT_defaultFont+1752
0x3A34	0x06070006 ;_TFT_defaultFont+1756
0x3A38	0x06060606 ;_TFT_defaultFont+1760
0x3A3C	0x03060606 ;_TFT_defaultFont+1764
0x3A40	0x03000000 ;_TFT_defaultFont+1768
0x3A44	0x1B330303 ;_TFT_defaultFont+1772
0x3A48	0x1B0F070F ;_TFT_defaultFont+1776
0x3A4C	0x00000033 ;_TFT_defaultFont+1780
0x3A50	0x03000000 ;_TFT_defaultFont+1784
0x3A54	0x03030303 ;_TFT_defaultFont+1788
0x3A58	0x03030303 ;_TFT_defaultFont+1792
0x3A5C	0x00000003 ;_TFT_defaultFont+1796
0x3A60	0x00000000 ;_TFT_defaultFont+1800
0x3A64	0x00000000 ;_TFT_defaultFont+1804
0x3A68	0x00000000 ;_TFT_defaultFont+1808
0x3A6C	0x033301DF ;_TFT_defaultFont+1812
0x3A70	0x03330333 ;_TFT_defaultFont+1816
0x3A74	0x03330333 ;_TFT_defaultFont+1820
0x3A78	0x00000333 ;_TFT_defaultFont+1824
0x3A7C	0x00000000 ;_TFT_defaultFont+1828
0x3A80	0x00000000 ;_TFT_defaultFont+1832
0x3A84	0x673B0000 ;_TFT_defaultFont+1836
0x3A88	0x63636363 ;_TFT_defaultFont+1840
0x3A8C	0x00000063 ;_TFT_defaultFont+1844
0x3A90	0x00000000 ;_TFT_defaultFont+1848
0x3A94	0x633E0000 ;_TFT_defaultFont+1852
0x3A98	0x63636363 ;_TFT_defaultFont+1856
0x3A9C	0x0000003E ;_TFT_defaultFont+1860
0x3AA0	0x00000000 ;_TFT_defaultFont+1864
0x3AA4	0x673B0000 ;_TFT_defaultFont+1868
0x3AA8	0x63636363 ;_TFT_defaultFont+1872
0x3AAC	0x0303033F ;_TFT_defaultFont+1876
0x3AB0	0x00000000 ;_TFT_defaultFont+1880
0x3AB4	0x637E0000 ;_TFT_defaultFont+1884
0x3AB8	0x73636363 ;_TFT_defaultFont+1888
0x3ABC	0x6060606E ;_TFT_defaultFont+1892
0x3AC0	0x00000000 ;_TFT_defaultFont+1896
0x3AC4	0x1F1B0000 ;_TFT_defaultFont+1900
0x3AC8	0x03030303 ;_TFT_defaultFont+1904
0x3ACC	0x00000003 ;_TFT_defaultFont+1908
0x3AD0	0x00000000 ;_TFT_defaultFont+1912
0x3AD4	0x231E0000 ;_TFT_defaultFont+1916
0x3AD8	0x31381E07 ;_TFT_defaultFont+1920
0x3ADC	0x0000001E ;_TFT_defaultFont+1924
0x3AE0	0x00000000 ;_TFT_defaultFont+1928
0x3AE4	0x061F0606 ;_TFT_defaultFont+1932
0x3AE8	0x06060606 ;_TFT_defaultFont+1936
0x3AEC	0x0000001C ;_TFT_defaultFont+1940
0x3AF0	0x00000000 ;_TFT_defaultFont+1944
0x3AF4	0x63630000 ;_TFT_defaultFont+1948
0x3AF8	0x73636363 ;_TFT_defaultFont+1952
0x3AFC	0x0000006E ;_TFT_defaultFont+1956
0x3B00	0x00000000 ;_TFT_defaultFont+1960
0x3B04	0x63630000 ;_TFT_defaultFont+1964
0x3B08	0x1C363663 ;_TFT_defaultFont+1968
0x3B0C	0x0000001C ;_TFT_defaultFont+1972
0x3B10	0x00000000 ;_TFT_defaultFont+1976
0x3B14	0x00000000 ;_TFT_defaultFont+1980
0x3B18	0x00000000 ;_TFT_defaultFont+1984
0x3B1C	0x03330333 ;_TFT_defaultFont+1988
0x3B20	0x01B601B6 ;_TFT_defaultFont+1992
0x3B24	0x00CC01CE ;_TFT_defaultFont+1996
0x3B28	0x000000CC ;_TFT_defaultFont+2000
0x3B2C	0x00000000 ;_TFT_defaultFont+2004
0x3B30	0x00000000 ;_TFT_defaultFont+2008
0x3B34	0x33330000 ;_TFT_defaultFont+2012
0x3B38	0x331E0C1E ;_TFT_defaultFont+2016
0x3B3C	0x00000033 ;_TFT_defaultFont+2020
0x3B40	0x00000000 ;_TFT_defaultFont+2024
0x3B44	0x63630000 ;_TFT_defaultFont+2028
0x3B48	0x1C363663 ;_TFT_defaultFont+2032
0x3B4C	0x0C0C181C ;_TFT_defaultFont+2036
0x3B50	0x00000000 ;_TFT_defaultFont+2040
0x3B54	0x303F0000 ;_TFT_defaultFont+2044
0x3B58	0x03060C18 ;_TFT_defaultFont+2048
0x3B5C	0x0000003F ;_TFT_defaultFont+2052
0x3B60	0x38000000 ;_TFT_defaultFont+2056
0x3B64	0x0C0C0C0C ;_TFT_defaultFont+2060
0x3B68	0x0C0C0C07 ;_TFT_defaultFont+2064
0x3B6C	0x00380C0C ;_TFT_defaultFont+2068
0x3B70	0x0C000000 ;_TFT_defaultFont+2072
0x3B74	0x0C0C0C0C ;_TFT_defaultFont+2076
0x3B78	0x0C0C0C0C ;_TFT_defaultFont+2080
0x3B7C	0x000C0C0C ;_TFT_defaultFont+2084
0x3B80	0x07000000 ;_TFT_defaultFont+2088
0x3B84	0x0C0C0C0C ;_TFT_defaultFont+2092
0x3B88	0x0C0C0C38 ;_TFT_defaultFont+2096
0x3B8C	0x00070C0C ;_TFT_defaultFont+2100
0x3B90	0x00000000 ;_TFT_defaultFont+2104
0x3B94	0x00000000 ;_TFT_defaultFont+2108
0x3B98	0x00000000 ;_TFT_defaultFont+2112
0x3B9C	0x021E0000 ;_TFT_defaultFont+2116
0x3BA0	0x03F1023F ;_TFT_defaultFont+2120
0x3BA4	0x000001E1 ;_TFT_defaultFont+2124
0x3BA8	0x00000000 ;_TFT_defaultFont+2128
0x3BAC	0x00000000 ;_TFT_defaultFont+2132
0x3BB0	0x00000000 ;_TFT_defaultFont+2136
0x3BB4	0x07FE0000 ;_TFT_defaultFont+2140
0x3BB8	0x04020402 ;_TFT_defaultFont+2144
0x3BBC	0x04020402 ;_TFT_defaultFont+2148
0x3BC0	0x04020402 ;_TFT_defaultFont+2152
0x3BC4	0x04020402 ;_TFT_defaultFont+2156
0x3BC8	0x000007FE ;_TFT_defaultFont+2160
0x3BCC	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;P7_final_project_main.c,24 :: _intro_msg [32]
0x3BD0	0x73657250 ;_intro_msg+0
0x3BD4	0x6F4A2073 ;_intro_msg+4
0x3BD8	0x69747379 ;_intro_msg+8
0x3BDC	0x502F6B63 ;_intro_msg+12
0x3BE0	0x20333143 ;_intro_msg+16
0x3BE4	0x63206F74 ;_intro_msg+20
0x3BE8	0x69746E6F ;_intro_msg+24
0x3BEC	0x002E6575 ;_intro_msg+28
; end of _intro_msg
;P7_final_project_main.c,22 :: _pub_msg [30]
0x3BF0	0x44445550 ;_pub_msg+0
0x3BF4	0x5020454C ;_pub_msg+4
0x3BF8	0x55446F72 ;_pub_msg+8
0x3BFC	0x69744B43 ;_pub_msg+12
0x3C00	0x20736E6F ;_pub_msg+16
0x3C04	0x73657270 ;_pub_msg+20
0x3C08	0x73746E65 ;_pub_msg+24
0x3C0C	0x003A ;_pub_msg+28
; end of _pub_msg
;,0 :: _initBlock_3 [2]
; Containing: ?ICSload_intro_screen_rotation_L0 [1]
;             ?ICSload_intro_screen_scroll_dir_L0 [1]
0x3C0E	0x0100 ;_initBlock_3+0 : ?ICSload_intro_screen_rotation_L0 at 0x3C0E : ?ICSload_intro_screen_scroll_dir_L0 at 0x3C0F
; end of _initBlock_3
;P7_final_project_main.c,0 :: ?ICSload_intro_screen_x_axis_L0 [4]
0x3C12	0x00000023 ;?ICSload_intro_screen_x_axis_L0+0
; end of ?ICSload_intro_screen_x_axis_L0
;P7_final_project_main.c,0 :: ?ICSload_intro_screen_y_axis_L0 [4]
0x3C16	0x00000073 ;?ICSload_intro_screen_y_axis_L0+0
; end of ?ICSload_intro_screen_y_axis_L0
;P7_final_project_main.c,0 :: ?ICSload_intro_screen_counter_L0 [4]
0x3C1A	0x00000001 ;?ICSload_intro_screen_counter_L0+0
; end of ?ICSload_intro_screen_counter_L0
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x3C1E	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x3C22	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x3C26	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x3C2A	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;P7_final_project_main.c,0 :: ?ICSload_game_screen_x_axis_L0 [4]
0x3C30	0x00000000 ;?ICSload_game_screen_x_axis_L0+0
; end of ?ICSload_game_screen_x_axis_L0
;P7_final_project_main.c,0 :: ?ICSload_game_screen_y_axis_L0 [4]
0x3C34	0x00000000 ;?ICSload_game_screen_y_axis_L0+0
; end of ?ICSload_game_screen_y_axis_L0
;P7_final_project_main.c,0 :: ?ICSload_game_screen_pixel_s_L0 [4]
0x3C38	0x00000010 ;?ICSload_game_screen_pixel_s_L0+0
; end of ?ICSload_game_screen_pixel_s_L0
;,0 :: _initBlock_11 [2]
; Containing: ?ICSP7_final_project_main_cur_screen_run_flag [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x3C3C	0x0001 ;_initBlock_11+0 : ?ICSP7_final_project_main_cur_screen_run_flag at 0x3C3C : ?ICS__Lib_TFT___no_acceleration at 0x3C3D
; end of _initBlock_11
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x3C3E	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_13 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x3C40	0x0000 ;_initBlock_13+0 : ?ICS__Lib_TFT_FontInitialized at 0x3C40 : ?ICS__Lib_TFT___SSD1963_controller at 0x3C41
; end of _initBlock_13
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x3C42	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;,0 :: _initBlock_15 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x3C44	0x0000 ;_initBlock_15+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x3C44 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x3C45
; end of _initBlock_15
;,0 :: _initBlock_16 [2]
; Containing: ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 [1]
;             ?ICSP7_final_project_main_GAME_PHASE [1]
0x3C46	0x0000 ;_initBlock_16+0 : ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180 at 0x3C46 : ?ICSP7_final_project_main_GAME_PHASE at 0x3C47
; end of _initBlock_16
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [28]    __Lib_TFT_Defs_Write_to_Port
0x0170      [28]    _Delay_1us
0x018C      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x01DC     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x02A0     [140]    _GPIO_Clk_Enable
0x032C      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0358     [296]    __Lib_ADC_12_32F10x_16ch_ADCx_Init
0x0480      [52]    _TFT_Set_Index
0x04B4      [52]    _TFT_Write_Command
0x04E8      [80]    _TFT_SSD1963_8bit_Set_Index
0x0538      [24]    _GPIO_Analog_Input
0x0550      [16]    _Is_TFT_Rotated_180
0x0560      [28]    _Delay_100ms
0x0580      [28]    _Delay_5ms
0x059C      [36]    _TFT_RGBToColor16bit
0x05C0      [26]    _TFT_Color16bitToRGB
0x05DC     [100]    __Lib_TFT__TFT_getHeader
0x0640      [56]    __Lib_TFT_Defs_Read_From_Port
0x0678      [28]    _Delay_10ms
0x0694     [136]    _TFT_Dot
0x071C      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x0750     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x07F4     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x0BC4     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x0ED8      [24]    _TFT_Move_Cursor
0x0EF0     [512]    __Lib_TFT__TFT_Write_Char
0x10F0     [788]    __Lib_TFT__TFT_Write_Char_E
0x1404     [500]    _GPIO_Config
0x15F8     [192]    _TFT_GetCurrentColor
0x16B8     [244]    _TFT_V_Line
0x17AC     [404]    _TFT_H_Line
0x1940      [16]    _Is_TFT_Set
0x1950      [52]    _ADC1_Init
0x1984      [64]    _TFT_Set_Brush
0x19C4      [24]    _TFT_Set_Pen
0x19DC     [288]    _ADC_Set_Input_Channel
0x1AFC     [104]    _TFT_Set_Address_ILI9342
0x1B64     [104]    _TFT_Set_Address_ILI9340
0x1BCC      [92]    _TFT_Write_Data
0x1C28     [212]    _TFT_Set_Address_HX8352A
0x1CFC     [104]    _TFT_Set_Address_R61526
0x1D64     [104]    _TFT_Set_Address_ILI9481
0x1DCC     [620]    _TFT_Rectangle
0x2038      [48]    _TFT_16bit_Write_Data
0x2068     [136]    _TFT_Write_Text
0x20F0      [96]    _TFT_SSD1963_8bit_Write_Data
0x2150      [16]    __Lib_TFT_Is_SSD1963_Set
0x2160     [108]    _TFT_Set_Font
0x21CC     [104]    _TFT_Set_Address_SST7715R
0x2238      [48]    _Init_ADC
0x2268     [220]    _TFT_Init_ILI9341_8bit
0x2344      [28]    _GPIO_Digital_Output
0x2360      [16]    _TP_TFT_Set_Default_Mode
0x2370      [28]    _TFT_Set_Default_Mode
0x238C     [236]    _TP_TFT_Init
0x2478     [360]    _TFT_Set_Address_SSD1963I
0x25E0     [328]    _TFT_Set_Address_SSD1963II
0x2728      [16]    _TP_TFT_Set_ADC_Threshold
0x2738     [120]    _TFT_Set_Address
0x27B0      [64]    _draw_rectangle
0x27F0      [72]    _draw_intro_screen
0x2838      [48]    _Init_MCU
0x2868      [52]    P7_final_project_driver_InitializeObjects
0x289C      [88]    P7_final_project_driver_InitializeTouchPanel
0x28F4     [144]    _TFT_Fill_Screen
0x2984      [48]    _draw_info_text
0x29B4     [236]    _DrawScreen
0x2AA0      [24]    _rand_num_gen
0x2AB8      [20]    ___CC2DW
0x2AD0      [92]    _debug
0x2B2C     [108]    __Lib_System_105_107_SystemClockSetDefault
0x2B98      [16]    _set_cur_screen_run_flag
0x2BA8     [128]    _load_game_screen
0x2C28     [196]    _init_interrupt
0x2CEC      [80]    _init_timer2
0x2D3C     [352]    _load_intro_screen
0x2EA0     [104]    _Start_TP
0x2F08      [58]    ___FillZeros
0x2F44     [220]    _init_cfg_M_CTL
0x3020     [200]    _config_USART1
0x30E8       [8]    ___GenExcept
0x30F0     [100]    _EXTI15_10
0x3154      [20]    __Lib_System_105_107_InitialSetUpFosc
0x3168     [150]    _main
0x3200     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    P7_final_project_main_cur_screen_run_flag
0x20000001       [1]    __Lib_TFT___no_acceleration
0x20000002       [2]    __Lib_TFT_Ptr_Set
0x20000004       [1]    __Lib_TFT_FontInitialized
0x20000005       [1]    __Lib_TFT___SSD1963_controller
0x20000006       [2]    __Lib_TFT_Defs___controller
0x20000008       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000009       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x2000000A       [1]    __Lib_TouchPanel_TFT__TP_Rotate_180
0x2000000B       [1]    P7_final_project_main_GAME_PHASE
0x2000000C       [1]    _PenDown
0x2000000D       [1]    _object_pressed
0x2000000E       [2]    _PressedObjectType
0x20000010       [4]    _PressedObject
0x20000014       [2]    _display_width
0x20000016       [8]    _Screen1
0x2000001E       [2]    _display_height
0x20000020       [4]    _CurrentScreen
0x20000024       [4]    _ADC_Get_Sample_Ptr
0x20000028       [4]    ___System_CLOCK_IN_KHZ
0x2000002C       [2]    _TFT_DISP_WIDTH
0x2000002E       [2]    _TFT_DISP_HEIGHT
0x20000030       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000034       [4]    _TFT_Set_Address_Ptr
0x20000038       [4]    _TFT_Write_Data_Ptr
0x2000003C      [10]    __Lib_TFT_headerBuffer
0x20000046       [2]    __Lib_TFT__fontFirstChar
0x20000048       [4]    _TFT_Get_Ext_Data_Ptr
0x2000004C       [2]    __Lib_TFT__fontLastChar
0x2000004E       [1]    __Lib_TFT_FontOrientation
0x2000004F       [1]    _ExternalFontSet
0x20000050       [4]    __Lib_TFT__font
0x20000054       [2]    __Lib_TFT_y_cord
0x20000056       [2]    __Lib_TFT__fontHeight
0x20000058       [2]    __Lib_TFT_x_cord
0x2000005A       [2]    __Lib_TFT_FontColor
0x2000005C       [4]    __Lib_TFT_activeExtFont
0x20000060       [1]    __Lib_TFT_BrushEnabled
0x20000061       [1]    __Lib_TFT_GradientEnabled
0x20000062       [2]    __Lib_TFT_BrushColor
0x20000064       [1]    __Lib_TFT_GradientOrientation
0x20000065       [1]    __Lib_TFT_PenWidth
0x20000066       [2]    __Lib_TFT_GradColorFrom
0x20000068       [2]    __Lib_TFT_GradColorTo
0x2000006A       [2]    __Lib_TFT_PenColor
0x2000006C       [4]    _TFT_Set_Index_Ptr
0x20000070       [4]    _TFT_Write_Command_Ptr
0x20000074       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x20000076       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x20000078       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x2000007A       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x2000007B       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x2000007C       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x2000007E       [2]    __Lib_TouchPanel_TFT_y_coord_old
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3358    [2168]    _TFT_defaultFont
0x3BD0      [32]    _intro_msg
0x3BF0      [30]    _pub_msg
0x3C0E       [1]    ?ICSload_intro_screen_rotation_L0
0x3C0F       [1]    ?ICSload_intro_screen_scroll_dir_L0
0x3C12       [4]    ?ICSload_intro_screen_x_axis_L0
0x3C16       [4]    ?ICSload_intro_screen_y_axis_L0
0x3C1A       [4]    ?ICSload_intro_screen_counter_L0
0x3C1E      [16]    __Lib_System_105_107_APBAHBPrescTable
0x3C30       [4]    ?ICSload_game_screen_x_axis_L0
0x3C34       [4]    ?ICSload_game_screen_y_axis_L0
0x3C38       [4]    ?ICSload_game_screen_pixel_s_L0
0x3C3C       [1]    ?ICSP7_final_project_main_cur_screen_run_flag
0x3C3D       [1]    ?ICS__Lib_TFT___no_acceleration
0x3C3E       [2]    ?ICS__Lib_TFT_Ptr_Set
0x3C40       [1]    ?ICS__Lib_TFT_FontInitialized
0x3C41       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x3C42       [2]    ?ICS__Lib_TFT_Defs___controller
0x3C44       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x3C45       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x3C46       [1]    ?ICS__Lib_TouchPanel_TFT__TP_Rotate_180
0x3C47       [1]    ?ICSP7_final_project_main_GAME_PHASE
