#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 14 11:46:42 2020
# Process ID: 2136
# Current directory: F:/lfas/finish/PS/ov5640_gray_lcd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7108 F:\lfas\finish\PS\ov5640_gray_lcd\ov5640_gray_lcd.xpr
# Log file: F:/lfas/finish/PS/ov5640_gray_lcd/vivado.log
# Journal file: F:/lfas/finish/PS/ov5640_gray_lcd\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/lfas/finish/PS/ov5640_gray_lcd/ov5640_gray_lcd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/lfas/edge/23_ov5640_lcd/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/lfas/edge/ip_repo/rgb2ycbcr'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 795.109 ; gain = 133.012
update_compile_order -fileset sources_1
open_bd_design {F:/lfas/finish/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- alientek.com:user:rgb2lcd:1.4 - rgb2lcd_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- opnendv.com:user:rgb2ycbcr:1.0 - rgb2ycbcr_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /ov5640_capture_data_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2lcd_0/vid_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2ycbcr_0/rst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rgb2ycbcr_0/ycbcbr_clken(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <F:/lfas/finish/PS/ov5640_gray_lcd/ov5640_gray_lcd.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 15:28:16 2020...
