
*** Running vivado
    with args -log lab2_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lab2_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'o:/ENGS_128/ENGS128_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'lab2_FIR_0_0' generated file not found 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/myROM.coe'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'lab2_FIR_0_0' generated file not found 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/myROM.coe'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'lab2_FIR_0_1' generated file not found 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/src/myROM.coe'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'lab2_FIR_0_1' generated file not found 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/src/myROM.coe'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 298.734 ; gain = 80.250
Command: synth_design -top lab2_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 377.188 ; gain = 168.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_wrapper' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_0' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:135]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_1' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:142]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_2' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:149]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_3' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:156]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_4' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:163]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_5' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:170]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_6' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:177]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:17333' bound to instance 'clp_data_tri_iobuf_7' of component 'IOBUF' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:184]
INFO: [Synth 8-3491] module 'lab2' declared at 'O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2332' bound to instance 'lab2_i' of component 'lab2' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lab2' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2377]
INFO: [Synth 8-638] synthesizing module 'CIC_imp_18IBZ2B' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:28]
INFO: [Synth 8-3491] module 'lab2_CIC_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_0/synth/lab2_CIC_0_0.vhd:56' bound to instance 'CIC_0' of component 'lab2_CIC_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'lab2_CIC_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_0/synth/lab2_CIC_0_0.vhd:69]
INFO: [Synth 8-3491] module 'CIC' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:34' bound to instance 'U0' of component 'CIC' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_0/synth/lab2_CIC_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'CIC' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:50]
INFO: [Synth 8-113] binding component instance 'nine_sixty_clk_buf' to cell 'BUFG' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:105]
INFO: [Synth 8-3491] module 'integrator' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:34' bound to instance 'integrator_1' of component 'integrator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:110]
INFO: [Synth 8-638] synthesizing module 'integrator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:42]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'integrator' (2#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:42]
INFO: [Synth 8-3491] module 'integrator' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:34' bound to instance 'integrator_2' of component 'integrator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:121]
INFO: [Synth 8-3491] module 'integrator' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/integrator.vhd:34' bound to instance 'integrator_3' of component 'integrator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:132]
INFO: [Synth 8-3491] module 'comb_filter' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/comb_filter.vhd:34' bound to instance 'comb_filter_1' of component 'comb_filter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:143]
INFO: [Synth 8-638] synthesizing module 'comb_filter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/comb_filter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'comb_filter' (3#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/comb_filter.vhd:42]
INFO: [Synth 8-3491] module 'comb_filter' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/comb_filter.vhd:34' bound to instance 'comb_filter_2' of component 'comb_filter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:154]
INFO: [Synth 8-3491] module 'comb_filter' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/comb_filter.vhd:34' bound to instance 'comb_filter_3' of component 'comb_filter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:165]
WARNING: [Synth 8-614] signal 'en960R' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:245]
WARNING: [Synth 8-614] signal 'data_in_tvalid' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'CIC' (4#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'lab2_CIC_0_0' (5#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_0/synth/lab2_CIC_0_0.vhd:69]
INFO: [Synth 8-3491] module 'lab2_CIC_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_1/synth/lab2_CIC_0_1.vhd:56' bound to instance 'CIC_1' of component 'lab2_CIC_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:87]
INFO: [Synth 8-638] synthesizing module 'lab2_CIC_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_1/synth/lab2_CIC_0_1.vhd:69]
INFO: [Synth 8-3491] module 'CIC' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cic_v1_0/src/CIC.vhd:34' bound to instance 'U0' of component 'CIC' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_1/synth/lab2_CIC_0_1.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'lab2_CIC_0_1' (6#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_CIC_0_1/synth/lab2_CIC_0_1.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'CIC_imp_18IBZ2B' (7#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:28]
INFO: [Synth 8-638] synthesizing module 'DDS_imp_1FIXAQ9' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:135]
INFO: [Synth 8-3491] module 'lab2_DDSclocking_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/synth/lab2_DDSclocking_0_1.vhd:56' bound to instance 'DDSclocking_0' of component 'lab2_DDSclocking_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:243]
INFO: [Synth 8-638] synthesizing module 'lab2_DDSclocking_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/synth/lab2_DDSclocking_0_1.vhd:67]
INFO: [Synth 8-3491] module 'DDSclocking' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/ddsclocking_v1_0/src/divider.vhd:26' bound to instance 'U0' of component 'DDSclocking' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/synth/lab2_DDSclocking_0_1.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DDSclocking' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/ddsclocking_v1_0/src/divider.vhd:31]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.v:72' bound to instance 'clock_wiz' of component 'clk_wiz_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/ddsclocking_v1_0/src/divider.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.v:72]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (8#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (9#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (10#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (11#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (12#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.v:72]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/ddsclocking_v1_0/src/divider.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'DDSclocking' (13#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/ddsclocking_v1_0/src/divider.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lab2_DDSclocking_0_1' (14#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/synth/lab2_DDSclocking_0_1.vhd:67]
INFO: [Synth 8-3491] module 'lab2_dds_compiler_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:59' bound to instance 'dds_compiler_0' of component 'lab2_dds_compiler_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:252]
INFO: [Synth 8-638] synthesizing module 'lab2_dds_compiler_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:69]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:72]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lab2_dds_compiler_0_0' (23#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_dds_compiler_0_0/synth/lab2_dds_compiler_0_0.vhd:69]
INFO: [Synth 8-3491] module 'lab2_s_axis_mm2s_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_s_axis_mm2s_0_1_1/synth/lab2_s_axis_mm2s_0_1.vhd:56' bound to instance 's_axis_mm2s_0' of component 'lab2_s_axis_mm2s_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:260]
INFO: [Synth 8-638] synthesizing module 'lab2_s_axis_mm2s_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_s_axis_mm2s_0_1_1/synth/lab2_s_axis_mm2s_0_1.vhd:86]
INFO: [Synth 8-3491] module 's_axis_mm2s_v1_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0.vhd:5' bound to instance 'U0' of component 's_axis_mm2s_v1_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_s_axis_mm2s_0_1_1/synth/lab2_s_axis_mm2s_0_1.vhd:155]
INFO: [Synth 8-638] synthesizing module 's_axis_mm2s_v1_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0.vhd:59]
INFO: [Synth 8-3491] module 's_axis_mm2s_v1_0_S00_AXI' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0_S00_AXI.vhd:5' bound to instance 's_axis_mm2s_v1_0_S00_AXI_inst' of component 's_axis_mm2s_v1_0_S00_AXI' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 's_axis_mm2s_v1_0_S00_AXI' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0_S00_AXI.vhd:219]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0_S00_AXI.vhd:349]
INFO: [Synth 8-256] done synthesizing module 's_axis_mm2s_v1_0_S00_AXI' (24#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 's_axis_mm2s_v1_0' (25#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/s_axis_mm2s_v1_0/hdl/s_axis_mm2s_v1_0.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'lab2_s_axis_mm2s_0_1' (26#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_s_axis_mm2s_0_1_1/synth/lab2_s_axis_mm2s_0_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'DDS_imp_1FIXAQ9' (27#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'FIR_imp_1CS8RME' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:304]
INFO: [Synth 8-3491] module 'lab2_FIR_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/synth/lab2_FIR_0_0.vhd:56' bound to instance 'FIR_0' of component 'lab2_FIR_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:334]
INFO: [Synth 8-638] synthesizing module 'lab2_FIR_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/synth/lab2_FIR_0_0.vhd:65]
INFO: [Synth 8-3491] module 'FIR' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:33' bound to instance 'U0' of component 'FIR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/synth/lab2_FIR_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FIR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:45]
INFO: [Synth 8-3491] module 'block_ram_stack' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/block_ram_stack.vhd:34' bound to instance 'x_in_block' of component 'block_ram_stack' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:108]
INFO: [Synth 8-638] synthesizing module 'block_ram_stack' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/block_ram_stack.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'block_ram_stack' (28#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/block_ram_stack.vhd:44]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:56' bound to instance 'const_block' of component 'blk_mem_gen_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:119]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_2' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (37#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
WARNING: [Synth 8-614] signal 'output_reg_en' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:132]
WARNING: [Synth 8-614] signal 'next_sample_en' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:141]
WARNING: [Synth 8-614] signal 'addr_to_fetch' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'FIR' (38#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lab2_FIR_0_0' (39#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_0/synth/lab2_FIR_0_0.vhd:65]
INFO: [Synth 8-3491] module 'lab2_FIR_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/synth/lab2_FIR_0_1.vhd:56' bound to instance 'FIR_1' of component 'lab2_FIR_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:341]
INFO: [Synth 8-638] synthesizing module 'lab2_FIR_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/synth/lab2_FIR_0_1.vhd:65]
INFO: [Synth 8-3491] module 'FIR' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/fir_v1_0/src/FIR_control.vhd:33' bound to instance 'U0' of component 'FIR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/synth/lab2_FIR_0_1.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'lab2_FIR_0_1' (40#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_FIR_0_1/synth/lab2_FIR_0_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FIR_imp_1CS8RME' (41#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:304]
INFO: [Synth 8-3491] module 'lab2_xlslice_2_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_0/synth/lab2_xlslice_2_0.vhd:59' bound to instance 'I' of component 'lab2_xlslice_2_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2715]
INFO: [Synth 8-638] synthesizing module 'lab2_xlslice_2_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_0/synth/lab2_xlslice_2_0.vhd:66]
INFO: [Synth 8-3491] module 'xlslice' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_0/synth/lab2_xlslice_2_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (42#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlslice_2_0' (43#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_0/synth/lab2_xlslice_2_0.vhd:66]
INFO: [Synth 8-3491] module 'lab2_xlslice_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_0/synth/lab2_xlslice_0_0.vhd:59' bound to instance 'I1' of component 'lab2_xlslice_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2720]
INFO: [Synth 8-638] synthesizing module 'lab2_xlslice_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_0/synth/lab2_xlslice_0_0.vhd:66]
INFO: [Synth 8-3491] module 'xlslice' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_0/synth/lab2_xlslice_0_0.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlslice_0_0' (44#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_0/synth/lab2_xlslice_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Processor_imp_JM0K1L' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1866]
INFO: [Synth 8-3491] module 'lab2_processing_system7_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/synth/lab2_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'lab2_processing_system7_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'lab2_processing_system7_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/synth/lab2_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (45#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (46#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (47#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/synth/lab2_processing_system7_0_0.v:324]
INFO: [Synth 8-256] done synthesizing module 'lab2_processing_system7_0_0' (48#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/synth/lab2_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'lab2_processing_system7_0_axi_periph_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1187]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1JEGUJ' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:499]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1JEGUJ' (49#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:499]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_16BFPOD' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_16BFPOD' (50#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:606]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1RIDB3A' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:707]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1RIDB3A' (51#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:707]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1I5LOFY' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:831]
INFO: [Synth 8-3491] module 'lab2_auto_pc_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_auto_pc_0/synth/lab2_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'lab2_auto_pc_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1014]
INFO: [Synth 8-638] synthesizing module 'lab2_auto_pc_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_auto_pc_0/synth/lab2_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_incr_cmd' (52#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wrap_cmd' (53#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_cmd_translator' (54#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_wr_cmd_fsm' (55#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_aw_channel' (56#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo' (57#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized0' (57#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_b_channel' (58#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_rd_cmd_fsm' (59#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_ar_channel' (60#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized1' (60#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_simple_fifo__parameterized2' (60#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s_r_channel' (61#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (62#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice' (63#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized0' (63#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized1' (63#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized2' (63#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (64#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized3' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized4' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized5' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized6' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized7' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axi_register_slice__parameterized0' (65#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_b2s' (66#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_8_axi_protocol_converter' (67#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'lab2_auto_pc_0' (68#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_auto_pc_0/synth/lab2_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1I5LOFY' (69#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:831]
INFO: [Synth 8-3491] module 'lab2_xbar_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xbar_0/synth/lab2_xbar_0.v:59' bound to instance 'xbar' of component 'lab2_xbar_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'lab2_xbar_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xbar_0/synth/lab2_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (70#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (71#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (71#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (71#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_decoder' (72#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_decerr_slave' (73#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_addr_arbiter_sasd' (74#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter' (75#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_splitter__parameterized0' (75#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_8_axic_register_slice__parameterized8' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (76#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_crossbar_sasd' (77#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_9_axi_crossbar' (78#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'lab2_xbar_0' (79#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xbar_0/synth/lab2_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'lab2_processing_system7_0_axi_periph_0' (80#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1187]
INFO: [Synth 8-3491] module 'lab2_rst_processing_system7_0_100M_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/synth/lab2_rst_processing_system7_0_100M_0.vhd:56' bound to instance 'rst_processing_system7_0_100M' of component 'lab2_rst_processing_system7_0_100M_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2314]
INFO: [Synth 8-638] synthesizing module 'lab2_rst_processing_system7_0_100M_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/synth/lab2_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/synth/lab2_rst_processing_system7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (81#1) [C:/Xilinx/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (82#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (83#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (84#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (85#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (86#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'lab2_rst_processing_system7_0_100M_0' (87#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/synth/lab2_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Processor_imp_JM0K1L' (88#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:1866]
INFO: [Synth 8-3491] module 'lab2_xlslice_2_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_1/synth/lab2_xlslice_2_1.vhd:59' bound to instance 'Q' of component 'lab2_xlslice_2_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2805]
INFO: [Synth 8-638] synthesizing module 'lab2_xlslice_2_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_1/synth/lab2_xlslice_2_1.vhd:66]
INFO: [Synth 8-3491] module 'xlslice' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_1/synth/lab2_xlslice_2_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (88#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlslice_2_1' (89#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_2_1/synth/lab2_xlslice_2_1.vhd:66]
INFO: [Synth 8-3491] module 'lab2_xlslice_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_1/synth/lab2_xlslice_0_1.vhd:59' bound to instance 'Q1' of component 'lab2_xlslice_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2810]
INFO: [Synth 8-638] synthesizing module 'lab2_xlslice_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_1/synth/lab2_xlslice_0_1.vhd:66]
INFO: [Synth 8-3491] module 'xlslice' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_1/synth/lab2_xlslice_0_1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized4' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized4' (89#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlslice_v1_0/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlslice_0_1' (90#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlslice_0_1/synth/lab2_xlslice_0_1.vhd:66]
INFO: [Synth 8-3491] module 'lab2_axi_gpio_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/synth/lab2_axi_gpio_0_1.vhd:59' bound to instance 'axi_gpio_0' of component 'lab2_axi_gpio_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2815]
INFO: [Synth 8-638] synthesizing module 'lab2_axi_gpio_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/synth/lab2_axi_gpio_0_1.vhd:86]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/synth/lab2_axi_gpio_0_1.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (91#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (92#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (93#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (94#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (95#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/interrupt_control_v3_1/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (95#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (95#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (96#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (97#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'lab2_axi_gpio_0_1' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/synth/lab2_axi_gpio_0_1.vhd:86]
INFO: [Synth 8-3491] module 'lab2_axi_gpio_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/synth/lab2_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_clp' of component 'lab2_axi_gpio_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2840]
INFO: [Synth 8-638] synthesizing module 'lab2_axi_gpio_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/synth/lab2_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/synth/lab2_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
WARNING: [Synth 8-5827] expecting unsigned expression [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:438]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:579]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:837]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (98#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'lab2_axi_gpio_0_0' (99#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/synth/lab2_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-3491] module 'lab2_cmpy_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_cmpy_0_0/synth/lab2_cmpy_0_0.vhd:56' bound to instance 'cmpy_0' of component 'lab2_cmpy_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2866]
INFO: [Synth 8-638] synthesizing module 'lab2_cmpy_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_cmpy_0_0/synth/lab2_cmpy_0_0.vhd:69]
INFO: [Synth 8-3491] module 'cmpy' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:35' bound to instance 'U0' of component 'cmpy' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_cmpy_0_0/synth/lab2_cmpy_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cmpy' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (100#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'lab2_cmpy_0_0' (101#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_cmpy_0_0/synth/lab2_cmpy_0_0.vhd:69]
INFO: [Synth 8-3491] module 'lab2_demodulator_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_demodulator_0_1/synth/lab2_demodulator_0_1.vhd:56' bound to instance 'demodulator_0' of component 'lab2_demodulator_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2877]
INFO: [Synth 8-638] synthesizing module 'lab2_demodulator_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_demodulator_0_1/synth/lab2_demodulator_0_1.vhd:65]
INFO: [Synth 8-3491] module 'demodulator' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:34' bound to instance 'U0' of component 'demodulator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_demodulator_0_1/synth/lab2_demodulator_0_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'demodulator' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'demodulator' (102#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lab2_demodulator_0_1' (103#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_demodulator_0_1/synth/lab2_demodulator_0_1.vhd:65]
INFO: [Synth 8-638] synthesizing module 'downsampler_imp_2QI8W6' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:367]
INFO: [Synth 8-3491] module 'lab2_downsampler_0_2' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_2/synth/lab2_downsampler_0_2.vhd:56' bound to instance 'downsampler_0' of component 'lab2_downsampler_0_2' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:427]
INFO: [Synth 8-638] synthesizing module 'lab2_downsampler_0_2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_2/synth/lab2_downsampler_0_2.vhd:68]
INFO: [Synth 8-3491] module 'downsampler' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/downsampler_v1_0/src/downsampler.vhd:34' bound to instance 'U0' of component 'downsampler' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_2/synth/lab2_downsampler_0_2.vhd:91]
INFO: [Synth 8-638] synthesizing module 'downsampler' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/downsampler_v1_0/src/downsampler.vhd:46]
WARNING: [Synth 8-614] signal 'EN_TICK_TC' is read in the process but is not in the sensitivity list [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/downsampler_v1_0/src/downsampler.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'downsampler' (104#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/downsampler_v1_0/src/downsampler.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'lab2_downsampler_0_2' (105#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_2/synth/lab2_downsampler_0_2.vhd:68]
INFO: [Synth 8-3491] module 'lab2_downsampler_0_3' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_3/synth/lab2_downsampler_0_3.vhd:56' bound to instance 'downsampler_1' of component 'lab2_downsampler_0_3' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:437]
INFO: [Synth 8-638] synthesizing module 'lab2_downsampler_0_3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_3/synth/lab2_downsampler_0_3.vhd:68]
INFO: [Synth 8-3491] module 'downsampler' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/downsampler_v1_0/src/downsampler.vhd:34' bound to instance 'U0' of component 'downsampler' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_3/synth/lab2_downsampler_0_3.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'lab2_downsampler_0_3' (106#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_downsampler_0_3/synth/lab2_downsampler_0_3.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'downsampler_imp_2QI8W6' (107#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:367]
INFO: [Synth 8-3491] module 'lab2_pmod_ad1_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_ad1_0_0/synth/lab2_pmod_ad1_0_0.vhd:56' bound to instance 'pmod_ad1_0' of component 'lab2_pmod_ad1_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2896]
INFO: [Synth 8-638] synthesizing module 'lab2_pmod_ad1_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_ad1_0_0/synth/lab2_pmod_ad1_0_0.vhd:70]
INFO: [Synth 8-3491] module 'pmod_ad1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:28' bound to instance 'U0' of component 'pmod_ad1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_ad1_0_0/synth/lab2_pmod_ad1_0_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pmod_ad1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pmod_ad1' (108#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lab2_pmod_ad1_0_0' (109#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_ad1_0_0/synth/lab2_pmod_ad1_0_0.vhd:70]
INFO: [Synth 8-3491] module 'lab2_pmod_da2_0_1' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_da2_0_1/synth/lab2_pmod_da2_0_1.vhd:56' bound to instance 'pmod_da2_0' of component 'lab2_pmod_da2_0_1' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'lab2_pmod_da2_0_1' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_da2_0_1/synth/lab2_pmod_da2_0_1.vhd:70]
INFO: [Synth 8-3491] module 'pmod_da2' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_da2_v1_0/src/pmod_da2_17S.vhd:48' bound to instance 'U0' of component 'pmod_da2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_da2_0_1/synth/lab2_pmod_da2_0_1.vhd:95]
INFO: [Synth 8-638] synthesizing module 'pmod_da2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_da2_v1_0/src/pmod_da2_17S.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'pmod_da2' (110#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_da2_v1_0/src/pmod_da2_17S.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'lab2_pmod_da2_0_1' (111#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_pmod_da2_0_1/synth/lab2_pmod_da2_0_1.vhd:70]
INFO: [Synth 8-3491] module 'lab2_shifter_0_2' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_2/synth/lab2_shifter_0_2.vhd:56' bound to instance 'shifter_0' of component 'lab2_shifter_0_2' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2920]
INFO: [Synth 8-638] synthesizing module 'lab2_shifter_0_2' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_2/synth/lab2_shifter_0_2.vhd:63]
INFO: [Synth 8-3491] module 'shifter' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/shifter_v1_0/src/shifter.vhd:34' bound to instance 'U0' of component 'shifter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_2/synth/lab2_shifter_0_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'shifter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/shifter_v1_0/src/shifter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'shifter' (112#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/shifter_v1_0/src/shifter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab2_shifter_0_2' (113#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_2/synth/lab2_shifter_0_2.vhd:63]
INFO: [Synth 8-3491] module 'lab2_shifter_0_3' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_3/synth/lab2_shifter_0_3.vhd:56' bound to instance 'shifter_1' of component 'lab2_shifter_0_3' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2925]
INFO: [Synth 8-638] synthesizing module 'lab2_shifter_0_3' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_3/synth/lab2_shifter_0_3.vhd:63]
INFO: [Synth 8-3491] module 'shifter' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/shifter_v1_0/src/shifter.vhd:34' bound to instance 'U0' of component 'shifter' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_3/synth/lab2_shifter_0_3.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'lab2_shifter_0_3' (114#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_shifter_0_3/synth/lab2_shifter_0_3.vhd:63]
INFO: [Synth 8-3491] module 'lab2_xlconcat_0_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_0_0/synth/lab2_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'lab2_xlconcat_0_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'lab2_xlconcat_0_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_0_0/synth/lab2_xlconcat_0_0.vhd:67]
INFO: [Synth 8-3491] module 'xlconcat' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_0_0/synth/lab2_xlconcat_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (115#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlconcat_0_0' (116#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_0_0/synth/lab2_xlconcat_0_0.vhd:67]
INFO: [Synth 8-3491] module 'lab2_xlconcat_1_0' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_1_0/synth/lab2_xlconcat_1_0.vhd:59' bound to instance 'xlconcat_1' of component 'lab2_xlconcat_1_0' [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2936]
INFO: [Synth 8-638] synthesizing module 'lab2_xlconcat_1_0' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_1_0/synth/lab2_xlconcat_1_0.vhd:67]
INFO: [Synth 8-3491] module 'xlconcat' declared at 'o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_1_0/synth/lab2_xlconcat_1_0.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'lab2_xlconcat_1_0' (117#1) [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_xlconcat_1_0/synth/lab2_xlconcat_1_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'lab2' (118#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2.vhd:2377]
INFO: [Synth 8-256] done synthesizing module 'lab2_wrapper' (119#1) [O:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/hdl/lab2_wrapper.vhd:53]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[15]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[14]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[13]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[12]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[11]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[10]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[9]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[8]
WARNING: [Synth 8-3331] design shifter has unconnected port data_in[7]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[31]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[30]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[29]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[28]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[15]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[14]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[13]
WARNING: [Synth 8-3331] design pmod_da2 has unconnected port s_axis_da2_tdata[12]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[15]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[14]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[13]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[12]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[11]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[10]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[9]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[8]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[7]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[6]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[5]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[4]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[3]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[2]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[1]
WARNING: [Synth 8-3331] design downsampler_imp_2QI8W6 has unconnected port data_out[0]
WARNING: [Synth 8-3331] design cmpy has unconnected port aresetn
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[31]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[30]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[29]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[28]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[15]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[14]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[13]
WARNING: [Synth 8-3331] design cmpy has unconnected port s_axis_a_tdata[12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:30 . Memory (MB): peak = 619.406 ; gain = 410.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:37 . Memory (MB): peak = 619.406 ; gain = 410.449
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/lab2_processing_system7_0_0.xdc] for cell 'lab2_i/Processor/processing_system7_0/inst'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/lab2_processing_system7_0_0.xdc] for cell 'lab2_i/Processor/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_processing_system7_0_0/lab2_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_rst_processing_system7_0_100M_0/lab2_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_i/Processor/rst_processing_system7_0_100M/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0_board.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0_board.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_0/lab2_axi_gpio_0_0.xdc] for cell 'lab2_i/axi_gpio_clp/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1_board.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1_board.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_axi_gpio_0_1/lab2_axi_gpio_0_1.xdc] for cell 'lab2_i/axi_gpio_0/U0'
Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst'
Finished Parsing XDC File [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ip/lab2_DDSclocking_0_1/src/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [O:/ENGS_128/lab6/lab6.srcs/constrs_1/imports/lab2_actually/zybo_master_lab2.xdc]
Finished Parsing XDC File [O:/ENGS_128/lab6/lab6.srcs/constrs_1/imports/lab2_actually/zybo_master_lab2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS_128/lab6/lab6.srcs/constrs_1/imports/lab2_actually/zybo_master_lab2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 141 instances were transformed.
  FDR => FDRE: 132 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 764.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:02:03 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for lab2_i/Processor/processing_system7_0/inst. (constraint file  O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/rst_processing_system7_0_100M/U0. (constraint file  O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc, line 108).
Applied set_property DONT_TOUCH = true for lab2_i/axi_gpio_clp/U0. (constraint file  O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true for lab2_i/axi_gpio_0/U0. (constraint file  O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property DONT_TOUCH = true for lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst. (constraint file  O:/ENGS_128/lab6/lab6.runs/synth_1/dont_touch.xdc, line 134).
Applied set_property DONT_TOUCH = true for lab2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/CIC/CIC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/CIC/CIC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/DDS/DDSclocking_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/DDS/DDSclocking_0/U0/clock_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/DDS/dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/DDS/s_axis_mm2s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/FIR/FIR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/FIR/FIR_0/U0/const_block. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/FIR/FIR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/FIR/FIR_1/U0/const_block. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/I1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Processor/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Q. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/Q1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/axi_gpio_clp. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/cmpy_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/demodulator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/downsampler/downsampler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/downsampler/downsampler_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/pmod_ad1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/pmod_da2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/shifter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/shifter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lab2_i/xlconcat_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:04 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_start_conversion_bufg_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en_tick_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-5545] ROM "slow_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "en_tick_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'ser_data_reg1_reg' and it is trimmed from '16' to '15' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'ser_data_reg2_reg' and it is trimmed from '16' to '15' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:76]
INFO: [Synth 8-5546] ROM "shift_count_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'spi_cs_reg' in module 'pmod_da2'
INFO: [Synth 8-5544] ROM "spi_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sh" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_ld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spi_syncL" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                  iSTATE |                              100 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_cs_reg' using encoding 'sequential' in module 'pmod_da2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:02:08 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:02:08 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U0/en_tick_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clk_start_conversion_bufg_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/en_tick_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clk_start_conversion_bufg_in" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clk_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_lite_ipif_v3_0/hdl/src/vhdl/slave_attachment.vhd:391]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/xilinx.com/axi_gpio_v2_0/hdl/src/vhdl/axi_gpio.vhd:608]
INFO: [Synth 8-4471] merging register 'U0/a_imag_reg[11:0]' into 'U0/a_imag_reg[11:0]' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:77]
INFO: [Synth 8-4471] merging register 'U0/a_real_reg[11:0]' into 'U0/a_real_reg[11:0]' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:75]
INFO: [Synth 8-4471] merging register 'U0/b_real_reg[15:0]' into 'U0/b_real_reg[15:0]' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:76]
INFO: [Synth 8-4471] merging register 'U0/b_imag_reg[15:0]' into 'U0/b_imag_reg[15:0]' [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/cmpy_v1_0/src/cmpy.vhd:78]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/demodulator_v1_0/src/demodulator.vhd:68]
INFO: [Synth 8-5545] ROM "U0/en_tick_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/slow_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/en_tick_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/NEXT_STATE" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkdiv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/slow_clock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3936] Found unconnected internal register 'U0/ser_data_reg2_reg' and it is trimmed from '15' to '14' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:76]
INFO: [Synth 8-3936] Found unconnected internal register 'U0/ser_data_reg1_reg' and it is trimmed from '15' to '14' bits. [o:/ENGS_128/lab6/lab6.srcs/sources_1/bd/lab2/ipshared/dartmouth.edu/pmod_ad1_v1_0/src/pmod_ad1_17S.vhd:75]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:02:10 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:32 ; elapsed = 00:02:10 . Memory (MB): peak = 764.488 ; gain = 555.531

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3332] Sequential element (U0/min_reg_reg[1]) is unused and will be removed from module lab2_demodulator_0_1.
INFO: [Synth 8-3332] Sequential element (U0/min_reg_reg[0]) is unused and will be removed from module lab2_demodulator_0_1.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[15]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[16]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[17]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[18]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[19]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[20]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[21]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[22]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[23]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[24]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[25]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[26]' (FDE) to 'lab2_i/CIC/CIC_0/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[26]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[25]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[24]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[23]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[22]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[21]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[20]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[19]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[18]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[17]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[16]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[15]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[11]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[10]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[9]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[8]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[7]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[6]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[5]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[4]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[3]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[2]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[1]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[0]) is unused and will be removed from module lab2_CIC_0_0.
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[15]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[16]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[17]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[18]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[19]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[20]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[21]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[22]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[23]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[24]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[25]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[26]' (FDE) to 'lab2_i/CIC/CIC_1/U0/data_in_reg_reg[27]'
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[26]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[25]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[24]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[23]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[22]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[21]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[20]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[19]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[18]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[17]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[16]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/data_in_reg_reg[15]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[11]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[10]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[9]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[8]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[7]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[6]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[5]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[4]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[3]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[2]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[1]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3332] Sequential element (U0/comb_filter_3/output_reg_reg[0]) is unused and will be removed from module lab2_CIC_0_1.
INFO: [Synth 8-3886] merging instance 'lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/\DDS/s_axis_mm2s_0 /\U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/\DDS/s_axis_mm2s_0 /\U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lab2_i/\DDS/s_axis_mm2s_0 /\U0/m00_axis_tvalid_reg )
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/s_axis_mm2s_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3332] Sequential element (U0/m00_axis_tvalid_reg) is unused and will be removed from module lab2_s_axis_mm2s_0_1.
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]) is unused and will be removed from module lab2_auto_pc_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'lab2_i/Processor/rst_processing_system7_0_100M/U0/SEQ/core_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'lab2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[1] )
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'lab2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/axi_gpio_clp/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lab2_i/axi_gpio_clp/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[0]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[1]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[2]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[6]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[3]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[7]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[4]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[8]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[5]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[9]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[6]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[10]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[7]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[11]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[8]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[12]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[9]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[13]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[10]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[14]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_reg[11]' (FD) to 'lab2_i/downsampler/downsampler_0/U0/data_out_reg_full_reg[15]'
INFO: [Synth 8-3886] merging instance 'lab2_i/downsampler/downsampler_1/U0/data_out_reg_reg[0]' (FD) to 'lab2_i/downsampler/downsampler_1/U0/data_out_reg_full_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:15 . Memory (MB): peak = 764.488 ; gain = 555.531
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:35 ; elapsed = 00:02:15 . Memory (MB): peak = 764.488 ; gain = 555.531

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:26 . Memory (MB): peak = 926.629 ; gain = 717.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:26 . Memory (MB): peak = 943.695 ; gain = 734.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:02:29 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:02:29 . Memory (MB): peak = 963.793 ; gain = 754.836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:02:29 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:30 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:30 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    10|
|3     |CARRY4     |   216|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_2  |     2|
|7     |LUT1       |   494|
|8     |LUT2       |   610|
|9     |LUT3       |   392|
|10    |LUT4       |   198|
|11    |LUT5       |   253|
|12    |LUT6       |   265|
|13    |MMCME2_ADV |     1|
|14    |MUXF7      |    65|
|15    |MUXF8      |    32|
|16    |PS7        |     1|
|17    |RAMB18E1   |     1|
|18    |RAMB18E1_1 |     2|
|19    |SRL16      |     1|
|20    |SRL16E     |    25|
|21    |SRLC32E    |   175|
|22    |FDR        |    88|
|23    |FDRE       |  2402|
|24    |FDSE       |    81|
|25    |IBUF       |    11|
|26    |IOBUF      |     8|
|27    |OBUF       |    10|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 462 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:56 . Memory (MB): peak = 963.793 ; gain = 519.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 963.793 ; gain = 754.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  FDR => FDRE: 88 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
836 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:21 . Memory (MB): peak = 963.793 ; gain = 665.059
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 963.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 17:18:59 2017...
