Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "ADC_TS.AIN_41" on TopDesign is unconnected.
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_201)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Shape_29.30)

ADD: sdb.M0065: information: Analog terminal "ADC_TS.AIN3" on TopDesign is unconnected.
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_199)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Shape_29.26)

ADD: sdb.M0065: information: Analog terminal "ADC_TS.AIN_30" on TopDesign is unconnected.
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_197)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Shape_29.22)

ADD: sdb.M0065: information: Analog terminal "ADC_TS.AIN_21" on TopDesign is unconnected.
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_196)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Shape_29.20)

ADD: sdb.M0065: information: Analog terminal "ADC_TS.AIN1" on TopDesign is unconnected.
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_194)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Shape_29.16)

ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

ADD: fit.M0032: warning: Clock Warning: (SPD_CLOCK_10's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 1%, (9.9  Hz - 10.1  Hz)'.).
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cydwr (SPD_CLOCK_10)
 * C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\TopDesign\TopDesign.cysch (Instance:SPD_CLOCK_10)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.823ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dedo_v01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 dedo_v01.v -verilog
======================================================================

======================================================================
Compiling:  dedo_v01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 dedo_v01.v -verilog
======================================================================

======================================================================
Compiling:  dedo_v01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 03 16:21:45 2017


======================================================================
Compiling:  dedo_v01.v
Program  :   vpp
Options  :    -yv2 -q10 dedo_v01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 03 16:21:45 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\Gonzalo Olave\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dedo_v01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\Gonzalo Olave\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\Gonzalo Olave\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
dedo_v01.v (line 1514, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dedo_v01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 03 16:21:45 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Gonzalo Olave\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  dedo_v01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -dcpsoc3 -verilog dedo_v01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 03 16:21:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\codegentemp\dedo_v01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Gonzalo Olave\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_15
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_11
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\PM1_HA_TIMER:Net_260\
	Net_427
	Net_430
	\PM1_HA_TIMER:Net_53\
	\PM1_HA_TIMER:TimerUDB:ctrl_ten\
	\PM1_HA_TIMER:TimerUDB:ctrl_tmode_1\
	\PM1_HA_TIMER:TimerUDB:ctrl_tmode_0\
	\PM1_HA_TIMER:TimerUDB:ctrl_ic_1\
	\PM1_HA_TIMER:TimerUDB:ctrl_ic_0\
	\PM1_HA_TIMER:Net_102\
	\PM1_HA_TIMER:Net_266\
	\PM1_DirCounter:Net_1129\
	\PM1_DirCounter:Cnt16:Net_82\
	\PM1_DirCounter:Cnt16:Net_95\
	\PM1_DirCounter:Cnt16:Net_91\
	\PM1_DirCounter:Cnt16:Net_102\
	\PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_2\
	\PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_1\
	\PM1_DirCounter:Cnt16:CounterUDB:ctrl_cmod_0\
	\ADC_TS:SAR:Net_221\
	\ADC_TS:SAR:Net_381\
	\ADC_TS:bSAR_SEQ:sw_soc\
	\ADC_TS:soc_out\
	\ADC_TS:Net_3905\
	\ADC_TS:Net_3867\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_TS:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_TS:MODULE_1:g1:a0:xneq\
	\ADC_TS:MODULE_1:g1:a0:xlt\
	\ADC_TS:MODULE_1:g1:a0:xlte\
	\ADC_TS:MODULE_1:g1:a0:xgt\
	\ADC_TS:MODULE_1:g1:a0:xgte\
	\ADC_TS:MODULE_1:lt\
	\ADC_TS:MODULE_1:gt\
	\ADC_TS:MODULE_1:gte\
	\ADC_TS:MODULE_1:lte\
	\ADC_TS:MODULE_1:neq\
	\PM2_HA_Timer:Net_260\
	Net_418
	Net_421
	\PM2_HA_Timer:Net_53\
	\PM2_HA_Timer:TimerUDB:ctrl_ten\
	\PM2_HA_Timer:TimerUDB:ctrl_tmode_1\
	\PM2_HA_Timer:TimerUDB:ctrl_tmode_0\
	\PM2_HA_Timer:TimerUDB:ctrl_ic_1\
	\PM2_HA_Timer:TimerUDB:ctrl_ic_0\
	\PM2_HA_Timer:Net_102\
	\PM2_HA_Timer:Net_266\
	\PM2_DirCounter:Net_1129\
	\PM2_DirCounter:Cnt16:Net_82\
	\PM2_DirCounter:Cnt16:Net_95\
	\PM2_DirCounter:Cnt16:Net_91\
	\PM2_DirCounter:Cnt16:Net_102\
	\PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_2\
	\PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_1\
	\PM2_DirCounter:Cnt16:CounterUDB:ctrl_cmod_0\


Deleted 86 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__pote_PIN_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__PM1_DIR_net_0
Aliasing \ADC:Net_381\ to zero
Aliasing tmpOE__PM1_BRAKEn_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM1_ENABLE_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_1\ to \UART:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN5_0\ to \UART:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM1_input_net_1 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM1_input_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_DIR_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_BRAKEn_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \PM2_SPD_VDAC8:Net_83\ to zero
Aliasing \PM2_SPD_VDAC8:Net_81\ to zero
Aliasing \PM2_SPD_VDAC8:Net_82\ to zero
Aliasing tmpOE__tension_PIN_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \PM1_HA_TIMER:TimerUDB:ctrl_cmode_1\ to tmpOE__PM1_DIR_net_0
Aliasing \PM1_HA_TIMER:TimerUDB:ctrl_cmode_0\ to tmpOE__PM1_DIR_net_0
Aliasing Net_424 to zero
Aliasing \PM1_HA_TIMER:TimerUDB:trigger_enable\ to tmpOE__PM1_DIR_net_0
Aliasing \PM1_HA_TIMER:TimerUDB:status_6\ to zero
Aliasing \PM1_HA_TIMER:TimerUDB:status_5\ to zero
Aliasing \PM1_HA_TIMER:TimerUDB:status_4\ to zero
Aliasing \PM1_HA_TIMER:TimerUDB:status_0\ to \PM1_HA_TIMER:TimerUDB:tc_i\
Aliasing \PM1_SPD_VDAC8:Net_83\ to zero
Aliasing \PM1_SPD_VDAC8:Net_81\ to zero
Aliasing \PM1_SPD_VDAC8:Net_82\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:underflow\ to \PM1_DirCounter:Cnt16:CounterUDB:status_1\
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:tc_i\ to \PM1_DirCounter:Cnt16:CounterUDB:reload_tc\
Aliasing \PM1_DirCounter:bQuadDec:status_4\ to zero
Aliasing \PM1_DirCounter:bQuadDec:status_5\ to zero
Aliasing \PM1_DirCounter:bQuadDec:status_6\ to zero
Aliasing \PM1_DirCounter:Net_1229\ to tmpOE__PM1_DIR_net_0
Aliasing \ADC_TS:AMuxHw_2_Decoder_enable\ to tmpOE__PM1_DIR_net_0
Aliasing \ADC_TS:SAR:vp_ctl_0\ to zero
Aliasing \ADC_TS:SAR:vp_ctl_2\ to zero
Aliasing \ADC_TS:SAR:vn_ctl_1\ to zero
Aliasing \ADC_TS:SAR:vn_ctl_3\ to zero
Aliasing \ADC_TS:SAR:vp_ctl_1\ to zero
Aliasing \ADC_TS:SAR:vp_ctl_3\ to zero
Aliasing \ADC_TS:SAR:vn_ctl_0\ to zero
Aliasing \ADC_TS:SAR:vn_ctl_2\ to zero
Aliasing \ADC_TS:SAR:soc\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_7\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_6\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_5\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_4\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_3\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_2\ to zero
Aliasing \ADC_TS:bSAR_SEQ:status_1\ to zero
Aliasing Net_192 to \ADC_TS:bSAR_SEQ:status_0\
Aliasing \ADC_TS:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_SPEED_net_0 to tmpOE__PM1_DIR_net_0
Aliasing Net_417 to zero
Aliasing \PM2_HA_Timer:TimerUDB:ctrl_cmode_1\ to tmpOE__PM1_DIR_net_0
Aliasing \PM2_HA_Timer:TimerUDB:ctrl_cmode_0\ to tmpOE__PM1_DIR_net_0
Aliasing \PM2_HA_Timer:TimerUDB:trigger_enable\ to tmpOE__PM1_DIR_net_0
Aliasing \PM2_HA_Timer:TimerUDB:status_6\ to zero
Aliasing \PM2_HA_Timer:TimerUDB:status_5\ to zero
Aliasing \PM2_HA_Timer:TimerUDB:status_4\ to zero
Aliasing \PM2_HA_Timer:TimerUDB:status_0\ to \PM2_HA_Timer:TimerUDB:tc_i\
Aliasing tmpOE__PM1_SPEED_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:underflow\ to \PM2_DirCounter:Cnt16:CounterUDB:status_1\
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:tc_i\ to \PM2_DirCounter:Cnt16:CounterUDB:reload_tc\
Aliasing \PM2_DirCounter:bQuadDec:status_4\ to zero
Aliasing \PM2_DirCounter:bQuadDec:status_5\ to zero
Aliasing \PM2_DirCounter:bQuadDec:status_6\ to zero
Aliasing \PM2_DirCounter:Net_1229\ to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_input_net_1 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_input_net_0 to tmpOE__PM1_DIR_net_0
Aliasing tmpOE__PM2_ENABLE_net_0 to tmpOE__PM1_DIR_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PM1_HA_TIMER:TimerUDB:hwEnable_reg\\D\ to \PM1_HA_TIMER:TimerUDB:run_mode\
Aliasing \PM1_HA_TIMER:TimerUDB:capture_out_reg_i\\D\ to \PM1_HA_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_TS:MODIN1_5\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_TS:MODIN1_4\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_TS:MODIN1_3\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_TS:MODIN1_2\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_TS:MODIN1_1\
Aliasing \ADC_TS:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_TS:MODIN1_0\
Aliasing \PM2_HA_Timer:TimerUDB:hwEnable_reg\\D\ to \PM2_HA_Timer:TimerUDB:run_mode\
Aliasing \PM2_HA_Timer:TimerUDB:capture_out_reg_i\\D\ to \PM2_HA_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[6] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__pote_PIN_net_0[9] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \ADC:vp_ctl_0\[26] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_2\[27] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_1\[28] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_3\[29] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_1\[30] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_3\[31] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_0\[32] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_2\[33] = zero[2]
Removing Rhs of wire \ADC:Net_188\[36] = \ADC:Net_221\[37]
Removing Lhs of wire \ADC:soc\[42] = zero[2]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[60] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \ADC:Net_381\[75] = zero[2]
Removing Lhs of wire tmpOE__PM1_BRAKEn_net_0[77] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM1_ENABLE_net_0[83] = tmpOE__PM1_DIR_net_0[1]
Removing Rhs of wire Net_16[91] = \UART:BUART:rx_interrupt_out\[110]
Removing Lhs of wire \UART:Net_61\[92] = \UART:Net_9\[89]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[96] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[97] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[98] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[99] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[100] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[101] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[102] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[103] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[114] = \UART:BUART:tx_bitclk_dp\[150]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[160] = \UART:BUART:tx_counter_dp\[151]
Removing Lhs of wire \UART:BUART:tx_status_6\[161] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[162] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[163] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[165] = \UART:BUART:tx_fifo_empty\[128]
Removing Lhs of wire \UART:BUART:tx_status_3\[167] = \UART:BUART:tx_fifo_notfull\[127]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[227] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[235] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[246]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[237] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[247]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[238] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[263]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[239] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[277]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[240] = \UART:BUART:sRX:s23Poll:MODIN3_1\[241]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[241] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[242] = \UART:BUART:sRX:s23Poll:MODIN3_0\[243]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[243] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[249] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[250] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[251] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[252] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[253] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[254] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[255] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[256] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[257] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[258] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[259] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[260] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[265] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_1\[266] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[267] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN5_0\[268] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[269] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[270] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[271] = \UART:BUART:pollcount_1\[233]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[272] = \UART:BUART:pollcount_0\[236]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[273] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[274] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[281] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[282] = \UART:BUART:rx_parity_error_status\[283]
Removing Rhs of wire \UART:BUART:rx_status_3\[284] = \UART:BUART:rx_stop_bit_error\[285]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[295] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[344]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[299] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[366]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[300] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[301] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[302] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[303] = \UART:BUART:sRX:MODIN6_6\[304]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[304] = \UART:BUART:rx_count_6\[222]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[305] = \UART:BUART:sRX:MODIN6_5\[306]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[306] = \UART:BUART:rx_count_5\[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[307] = \UART:BUART:sRX:MODIN6_4\[308]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[308] = \UART:BUART:rx_count_4\[224]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[309] = \UART:BUART:sRX:MODIN6_3\[310]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_3\[310] = \UART:BUART:rx_count_3\[225]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[311] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[312] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[313] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[314] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[315] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[316] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[317] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[318] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[319] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[320] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[321] = \UART:BUART:rx_count_6\[222]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[322] = \UART:BUART:rx_count_5\[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[323] = \UART:BUART:rx_count_4\[224]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[324] = \UART:BUART:rx_count_3\[225]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[325] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[326] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[327] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[328] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[329] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[330] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[331] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[346] = \UART:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[347] = \UART:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[348] = \UART:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[349] = \UART:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[350] = \UART:BUART:rx_postpoll\[181]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[351] = \UART:BUART:rx_parity_bit\[298]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[353] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[354] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[352]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[355] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[352]
Removing Lhs of wire tmpOE__Rx_1_net_0[377] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[382] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM1_input_net_1[388] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM1_input_net_0[389] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM2_DIR_net_0[405] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM2_BRAKEn_net_0[411] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM2_SPD_VDAC8:Net_83\[417] = zero[2]
Removing Lhs of wire \PM2_SPD_VDAC8:Net_81\[418] = zero[2]
Removing Lhs of wire \PM2_SPD_VDAC8:Net_82\[419] = zero[2]
Removing Lhs of wire tmpOE__tension_PIN_net_0[424] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:ctrl_enable\[452] = \PM1_HA_TIMER:TimerUDB:control_7\[444]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:ctrl_cmode_1\[454] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:ctrl_cmode_0\[455] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire Net_424[463] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:capt_fifo_load\[473] = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\[472]
Removing Rhs of wire \PM1_HA_TIMER:TimerUDB:run_mode\[474] = \PM1_HA_TIMER:TimerUDB:hwEnable\[475]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:run_mode\[474] = \PM1_HA_TIMER:TimerUDB:control_7\[444]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:trigger_enable\[477] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:tc_i\[479] = \PM1_HA_TIMER:TimerUDB:status_tc\[476]
Removing Rhs of wire Net_690[483] = \PM1_HA_TIMER:TimerUDB:capture_out_reg_i\[482]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:capt_fifo_load_int\[484] = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\[472]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:timer_enable\[486] = \PM1_HA_TIMER:TimerUDB:runmode_enable\[485]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:status_6\[488] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:status_5\[489] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:status_4\[490] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:status_0\[491] = \PM1_HA_TIMER:TimerUDB:status_tc\[476]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:status_1\[492] = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\[472]
Removing Rhs of wire \PM1_HA_TIMER:TimerUDB:status_2\[493] = \PM1_HA_TIMER:TimerUDB:fifo_full\[494]
Removing Rhs of wire \PM1_HA_TIMER:TimerUDB:status_3\[495] = \PM1_HA_TIMER:TimerUDB:fifo_nempty\[496]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:cs_addr_2\[498] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:cs_addr_1\[499] = \PM1_HA_TIMER:TimerUDB:trig_reg\[487]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:cs_addr_0\[500] = \PM1_HA_TIMER:TimerUDB:per_zero\[478]
Removing Lhs of wire \PM1_SPD_VDAC8:Net_83\[679] = zero[2]
Removing Lhs of wire \PM1_SPD_VDAC8:Net_81\[680] = zero[2]
Removing Lhs of wire \PM1_SPD_VDAC8:Net_82\[681] = zero[2]
Removing Rhs of wire \PM1_DirCounter:Net_1275\[689] = \PM1_DirCounter:Cnt16:Net_49\[690]
Removing Rhs of wire \PM1_DirCounter:Net_1275\[689] = \PM1_DirCounter:Cnt16:CounterUDB:tc_reg_i\[746]
Removing Lhs of wire \PM1_DirCounter:Cnt16:Net_89\[692] = \PM1_DirCounter:Net_1251\[693]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\[702] = zero[2]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\[703] = zero[2]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:ctrl_enable\[715] = \PM1_DirCounter:Cnt16:CounterUDB:control_7\[707]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:capt_rising\[717] = zero[2]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:capt_falling\[718] = \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\[716]
Removing Rhs of wire \PM1_DirCounter:Net_1260\[722] = \PM1_DirCounter:bQuadDec:state_2\[858]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:final_enable\[724] = \PM1_DirCounter:Cnt16:CounterUDB:control_7\[707]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:counter_enable\[725] = \PM1_DirCounter:Cnt16:CounterUDB:control_7\[707]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_0\[726] = \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_status\[727]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_1\[728] = \PM1_DirCounter:Cnt16:CounterUDB:per_zero\[729]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_2\[730] = \PM1_DirCounter:Cnt16:CounterUDB:overflow_status\[731]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_3\[732] = \PM1_DirCounter:Cnt16:CounterUDB:underflow_status\[733]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_4\[734] = \PM1_DirCounter:Cnt16:CounterUDB:hwCapture\[720]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_5\[735] = \PM1_DirCounter:Cnt16:CounterUDB:fifo_full\[736]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:status_6\[737] = \PM1_DirCounter:Cnt16:CounterUDB:fifo_nempty\[738]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:overflow\[740] = \PM1_DirCounter:Cnt16:CounterUDB:per_FF\[741]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:underflow\[742] = \PM1_DirCounter:Cnt16:CounterUDB:status_1\[728]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:tc_i\[745] = \PM1_DirCounter:Cnt16:CounterUDB:reload_tc\[723]
Removing Rhs of wire \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\[747] = \PM1_DirCounter:Cnt16:CounterUDB:cmp_equal\[748]
Removing Rhs of wire \PM1_DirCounter:Net_1264\[751] = \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\[750]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:dp_dir\[755] = \PM1_DirCounter:Net_1251\[693]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_2\[756] = \PM1_DirCounter:Net_1251\[693]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_1\[757] = \PM1_DirCounter:Cnt16:CounterUDB:count_enable\[754]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:cs_addr_0\[758] = \PM1_DirCounter:Cnt16:CounterUDB:reload\[721]
Removing Lhs of wire \PM1_DirCounter:Net_1290\[835] = \PM1_DirCounter:Net_1275\[689]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:index_filt\[856] = \PM1_DirCounter:Net_1232\[857]
Removing Lhs of wire \PM1_DirCounter:Net_1232\[857] = tmpOE__PM1_DIR_net_0[1]
Removing Rhs of wire \PM1_DirCounter:bQuadDec:error\[859] = \PM1_DirCounter:bQuadDec:state_3\[860]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_0\[863] = \PM1_DirCounter:Net_530\[864]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_1\[865] = \PM1_DirCounter:Net_611\[866]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_2\[867] = \PM1_DirCounter:Net_1260\[722]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_3\[868] = \PM1_DirCounter:bQuadDec:error\[859]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_4\[869] = zero[2]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_5\[870] = zero[2]
Removing Lhs of wire \PM1_DirCounter:bQuadDec:status_6\[871] = zero[2]
Removing Lhs of wire \PM1_DirCounter:Net_1229\[875] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM1_DirCounter:Net_1272\[876] = \PM1_DirCounter:Net_1264\[751]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_enable\[879] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \ADC_TS:cmp_vv_vv_MODGEN_1\[881] = \ADC_TS:MODULE_1:g1:a0:xeq\[1215]
Removing Rhs of wire \ADC_TS:clock\[882] = \ADC_TS:Net_3874\[1115]
Removing Rhs of wire \ADC_TS:ch_addr_5\[884] = \ADC_TS:bSAR_SEQ:count_5\[1082]
Removing Rhs of wire \ADC_TS:ch_addr_4\[886] = \ADC_TS:bSAR_SEQ:count_4\[1083]
Removing Rhs of wire \ADC_TS:ch_addr_3\[888] = \ADC_TS:bSAR_SEQ:count_3\[1084]
Removing Rhs of wire \ADC_TS:ch_addr_2\[890] = \ADC_TS:bSAR_SEQ:count_2\[1085]
Removing Rhs of wire \ADC_TS:ch_addr_1\[892] = \ADC_TS:bSAR_SEQ:count_1\[1086]
Removing Rhs of wire \ADC_TS:ch_addr_0\[894] = \ADC_TS:bSAR_SEQ:count_0\[1087]
Removing Lhs of wire \ADC_TS:SAR:vp_ctl_0\[1027] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vp_ctl_2\[1028] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vn_ctl_1\[1029] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vn_ctl_3\[1030] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vp_ctl_1\[1031] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vp_ctl_3\[1032] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vn_ctl_0\[1033] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:vn_ctl_2\[1034] = zero[2]
Removing Lhs of wire \ADC_TS:SAR:Net_188\[1035] = \ADC_TS:clock\[882]
Removing Lhs of wire \ADC_TS:SAR:soc\[1041] = zero[2]
Removing Rhs of wire \ADC_TS:bSAR_SEQ:enable\[1072] = \ADC_TS:bSAR_SEQ:control_0\[1073]
Removing Rhs of wire \ADC_TS:bSAR_SEQ:load_period\[1074] = \ADC_TS:bSAR_SEQ:control_1\[1075]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_7\[1088] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_6\[1089] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_5\[1090] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_4\[1091] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_3\[1092] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_2\[1093] = zero[2]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:status_1\[1094] = zero[2]
Removing Rhs of wire \ADC_TS:bSAR_SEQ:status_0\[1095] = \ADC_TS:bSAR_SEQ:nrq_edge_detect_reg\[1096]
Removing Rhs of wire Net_192[1103] = \ADC_TS:bSAR_SEQ:status_0\[1095]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_5\[1126] = \ADC_TS:MODIN1_5\[1127]
Removing Lhs of wire \ADC_TS:MODIN1_5\[1127] = \ADC_TS:ch_addr_5\[884]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_4\[1128] = \ADC_TS:MODIN1_4\[1129]
Removing Lhs of wire \ADC_TS:MODIN1_4\[1129] = \ADC_TS:ch_addr_4\[886]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_3\[1130] = \ADC_TS:MODIN1_3\[1131]
Removing Lhs of wire \ADC_TS:MODIN1_3\[1131] = \ADC_TS:ch_addr_3\[888]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_2\[1132] = \ADC_TS:MODIN1_2\[1133]
Removing Lhs of wire \ADC_TS:MODIN1_2\[1133] = \ADC_TS:ch_addr_2\[890]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_1\[1134] = \ADC_TS:MODIN1_1\[1135]
Removing Lhs of wire \ADC_TS:MODIN1_1\[1135] = \ADC_TS:ch_addr_1\[892]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newa_0\[1136] = \ADC_TS:MODIN1_0\[1137]
Removing Lhs of wire \ADC_TS:MODIN1_0\[1137] = \ADC_TS:ch_addr_0\[894]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_5\[1138] = \ADC_TS:MODIN2_5\[1139]
Removing Lhs of wire \ADC_TS:MODIN2_5\[1139] = \ADC_TS:AMuxHw_2_Decoder_old_id_5\[883]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_4\[1140] = \ADC_TS:MODIN2_4\[1141]
Removing Lhs of wire \ADC_TS:MODIN2_4\[1141] = \ADC_TS:AMuxHw_2_Decoder_old_id_4\[885]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_3\[1142] = \ADC_TS:MODIN2_3\[1143]
Removing Lhs of wire \ADC_TS:MODIN2_3\[1143] = \ADC_TS:AMuxHw_2_Decoder_old_id_3\[887]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_2\[1144] = \ADC_TS:MODIN2_2\[1145]
Removing Lhs of wire \ADC_TS:MODIN2_2\[1145] = \ADC_TS:AMuxHw_2_Decoder_old_id_2\[889]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_1\[1146] = \ADC_TS:MODIN2_1\[1147]
Removing Lhs of wire \ADC_TS:MODIN2_1\[1147] = \ADC_TS:AMuxHw_2_Decoder_old_id_1\[891]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:newb_0\[1148] = \ADC_TS:MODIN2_0\[1149]
Removing Lhs of wire \ADC_TS:MODIN2_0\[1149] = \ADC_TS:AMuxHw_2_Decoder_old_id_0\[893]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_5\[1150] = \ADC_TS:ch_addr_5\[884]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_4\[1151] = \ADC_TS:ch_addr_4\[886]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_3\[1152] = \ADC_TS:ch_addr_3\[888]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_2\[1153] = \ADC_TS:ch_addr_2\[890]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_1\[1154] = \ADC_TS:ch_addr_1\[892]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:dataa_0\[1155] = \ADC_TS:ch_addr_0\[894]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_5\[1156] = \ADC_TS:AMuxHw_2_Decoder_old_id_5\[883]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_4\[1157] = \ADC_TS:AMuxHw_2_Decoder_old_id_4\[885]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_3\[1158] = \ADC_TS:AMuxHw_2_Decoder_old_id_3\[887]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_2\[1159] = \ADC_TS:AMuxHw_2_Decoder_old_id_2\[889]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_1\[1160] = \ADC_TS:AMuxHw_2_Decoder_old_id_1\[891]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:datab_0\[1161] = \ADC_TS:AMuxHw_2_Decoder_old_id_0\[893]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_5\[1162] = \ADC_TS:ch_addr_5\[884]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_4\[1163] = \ADC_TS:ch_addr_4\[886]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_3\[1164] = \ADC_TS:ch_addr_3\[888]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_2\[1165] = \ADC_TS:ch_addr_2\[890]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_1\[1166] = \ADC_TS:ch_addr_1\[892]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:a_0\[1167] = \ADC_TS:ch_addr_0\[894]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_5\[1168] = \ADC_TS:AMuxHw_2_Decoder_old_id_5\[883]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_4\[1169] = \ADC_TS:AMuxHw_2_Decoder_old_id_4\[885]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_3\[1170] = \ADC_TS:AMuxHw_2_Decoder_old_id_3\[887]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_2\[1171] = \ADC_TS:AMuxHw_2_Decoder_old_id_2\[889]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_1\[1172] = \ADC_TS:AMuxHw_2_Decoder_old_id_1\[891]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:b_0\[1173] = \ADC_TS:AMuxHw_2_Decoder_old_id_0\[893]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:aeqb_0\[1180] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_0\[1181] = \ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1179]
Removing Lhs of wire \ADC_TS:MODULE_1:g1:a0:gx:u0:eqi_0\[1187] = \ADC_TS:MODULE_1:g1:a0:gx:u0:eq_5\[1186]
Removing Rhs of wire \ADC_TS:MODULE_1:g1:a0:xeq\[1215] = \ADC_TS:MODULE_1:g1:a0:gx:u0:aeqb_1\[1188]
Removing Lhs of wire tmpOE__PM2_SPEED_net_0[1227] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire Net_417[1232] = zero[2]
Removing Rhs of wire Net_339[1234] = \PM2_HA_Timer:TimerUDB:capture_out_reg_i\[1283]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:ctrl_enable\[1253] = \PM2_HA_Timer:TimerUDB:control_7\[1245]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:ctrl_cmode_1\[1255] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:ctrl_cmode_0\[1256] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:capt_fifo_load\[1274] = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\[1273]
Removing Rhs of wire \PM2_HA_Timer:TimerUDB:run_mode\[1275] = \PM2_HA_Timer:TimerUDB:hwEnable\[1276]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:run_mode\[1275] = \PM2_HA_Timer:TimerUDB:control_7\[1245]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:trigger_enable\[1278] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:tc_i\[1280] = \PM2_HA_Timer:TimerUDB:status_tc\[1277]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:capt_fifo_load_int\[1284] = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\[1273]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:timer_enable\[1286] = \PM2_HA_Timer:TimerUDB:runmode_enable\[1285]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:status_6\[1288] = zero[2]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:status_5\[1289] = zero[2]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:status_4\[1290] = zero[2]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:status_0\[1291] = \PM2_HA_Timer:TimerUDB:status_tc\[1277]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:status_1\[1292] = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\[1273]
Removing Rhs of wire \PM2_HA_Timer:TimerUDB:status_2\[1293] = \PM2_HA_Timer:TimerUDB:fifo_full\[1294]
Removing Rhs of wire \PM2_HA_Timer:TimerUDB:status_3\[1295] = \PM2_HA_Timer:TimerUDB:fifo_nempty\[1296]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:cs_addr_2\[1298] = zero[2]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:cs_addr_1\[1299] = \PM2_HA_Timer:TimerUDB:trig_reg\[1287]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:cs_addr_0\[1300] = \PM2_HA_Timer:TimerUDB:per_zero\[1279]
Removing Lhs of wire tmpOE__PM1_SPEED_net_0[1478] = tmpOE__PM1_DIR_net_0[1]
Removing Rhs of wire \PM2_DirCounter:Net_1275\[1487] = \PM2_DirCounter:Cnt16:Net_49\[1488]
Removing Rhs of wire \PM2_DirCounter:Net_1275\[1487] = \PM2_DirCounter:Cnt16:CounterUDB:tc_reg_i\[1544]
Removing Lhs of wire \PM2_DirCounter:Cnt16:Net_89\[1490] = \PM2_DirCounter:Net_1251\[1491]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_1\[1500] = zero[2]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:ctrl_capmode_0\[1501] = zero[2]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:ctrl_enable\[1513] = \PM2_DirCounter:Cnt16:CounterUDB:control_7\[1505]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:capt_rising\[1515] = zero[2]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:capt_falling\[1516] = \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\[1514]
Removing Rhs of wire \PM2_DirCounter:Net_1260\[1520] = \PM2_DirCounter:bQuadDec:state_2\[1643]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:final_enable\[1522] = \PM2_DirCounter:Cnt16:CounterUDB:control_7\[1505]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:counter_enable\[1523] = \PM2_DirCounter:Cnt16:CounterUDB:control_7\[1505]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_0\[1524] = \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_status\[1525]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_1\[1526] = \PM2_DirCounter:Cnt16:CounterUDB:per_zero\[1527]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_2\[1528] = \PM2_DirCounter:Cnt16:CounterUDB:overflow_status\[1529]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_3\[1530] = \PM2_DirCounter:Cnt16:CounterUDB:underflow_status\[1531]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_4\[1532] = \PM2_DirCounter:Cnt16:CounterUDB:hwCapture\[1518]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_5\[1533] = \PM2_DirCounter:Cnt16:CounterUDB:fifo_full\[1534]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:status_6\[1535] = \PM2_DirCounter:Cnt16:CounterUDB:fifo_nempty\[1536]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:overflow\[1538] = \PM2_DirCounter:Cnt16:CounterUDB:per_FF\[1539]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:underflow\[1540] = \PM2_DirCounter:Cnt16:CounterUDB:status_1\[1526]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:tc_i\[1543] = \PM2_DirCounter:Cnt16:CounterUDB:reload_tc\[1521]
Removing Rhs of wire \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\[1545] = \PM2_DirCounter:Cnt16:CounterUDB:cmp_equal\[1546]
Removing Rhs of wire \PM2_DirCounter:Net_1264\[1549] = \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\[1548]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:dp_dir\[1553] = \PM2_DirCounter:Net_1251\[1491]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_2\[1554] = \PM2_DirCounter:Net_1251\[1491]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_1\[1555] = \PM2_DirCounter:Cnt16:CounterUDB:count_enable\[1552]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:cs_addr_0\[1556] = \PM2_DirCounter:Cnt16:CounterUDB:reload\[1519]
Removing Lhs of wire \PM2_DirCounter:Net_1290\[1633] = \PM2_DirCounter:Net_1275\[1487]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:index_filt\[1641] = \PM2_DirCounter:Net_1232\[1642]
Removing Lhs of wire \PM2_DirCounter:Net_1232\[1642] = tmpOE__PM1_DIR_net_0[1]
Removing Rhs of wire \PM2_DirCounter:bQuadDec:error\[1644] = \PM2_DirCounter:bQuadDec:state_3\[1645]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_0\[1648] = \PM2_DirCounter:Net_530\[1649]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_1\[1650] = \PM2_DirCounter:Net_611\[1651]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_2\[1652] = \PM2_DirCounter:Net_1260\[1520]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_3\[1653] = \PM2_DirCounter:bQuadDec:error\[1644]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_4\[1654] = zero[2]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_5\[1655] = zero[2]
Removing Lhs of wire \PM2_DirCounter:bQuadDec:status_6\[1656] = zero[2]
Removing Lhs of wire \PM2_DirCounter:Net_1229\[1660] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \PM2_DirCounter:Net_1272\[1661] = \PM2_DirCounter:Net_1264\[1549]
Removing Lhs of wire tmpOE__PM2_input_net_1[1664] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM2_input_net_0[1665] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire tmpOE__PM2_ENABLE_net_0[1672] = tmpOE__PM1_DIR_net_0[1]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1677] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1692] = \UART:BUART:rx_bitclk_pre\[216]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1701] = \UART:BUART:rx_parity_error_pre\[293]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1702] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:capture_last\\D\[1706] = Net_787[391]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:tc_reg_i\\D\[1709] = \PM1_HA_TIMER:TimerUDB:status_tc\[476]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:hwEnable_reg\\D\[1710] = \PM1_HA_TIMER:TimerUDB:control_7\[444]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:capture_out_reg_i\\D\[1711] = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\[472]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\\D\[1713] = zero[2]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\\D\[1714] = \PM1_DirCounter:Cnt16:CounterUDB:overflow\[740]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\\D\[1715] = \PM1_DirCounter:Cnt16:CounterUDB:status_1\[728]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:tc_reg_i\\D\[1716] = \PM1_DirCounter:Cnt16:CounterUDB:reload_tc\[723]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\\D\[1717] = \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\[747]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1718] = \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\[747]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\\D\[1719] = \PM1_DirCounter:Net_1203\[753]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_5\\D\[1727] = \ADC_TS:ch_addr_5\[884]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_4\\D\[1728] = \ADC_TS:ch_addr_4\[886]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_3\\D\[1729] = \ADC_TS:ch_addr_3\[888]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_2\\D\[1730] = \ADC_TS:ch_addr_2\[890]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_1\\D\[1731] = \ADC_TS:ch_addr_1\[892]
Removing Lhs of wire \ADC_TS:AMuxHw_2_Decoder_old_id_0\\D\[1732] = \ADC_TS:ch_addr_0\[894]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:nrq_edge_detect_reg\\D\[1797] = \ADC_TS:bSAR_SEQ:nrq_edge_detect\[1102]
Removing Lhs of wire \ADC_TS:bSAR_SEQ:nrq_reg\\D\[1799] = \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\[1099]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:capture_last\\D\[1800] = Net_322[1262]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:tc_reg_i\\D\[1803] = \PM2_HA_Timer:TimerUDB:status_tc\[1277]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:hwEnable_reg\\D\[1804] = \PM2_HA_Timer:TimerUDB:control_7\[1245]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:capture_out_reg_i\\D\[1805] = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\[1273]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\\D\[1807] = zero[2]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\\D\[1808] = \PM2_DirCounter:Cnt16:CounterUDB:overflow\[1538]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\\D\[1809] = \PM2_DirCounter:Cnt16:CounterUDB:status_1\[1526]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:tc_reg_i\\D\[1810] = \PM2_DirCounter:Cnt16:CounterUDB:reload_tc\[1521]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\\D\[1811] = \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\[1545]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1812] = \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\[1545]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\\D\[1813] = \PM2_DirCounter:Net_1203\[1551]

------------------------------------------------------
Aliased 0 equations, 368 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PM1_DIR_net_0' (cost = 0):
tmpOE__PM1_DIR_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PM1_HA_TIMER:TimerUDB:runmode_enable\' (cost = 0):
\PM1_HA_TIMER:TimerUDB:runmode_enable\ <= (\PM1_HA_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PM1_DirCounter:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\PM1_DirCounter:Cnt16:CounterUDB:capt_either_edge\ <= (\PM1_DirCounter:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PM1_DirCounter:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\PM1_DirCounter:Cnt16:CounterUDB:reload_tc\ <= (\PM1_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM1_DirCounter:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\PM1_DirCounter:bQuadDec:A_j\' (cost = 1):
\PM1_DirCounter:bQuadDec:A_j\ <= ((\PM1_DirCounter:bQuadDec:quad_A_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\PM1_DirCounter:bQuadDec:A_k\' (cost = 3):
\PM1_DirCounter:bQuadDec:A_k\ <= ((not \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ and not \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ and not \PM1_DirCounter:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\PM1_DirCounter:bQuadDec:B_j\' (cost = 1):
\PM1_DirCounter:bQuadDec:B_j\ <= ((\PM1_DirCounter:bQuadDec:quad_B_delayed_0\ and \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ and \PM1_DirCounter:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\PM1_DirCounter:bQuadDec:B_k\' (cost = 3):
\PM1_DirCounter:bQuadDec:B_k\ <= ((not \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ and not \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ and not \PM1_DirCounter:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\PM1_DirCounter:Net_1151\' (cost = 0):
\PM1_DirCounter:Net_1151\ <= (not \PM1_DirCounter:Net_1251\);

Note:  Expanding virtual equation for '\PM1_DirCounter:Net_1287\' (cost = 0):
\PM1_DirCounter:Net_1287\ <= (not \PM1_DirCounter:Net_1264\);

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_TS:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_TS:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_TS:ch_addr_4\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_4\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_TS:ch_addr_1\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_TS:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_1\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\));

Note:  Expanding virtual equation for '\PM2_HA_Timer:TimerUDB:runmode_enable\' (cost = 0):
\PM2_HA_Timer:TimerUDB:runmode_enable\ <= (\PM2_HA_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PM2_DirCounter:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\PM2_DirCounter:Cnt16:CounterUDB:capt_either_edge\ <= (\PM2_DirCounter:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\PM2_DirCounter:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\PM2_DirCounter:Cnt16:CounterUDB:reload_tc\ <= (\PM2_DirCounter:Cnt16:CounterUDB:status_1\
	OR \PM2_DirCounter:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\PM2_DirCounter:Net_1151\' (cost = 0):
\PM2_DirCounter:Net_1151\ <= (not \PM2_DirCounter:Net_1251\);

Note:  Expanding virtual equation for '\PM2_DirCounter:Net_1287\' (cost = 0):
\PM2_DirCounter:Net_1287\ <= (not \PM2_DirCounter:Net_1264\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PM1_DirCounter:Net_1248\' (cost = 2):
\PM1_DirCounter:Net_1248\ <= ((not \PM1_DirCounter:Net_1264\ and \PM1_DirCounter:Net_1275\));

Note:  Expanding virtual equation for '\ADC_TS:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_TS:MODULE_1:g1:a0:xeq\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));

Note:  Expanding virtual equation for '\PM2_DirCounter:Net_1248\' (cost = 2):
\PM2_DirCounter:Net_1248\ <= ((not \PM2_DirCounter:Net_1264\ and \PM2_DirCounter:Net_1275\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_239 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_239 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_239 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_239 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_239 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Virtual signal \ADC_TS:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_TS:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and not \ADC_TS:ch_addr_0\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and not \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and not \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and not \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and not \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (not \ADC_TS:AMuxHw_2_Decoder_old_id_5\ and not \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\)
	OR (\ADC_TS:AMuxHw_2_Decoder_old_id_5\ and \ADC_TS:ch_addr_5\ and \ADC_TS:AMuxHw_2_Decoder_old_id_4\ and \ADC_TS:ch_addr_4\ and \ADC_TS:AMuxHw_2_Decoder_old_id_3\ and \ADC_TS:ch_addr_3\ and \ADC_TS:AMuxHw_2_Decoder_old_id_2\ and \ADC_TS:ch_addr_2\ and \ADC_TS:AMuxHw_2_Decoder_old_id_1\ and \ADC_TS:ch_addr_1\ and \ADC_TS:AMuxHw_2_Decoder_old_id_0\ and \ADC_TS:ch_addr_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 69 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PM1_DirCounter:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PM2_DirCounter:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[36] = \ADC:Net_376\[35]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[180] = \UART:BUART:rx_bitclk\[228]
Removing Lhs of wire \UART:BUART:rx_status_0\[279] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[288] = zero[2]
Removing Lhs of wire \PM1_HA_TIMER:TimerUDB:trig_reg\[487] = \PM1_HA_TIMER:TimerUDB:control_7\[444]
Removing Lhs of wire \PM1_DirCounter:Cnt16:CounterUDB:hwCapture\[720] = zero[2]
Removing Lhs of wire \PM2_HA_Timer:TimerUDB:trig_reg\[1287] = \PM2_HA_Timer:TimerUDB:control_7\[1245]
Removing Lhs of wire \PM2_DirCounter:Cnt16:CounterUDB:hwCapture\[1518] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1684] = \UART:BUART:tx_ctrl_mark_last\[171]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1696] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1697] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1699] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1700] = \UART:BUART:rx_markspace_pre\[292]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1705] = \UART:BUART:rx_parity_bit\[298]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_239 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_239 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj" -dcpsoc3 dedo_v01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.320ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 03 November 2017 16:21:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gonzalo Olave\Dropbox (Personal)\Magister\Tesis\tesis-source\master-tesis\dedo_v01.cydsn\dedo_v01.cyprj -d CY8C5888LTI-LP097 dedo_v01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC_TS:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_TS:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_TS:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_TS:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_TS:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_TS:MODULE_1:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PM1_DirCounter:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PM2_DirCounter:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
Assigning clock ADC_TS_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_376\
    Digital Clock 1: Automatic-assigning  clock 'ADC_TS_IntClock'. Fanout=73, Signal=\ADC_TS:clock\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'SPD_CLOCK_10K'. Fanout=10, Signal=Net_737
    Digital Clock 4: Automatic-assigning  clock 'control_clk'. Fanout=2, Signal=Net_804
    Digital Clock 5: Automatic-assigning  clock 'control_clk_1'. Fanout=1, Signal=Net_750
    Digital Clock 6: Automatic-assigning  clock 'SPD_CLOCK_10'. Fanout=1, Signal=Net_431
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PM1_HA_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM1_DirCounter:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM1_DirCounter:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \ADC_TS:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_TS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC_TS:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_TS_IntClock, EnableOut: \ADC_TS:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC_TS:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_TS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_TS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PM2_HA_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM2_DirCounter:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
    UDB Clk/Enable \PM2_DirCounter:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: SPD_CLOCK_10K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPD_CLOCK_10K, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \ADC:Bypass(0)\, PM2_BRAKEn(0), PM2_DIR(0), PM2_ENABLE(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PM2_DirCounter:Net_1264\, Duplicate of \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\PM2_DirCounter:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM2_DirCounter:Net_1264\ (fanout=2)

    Removing \PM2_HA_Timer:TimerUDB:capture_last\, Duplicate of \PM2_DirCounter:bQuadDec:quad_A_filt\ 
    MacroCell: Name=\PM2_HA_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_322
        );
        Output = \PM2_HA_Timer:TimerUDB:capture_last\ (fanout=1)

    Removing \PM1_DirCounter:Net_1264\, Duplicate of \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\PM1_DirCounter:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM1_DirCounter:Net_1264\ (fanout=2)

    Removing \PM1_HA_TIMER:TimerUDB:capture_last\, Duplicate of \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ 
    MacroCell: Name=\PM1_HA_TIMER:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \PM1_HA_TIMER:TimerUDB:capture_last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PM1_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_DIR(0)__PA ,
            pad => PM1_DIR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pote_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pote_PIN(0)__PA ,
            analog_term => Net_67 ,
            annotation => Net_302 ,
            pad => pote_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_210\ ,
            pad => \ADC:Bypass(0)_PAD\ );

    Pin : Name = PM1_BRAKEn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_BRAKEn(0)__PA ,
            pad => PM1_BRAKEn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM1_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_ENABLE(0)__PA ,
            pad => PM1_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_239 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_234 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM1_input(0)
        Attributes:
            Alias: PM1_HA
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_input(0)__PA ,
            fb => Net_787 ,
            pad => PM1_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM1_input(1)
        Attributes:
            Alias: PM1_HB
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_input(1)__PA ,
            fb => Net_788 ,
            pad => PM1_input(1)_PAD );
        Properties:
        {
        }

    Pin : Name = PM2_DIR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_DIR(0)__PA ,
            pad => PM2_DIR(0)_PAD );

    Pin : Name = PM2_BRAKEn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_BRAKEn(0)__PA ,
            pad => PM2_BRAKEn(0)_PAD );

    Pin : Name = tension_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => tension_PIN(0)__PA ,
            analog_term => Net_193 ,
            pad => tension_PIN(0)_PAD ,
            pin_input => \ADC_TS:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = PM2_SPEED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_SPEED(0)__PA ,
            analog_term => Net_449 ,
            pad => PM2_SPEED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM1_SPEED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM1_SPEED(0)__PA ,
            analog_term => Net_438 ,
            pad => PM1_SPEED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM2_input(0)
        Attributes:
            Alias: PM2_HA
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_input(0)__PA ,
            fb => Net_322 ,
            pad => PM2_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PM2_input(1)
        Attributes:
            Alias: PM2_HB
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_input(1)__PA ,
            fb => Net_323 ,
            pad => PM2_input(1)_PAD );
        Properties:
        {
        }

    Pin : Name = PM2_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PM2_ENABLE(0)__PA ,
            pad => PM2_ENABLE(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_234, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_234 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_239 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787 * \PM1_DirCounter:bQuadDec:quad_A_delayed_0\
            + Net_787 * !\PM1_DirCounter:bQuadDec:quad_A_delayed_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ (fanout=1)

    MacroCell: Name=\PM1_HA_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_HA_TIMER:TimerUDB:control_7\ * 
              \PM1_HA_TIMER:TimerUDB:per_zero\
        );
        Output = \PM1_HA_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \PM1_DirCounter:Net_1203\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1275\ * \PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Net_530\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1275\ * !\PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Net_611\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * \ADC_TS:ch_addr_5\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * \ADC_TS:ch_addr_4\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * \ADC_TS:ch_addr_3\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * \ADC_TS:ch_addr_2\
            + \ADC_TS:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_TS:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_191 * !\ADC_TS:bSAR_SEQ:load_period\
        );
        Output = \ADC_TS:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\PM2_HA_Timer:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_322 * \PM2_DirCounter:bQuadDec:quad_A_filt\
            + Net_322 * !\PM2_DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \PM2_HA_Timer:TimerUDB:fifo_load_polarized\ (fanout=1)

    MacroCell: Name=\PM2_HA_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_HA_Timer:TimerUDB:control_7\ * 
              \PM2_HA_Timer:TimerUDB:per_zero\
        );
        Output = \PM2_HA_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \PM2_DirCounter:Net_1203\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PM2_DirCounter:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1275\ * \PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Net_530\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1275\ * !\PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Net_611\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ (fanout=3)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_A_delayed_0\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_A_delayed_1\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_788
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_B_delayed_0\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_B_delayed_1\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_322
        );
        Output = \PM2_DirCounter:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\PM2_DirCounter:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_323
        );
        Output = \PM2_DirCounter:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_239 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_239 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_239 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_239 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_239
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * !\ADC_TS:ch_addr_5\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * !\ADC_TS:ch_addr_4\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * !\ADC_TS:ch_addr_3\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * !\ADC_TS:ch_addr_2\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * \ADC_TS:ch_addr_1\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * !\ADC_TS:ch_addr_1\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_0\ * \ADC_TS:ch_addr_0\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_0\ * !\ADC_TS:ch_addr_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\PM1_HA_TIMER:TimerUDB:cntr_load\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM1_HA_TIMER:TimerUDB:count_6\ * 
              !\PM1_HA_TIMER:TimerUDB:count_5\ * 
              !\PM1_HA_TIMER:TimerUDB:count_4\ * 
              !\PM1_HA_TIMER:TimerUDB:count_3\ * 
              !\PM1_HA_TIMER:TimerUDB:count_2\ * 
              !\PM1_HA_TIMER:TimerUDB:count_1\ * 
              \PM1_HA_TIMER:TimerUDB:count_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:cntr_load\ (fanout=2)

    MacroCell: Name=\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM1_HA_TIMER:TimerUDB:cntr_load\ * 
              !\PM1_HA_TIMER:TimerUDB:count_6\ * 
              !\PM1_HA_TIMER:TimerUDB:count_5\ * 
              !\PM1_HA_TIMER:TimerUDB:count_4\ * 
              !\PM1_HA_TIMER:TimerUDB:count_3\ * 
              !\PM1_HA_TIMER:TimerUDB:count_2\ * 
              !\PM1_HA_TIMER:TimerUDB:count_1\ * 
              \PM1_HA_TIMER:TimerUDB:count_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ (fanout=6)

    MacroCell: Name=Net_690, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\
        );
        Output = Net_690 (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + \PM1_DirCounter:Net_1251_split\
        );
        Output = \PM1_DirCounter:Net_1251\ (fanout=6)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Net_1275\ (fanout=2)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\PM1_DirCounter:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1203\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PM1_DirCounter:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PM1_DirCounter:Net_1260\ * \PM1_DirCounter:Net_1203\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1203\ (fanout=3)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_0\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_1\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_2\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\
            + \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ * 
              \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ * 
              \PM1_DirCounter:bQuadDec:quad_A_delayed_2\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_0\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_1\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_2\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\
            + \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ * 
              \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ * 
              \PM1_DirCounter:bQuadDec:quad_B_delayed_2\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\PM1_DirCounter:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PM1_DirCounter:Net_1260\ * !\PM1_DirCounter:bQuadDec:error\
            + !\PM1_DirCounter:Net_1260\ * !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1260\ (fanout=10)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\PM1_DirCounter:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_5\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_4\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_3\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_2\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_1\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_192, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC_TS:bSAR_SEQ:nrq_reg\
        );
        Output = Net_192 (fanout=3)

    MacroCell: Name=\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_192
            + \ADC_TS:Net_3935\
        );
        Output = \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC_TS:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_TS:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PM2_HA_Timer:TimerUDB:cntr_load\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM2_HA_Timer:TimerUDB:count_6\ * 
              !\PM2_HA_Timer:TimerUDB:count_5\ * 
              !\PM2_HA_Timer:TimerUDB:count_4\ * 
              !\PM2_HA_Timer:TimerUDB:count_3\ * 
              !\PM2_HA_Timer:TimerUDB:count_2\ * 
              !\PM2_HA_Timer:TimerUDB:count_1\ * 
              \PM2_HA_Timer:TimerUDB:count_0\
        );
        Output = \PM2_HA_Timer:TimerUDB:cntr_load\ (fanout=2)

    MacroCell: Name=\PM2_HA_Timer:TimerUDB:tmp_fifo_load\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM2_HA_Timer:TimerUDB:cntr_load\ * 
              !\PM2_HA_Timer:TimerUDB:count_6\ * 
              !\PM2_HA_Timer:TimerUDB:count_5\ * 
              !\PM2_HA_Timer:TimerUDB:count_4\ * 
              !\PM2_HA_Timer:TimerUDB:count_3\ * 
              !\PM2_HA_Timer:TimerUDB:count_2\ * 
              !\PM2_HA_Timer:TimerUDB:count_1\ * 
              \PM2_HA_Timer:TimerUDB:count_0\
        );
        Output = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ (fanout=6)

    MacroCell: Name=Net_339, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_HA_Timer:TimerUDB:tmp_fifo_load\
        );
        Output = Net_339 (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + \PM2_DirCounter:Net_1251_split\
        );
        Output = \PM2_DirCounter:Net_1251\ (fanout=6)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Net_1275\ (fanout=2)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1203\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PM2_DirCounter:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PM2_DirCounter:Net_1260\ * \PM2_DirCounter:Net_1203\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1203\ (fanout=3)

    MacroCell: Name=\PM2_DirCounter:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PM2_DirCounter:Net_1260\ * !\PM2_DirCounter:bQuadDec:error\
            + !\PM2_DirCounter:Net_1260\ * !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1260\ (fanout=10)

    MacroCell: Name=\PM2_DirCounter:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\PM2_DirCounter:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\PM2_DirCounter:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:state_0\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
            f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
            chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
            f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
            chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\
        Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
            f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
            chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\
        Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
            f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
            z0_comb => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PM1_HA_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PM1_HA_TIMER:TimerUDB:status_2\ ,
            chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \PM1_DirCounter:Net_1251\ ,
            cs_addr_1 => \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \PM1_DirCounter:Cnt16:CounterUDB:reload\ ,
            chain_out => \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \PM1_DirCounter:Net_1251\ ,
            cs_addr_1 => \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \PM1_DirCounter:Cnt16:CounterUDB:reload\ ,
            z0_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \PM1_DirCounter:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_5\ ,
            chain_in => \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
            f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
            chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
            f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
            chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
            f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
            chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
            f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
            z0_comb => \PM2_HA_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PM2_HA_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PM2_HA_Timer:TimerUDB:status_2\ ,
            chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \PM2_DirCounter:Net_1251\ ,
            cs_addr_1 => \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \PM2_DirCounter:Cnt16:CounterUDB:reload\ ,
            chain_out => \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_737 ,
            cs_addr_2 => \PM2_DirCounter:Net_1251\ ,
            cs_addr_1 => \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \PM2_DirCounter:Cnt16:CounterUDB:reload\ ,
            z0_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \PM2_DirCounter:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_5\ ,
            chain_in => \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_TS:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_TS:clock\ ,
            status_0 => Net_192 ,
            clk_en => \ADC_TS:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_16 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \PM1_HA_TIMER:TimerUDB:status_3\ ,
            status_2 => \PM1_HA_TIMER:TimerUDB:status_2\ ,
            status_1 => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
            status_0 => \PM1_HA_TIMER:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \PM1_DirCounter:Net_1260\ ,
            clock => Net_737 ,
            status_6 => \PM1_DirCounter:Cnt16:CounterUDB:status_6\ ,
            status_5 => \PM1_DirCounter:Cnt16:CounterUDB:status_5\ ,
            status_3 => \PM1_DirCounter:Cnt16:CounterUDB:status_3\ ,
            status_2 => \PM1_DirCounter:Cnt16:CounterUDB:status_2\ ,
            status_1 => \PM1_DirCounter:Cnt16:CounterUDB:status_1\ ,
            status_0 => \PM1_DirCounter:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM1_DirCounter:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \PM1_DirCounter:bQuadDec:error\ ,
            status_2 => \PM1_DirCounter:Net_1260\ ,
            status_1 => \PM1_DirCounter:Net_611\ ,
            status_0 => \PM1_DirCounter:Net_530\ ,
            interrupt => Net_426 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM2_HA_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \PM2_HA_Timer:TimerUDB:status_3\ ,
            status_2 => \PM2_HA_Timer:TimerUDB:status_2\ ,
            status_1 => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
            status_0 => \PM2_HA_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \PM2_DirCounter:Net_1260\ ,
            clock => Net_737 ,
            status_6 => \PM2_DirCounter:Cnt16:CounterUDB:status_6\ ,
            status_5 => \PM2_DirCounter:Cnt16:CounterUDB:status_5\ ,
            status_3 => \PM2_DirCounter:Cnt16:CounterUDB:status_3\ ,
            status_2 => \PM2_DirCounter:Cnt16:CounterUDB:status_2\ ,
            status_1 => \PM2_DirCounter:Cnt16:CounterUDB:status_1\ ,
            status_0 => \PM2_DirCounter:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PM2_DirCounter:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_737 ,
            status_3 => \PM2_DirCounter:bQuadDec:error\ ,
            status_2 => \PM2_DirCounter:Net_1260\ ,
            status_1 => \PM2_DirCounter:Net_611\ ,
            status_0 => \PM2_DirCounter:Net_530\ ,
            interrupt => Net_415 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC_TS:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC_TS:nrq\ ,
            out => \ADC_TS:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
            control_6 => \PM1_HA_TIMER:TimerUDB:control_6\ ,
            control_5 => \PM1_HA_TIMER:TimerUDB:control_5\ ,
            control_4 => \PM1_HA_TIMER:TimerUDB:control_4\ ,
            control_3 => \PM1_HA_TIMER:TimerUDB:control_3\ ,
            control_2 => \PM1_HA_TIMER:TimerUDB:control_2\ ,
            control_1 => \PM1_HA_TIMER:TimerUDB:control_1\ ,
            control_0 => \PM1_HA_TIMER:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \PM1_DirCounter:Cnt16:CounterUDB:control_7\ ,
            control_6 => \PM1_DirCounter:Cnt16:CounterUDB:control_6\ ,
            control_5 => \PM1_DirCounter:Cnt16:CounterUDB:control_5\ ,
            control_4 => \PM1_DirCounter:Cnt16:CounterUDB:control_4\ ,
            control_3 => \PM1_DirCounter:Cnt16:CounterUDB:control_3\ ,
            control_2 => \PM1_DirCounter:Cnt16:CounterUDB:control_2\ ,
            control_1 => \PM1_DirCounter:Cnt16:CounterUDB:control_1\ ,
            control_0 => \PM1_DirCounter:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_TS:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_TS:clock\ ,
            control_7 => \ADC_TS:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_TS:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_TS:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_TS:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_TS:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_TS:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_TS:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_TS:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \PM2_HA_Timer:TimerUDB:control_7\ ,
            control_6 => \PM2_HA_Timer:TimerUDB:control_6\ ,
            control_5 => \PM2_HA_Timer:TimerUDB:control_5\ ,
            control_4 => \PM2_HA_Timer:TimerUDB:control_4\ ,
            control_3 => \PM2_HA_Timer:TimerUDB:control_3\ ,
            control_2 => \PM2_HA_Timer:TimerUDB:control_2\ ,
            control_1 => \PM2_HA_Timer:TimerUDB:control_1\ ,
            control_0 => \PM2_HA_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_737 ,
            control_7 => \PM2_DirCounter:Cnt16:CounterUDB:control_7\ ,
            control_6 => \PM2_DirCounter:Cnt16:CounterUDB:control_6\ ,
            control_5 => \PM2_DirCounter:Cnt16:CounterUDB:control_5\ ,
            control_4 => \PM2_DirCounter:Cnt16:CounterUDB:control_4\ ,
            control_3 => \PM2_DirCounter:Cnt16:CounterUDB:control_3\ ,
            control_2 => \PM2_DirCounter:Cnt16:CounterUDB:control_2\ ,
            control_1 => \PM2_DirCounter:Cnt16:CounterUDB:control_1\ ,
            control_0 => \PM2_DirCounter:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\PM1_HA_TIMER:TimerUDB:sCapCount:counter\
        PORT MAP (
            clock => Net_737 ,
            load => \PM1_HA_TIMER:TimerUDB:cntr_load\ ,
            enable => \PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ ,
            count_6 => \PM1_HA_TIMER:TimerUDB:count_6\ ,
            count_5 => \PM1_HA_TIMER:TimerUDB:count_5\ ,
            count_4 => \PM1_HA_TIMER:TimerUDB:count_4\ ,
            count_3 => \PM1_HA_TIMER:TimerUDB:count_3\ ,
            count_2 => \PM1_HA_TIMER:TimerUDB:count_2\ ,
            count_1 => \PM1_HA_TIMER:TimerUDB:count_1\ ,
            count_0 => \PM1_HA_TIMER:TimerUDB:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC_TS:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_TS:clock\ ,
            load => \ADC_TS:bSAR_SEQ:load_period\ ,
            enable => \ADC_TS:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_TS:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_TS:ch_addr_5\ ,
            count_4 => \ADC_TS:ch_addr_4\ ,
            count_3 => \ADC_TS:ch_addr_3\ ,
            count_2 => \ADC_TS:ch_addr_2\ ,
            count_1 => \ADC_TS:ch_addr_1\ ,
            count_0 => \ADC_TS:ch_addr_0\ ,
            tc => \ADC_TS:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC_TS:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000101"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)

    count7cell: Name =\PM2_HA_Timer:TimerUDB:sCapCount:counter\
        PORT MAP (
            clock => Net_737 ,
            load => \PM2_HA_Timer:TimerUDB:cntr_load\ ,
            enable => \PM2_HA_Timer:TimerUDB:fifo_load_polarized\ ,
            count_6 => \PM2_HA_Timer:TimerUDB:count_6\ ,
            count_5 => \PM2_HA_Timer:TimerUDB:count_5\ ,
            count_4 => \PM2_HA_Timer:TimerUDB:count_4\ ,
            count_3 => \PM2_HA_Timer:TimerUDB:count_3\ ,
            count_2 => \PM2_HA_Timer:TimerUDB:count_2\ ,
            count_1 => \PM2_HA_Timer:TimerUDB:count_1\ ,
            count_0 => \PM2_HA_Timer:TimerUDB:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_TS:TempBuf\
        PORT MAP (
            dmareq => \ADC_TS:Net_3830\ ,
            termin => zero ,
            termout => \ADC_TS:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_TS:FinalBuf\
        PORT MAP (
            dmareq => \ADC_TS:Net_3698\ ,
            termin => zero ,
            termout => \ADC_TS:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_297 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =COUNT_ISR
        PORT MAP (
            interrupt => Net_431_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =SPD_COMMAND_ISR
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =tensor_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =angle_control_isr
        PORT MAP (
            interrupt => Net_750_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\PM1_DirCounter:isr\
        PORT MAP (
            interrupt => Net_426 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =RxInt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_TS:IRQ\
        PORT MAP (
            interrupt => Net_192 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PM2_HA_ISR
        PORT MAP (
            interrupt => Net_339 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\PM2_DirCounter:isr\
        PORT MAP (
            interrupt => Net_415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PM1_HA_ISR
        PORT MAP (
            interrupt => Net_690 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  158 :   34 :  192 : 82.29 %
  Unique P-terms              :  236 :  148 :  384 : 61.46 %
  Total P-terms               :  249 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   14 :   10 :   24 : 58.33 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    8 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :    9 :   15 :   24 : 37.50 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.355ms
Tech Mapping phase: Elapsed time ==> 0s.440ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_194" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_196" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_197" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_199" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_201" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_202" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_204" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_206" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_207" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_209" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_211" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_212" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_214" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_216" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_217" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_219" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_221" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_222" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_224" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_226" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_227" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_229" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_231" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_232" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_235" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_237" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_238" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_241" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_243" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_244" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_246" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_248" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_249" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_251" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_253" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_254" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_256" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_258" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_259" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_261" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_263" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_264" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_266" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_268" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_269" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_271" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_273" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_274" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_275" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_276" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_277" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_278" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_279" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_280" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_281" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_282" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_283" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_284" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_285" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_286" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_287" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_288" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_289" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : PM1_BRAKEn(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : PM1_DIR(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PM1_ENABLE(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PM1_SPEED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PM1_input(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PM1_input(1) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PM2_SPEED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PM2_input(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PM2_input(1) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pote_PIN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : tension_PIN(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \ADC_TS:SAR:ADC_SAR\
VIDAC[3]@[FFB(VIDAC,3)] : \PM1_SPD_VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \PM2_SPD_VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 51% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 74% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : PM1_BRAKEn(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : PM1_DIR(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PM1_ENABLE(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PM1_SPEED(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PM1_input(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PM1_input(1) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PM2_SPEED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PM2_input(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PM2_input(1) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : pote_PIN(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : tension_PIN(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \ADC_TS:SAR:ADC_SAR\
VIDAC[3]@[FFB(VIDAC,3)] : \PM1_SPD_VDAC8:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \PM2_SPD_VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.568ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_TS:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_193 {
    p3_6
  }
  Net: Net_194 {
  }
  Net: Net_196 {
  }
  Net: Net_197 {
  }
  Net: Net_199 {
  }
  Net: Net_201 {
  }
  Net: Net_202 {
  }
  Net: Net_204 {
  }
  Net: Net_206 {
  }
  Net: Net_207 {
  }
  Net: Net_209 {
  }
  Net: Net_211 {
  }
  Net: Net_212 {
  }
  Net: Net_214 {
  }
  Net: Net_216 {
  }
  Net: Net_217 {
  }
  Net: Net_219 {
  }
  Net: Net_221 {
  }
  Net: Net_222 {
  }
  Net: Net_224 {
  }
  Net: Net_226 {
  }
  Net: Net_227 {
  }
  Net: Net_229 {
  }
  Net: Net_231 {
  }
  Net: Net_232 {
  }
  Net: Net_235 {
  }
  Net: Net_237 {
  }
  Net: Net_238 {
  }
  Net: Net_241 {
  }
  Net: Net_243 {
  }
  Net: Net_244 {
  }
  Net: Net_246 {
  }
  Net: Net_248 {
  }
  Net: Net_249 {
  }
  Net: Net_251 {
  }
  Net: Net_253 {
  }
  Net: Net_254 {
  }
  Net: Net_256 {
  }
  Net: Net_258 {
  }
  Net: Net_259 {
  }
  Net: Net_261 {
  }
  Net: Net_263 {
  }
  Net: Net_264 {
  }
  Net: Net_266 {
  }
  Net: Net_268 {
  }
  Net: Net_269 {
  }
  Net: Net_271 {
  }
  Net: Net_273 {
  }
  Net: Net_274 {
  }
  Net: Net_275 {
  }
  Net: Net_276 {
  }
  Net: Net_277 {
  }
  Net: Net_278 {
  }
  Net: Net_279 {
  }
  Net: Net_280 {
  }
  Net: Net_281 {
  }
  Net: Net_282 {
  }
  Net: Net_283 {
  }
  Net: Net_284 {
  }
  Net: Net_285 {
  }
  Net: Net_286 {
  }
  Net: Net_287 {
  }
  Net: Net_288 {
  }
  Net: Net_289 {
  }
  Net: Net_438 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_p3_5
    p3_5
  }
  Net: Net_449 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: Net_67 {
    p3_7
    agr7_x_p3_7
    agr7
    agl7_x_agr7
    agl7
    agl7_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \ADC_TS:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_TS:SAR:Net_209\ {
  }
  Net: \PM1_SPD_VDAC8:Net_77\ {
  }
  Net: \PM2_SPD_VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_TS:AMuxHw_2\ {
    sar_1_vplus
    agr6_x_sar_1_vplus
    agr6
    agr6_x_p3_6
    p3_6
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_438
  agr5_x_vidac_3_vout                              -> Net_438
  agr5                                             -> Net_438
  agr5_x_p3_5                                      -> Net_438
  p3_5                                             -> Net_438
  vidac_1_vout                                     -> Net_449
  agr1_x_vidac_1_vout                              -> Net_449
  agr1                                             -> Net_449
  agr1_x_p1_5                                      -> Net_449
  p1_5                                             -> Net_449
  p3_7                                             -> Net_67
  agr7_x_p3_7                                      -> Net_67
  agr7                                             -> Net_67
  agl7_x_agr7                                      -> Net_67
  agl7                                             -> Net_67
  agl7_x_sar_0_vplus                               -> Net_67
  sar_0_vplus                                      -> Net_67
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  p0_4                                             -> \ADC:Net_210\
  p0_4_exvref                                      -> \ADC:Net_210\
  sar_1_vref                                       -> \ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC:Net_235\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
  sar_1_vrefhi                                     -> \ADC_TS:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_TS:SAR:Net_126\
  sar_1_vminus                                     -> \ADC_TS:SAR:Net_126\
  sar_1_vplus                                      -> \ADC_TS:Net_2803\
  p3_6                                             -> Net_193
  agr6_x_sar_1_vplus                               -> AmuxNet::\ADC_TS:AMuxHw_2\
  agr6                                             -> AmuxNet::\ADC_TS:AMuxHw_2\
  agr6_x_p3_6                                      -> AmuxNet::\ADC_TS:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_TS:AMuxHw_2\ {
     Mouth: \ADC_TS:Net_2803\
     Guts:  AmuxNet::\ADC_TS:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_193
      Outer: agr6_x_p3_6
      Inner: agr6_x_sar_1_vplus
      Path {
        p3_6
        agr6_x_p3_6
        agr6
        agr6_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_194
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   Net_196
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_197
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_199
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_201
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_202
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_204
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_206
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_207
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_209
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_211
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_212
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_214
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_216
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_217
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_219
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_221
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_222
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_224
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_226
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_227
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_229
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_231
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_232
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_235
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_237
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_238
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_241
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_243
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_244
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_246
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_248
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_249
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_251
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_253
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_254
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_256
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_258
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_259
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_261
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_263
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_264
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_266
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_268
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_269
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_271
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_273
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_274
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_275
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_276
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_277
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_278
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_279
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_280
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_281
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_282
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_283
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_284
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_285
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_286
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_287
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_288
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_289
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.252ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            5.02
               Macrocells :            3.29
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.58 :       6.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_4\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_2\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=10, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PM2_HA_Timer:TimerUDB:tmp_fifo_load\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM2_HA_Timer:TimerUDB:cntr_load\ * 
              !\PM2_HA_Timer:TimerUDB:count_6\ * 
              !\PM2_HA_Timer:TimerUDB:count_5\ * 
              !\PM2_HA_Timer:TimerUDB:count_4\ * 
              !\PM2_HA_Timer:TimerUDB:count_3\ * 
              !\PM2_HA_Timer:TimerUDB:count_2\ * 
              !\PM2_HA_Timer:TimerUDB:count_1\ * 
              \PM2_HA_Timer:TimerUDB:count_0\
        );
        Output = \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_HA_Timer:TimerUDB:cntr_load\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM2_HA_Timer:TimerUDB:count_6\ * 
              !\PM2_HA_Timer:TimerUDB:count_5\ * 
              !\PM2_HA_Timer:TimerUDB:count_4\ * 
              !\PM2_HA_Timer:TimerUDB:count_3\ * 
              !\PM2_HA_Timer:TimerUDB:count_2\ * 
              !\PM2_HA_Timer:TimerUDB:count_1\ * 
              \PM2_HA_Timer:TimerUDB:count_0\
        );
        Output = \PM2_HA_Timer:TimerUDB:cntr_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
        f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
        chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\
    Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\

count7cell: Name =\PM2_HA_Timer:TimerUDB:sCapCount:counter\
    PORT MAP (
        clock => Net_737 ,
        load => \PM2_HA_Timer:TimerUDB:cntr_load\ ,
        enable => \PM2_HA_Timer:TimerUDB:fifo_load_polarized\ ,
        count_6 => \PM2_HA_Timer:TimerUDB:count_6\ ,
        count_5 => \PM2_HA_Timer:TimerUDB:count_5\ ,
        count_4 => \PM2_HA_Timer:TimerUDB:count_4\ ,
        count_3 => \PM2_HA_Timer:TimerUDB:count_3\ ,
        count_2 => \PM2_HA_Timer:TimerUDB:count_2\ ,
        count_1 => \PM2_HA_Timer:TimerUDB:count_1\ ,
        count_0 => \PM2_HA_Timer:TimerUDB:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
        f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
        chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\
    Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\

synccell: Name =\ADC_TS:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC_TS:nrq\ ,
        out => \ADC_TS:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM2_DirCounter:Net_1275\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM2_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_323
        );
        Output = \PM2_DirCounter:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PM2_DirCounter:Net_530\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1275\ * \PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_DirCounter:Net_611\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1275\ * !\PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM2_DirCounter:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \PM2_DirCounter:Net_1251\ ,
        cs_addr_1 => \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \PM2_DirCounter:Cnt16:CounterUDB:reload\ ,
        z0_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \PM2_DirCounter:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \PM2_DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PM2_DirCounter:Cnt16:CounterUDB:status_5\ ,
        chain_in => \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\PM2_DirCounter:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \PM2_DirCounter:bQuadDec:error\ ,
        status_2 => \PM2_DirCounter:Net_1260\ ,
        status_1 => \PM2_DirCounter:Net_611\ ,
        status_0 => \PM2_DirCounter:Net_530\ ,
        interrupt => Net_415 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \PM2_DirCounter:Net_1203\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_DirCounter:Net_1203\
        );
        Output = \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM2_DirCounter:Net_1203\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PM2_DirCounter:Net_1260\ * \PM2_DirCounter:Net_1203\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_DirCounter:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_0\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_1\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_delayed_2\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\
            + \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ * 
              \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ * 
              \PM1_DirCounter:bQuadDec:quad_B_delayed_2\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_B_delayed_0\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_B_delayed_1\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_788
        );
        Output = \PM1_DirCounter:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \PM2_DirCounter:Net_1260\ ,
        clock => Net_737 ,
        status_6 => \PM2_DirCounter:Cnt16:CounterUDB:status_6\ ,
        status_5 => \PM2_DirCounter:Cnt16:CounterUDB:status_5\ ,
        status_3 => \PM2_DirCounter:Cnt16:CounterUDB:status_3\ ,
        status_2 => \PM2_DirCounter:Cnt16:CounterUDB:status_2\ ,
        status_1 => \PM2_DirCounter:Cnt16:CounterUDB:status_1\ ,
        status_0 => \PM2_DirCounter:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \PM2_DirCounter:Cnt16:CounterUDB:control_7\ ,
        control_6 => \PM2_DirCounter:Cnt16:CounterUDB:control_6\ ,
        control_5 => \PM2_DirCounter:Cnt16:CounterUDB:control_5\ ,
        control_4 => \PM2_DirCounter:Cnt16:CounterUDB:control_4\ ,
        control_3 => \PM2_DirCounter:Cnt16:CounterUDB:control_3\ ,
        control_2 => \PM2_DirCounter:Cnt16:CounterUDB:control_2\ ,
        control_1 => \PM2_DirCounter:Cnt16:CounterUDB:control_1\ ,
        control_0 => \PM2_DirCounter:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_239 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_239
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_239 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_239 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_239 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * !\ADC_TS:ch_addr_5\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * !\ADC_TS:ch_addr_4\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * !\ADC_TS:ch_addr_3\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * !\ADC_TS:ch_addr_2\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * \ADC_TS:ch_addr_1\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * !\ADC_TS:ch_addr_1\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_0\ * \ADC_TS:ch_addr_0\
            + \ADC_TS:AMuxHw_2_Decoder_old_id_0\ * !\ADC_TS:ch_addr_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_239
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\ADC_TS:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_TS:clock\ ,
        status_0 => Net_192 ,
        clk_en => \ADC_TS:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
        f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
        chain_out => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
        control_6 => \PM1_HA_TIMER:TimerUDB:control_6\ ,
        control_5 => \PM1_HA_TIMER:TimerUDB:control_5\ ,
        control_4 => \PM1_HA_TIMER:TimerUDB:control_4\ ,
        control_3 => \PM1_HA_TIMER:TimerUDB:control_3\ ,
        control_2 => \PM1_HA_TIMER:TimerUDB:control_2\ ,
        control_1 => \PM1_HA_TIMER:TimerUDB:control_1\ ,
        control_0 => \PM1_HA_TIMER:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_192, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC_TS:bSAR_SEQ:nrq_reg\
        );
        Output = Net_192 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_TS:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_234, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_HA_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_HA_TIMER:TimerUDB:control_7\ * 
              \PM1_HA_TIMER:TimerUDB:per_zero\
        );
        Output = \PM1_HA_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_192
            + \ADC_TS:Net_3935\
        );
        Output = \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_787 * \PM1_DirCounter:bQuadDec:quad_A_delayed_0\
            + Net_787 * !\PM1_DirCounter:bQuadDec:quad_A_delayed_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PM2_HA_Timer:TimerUDB:fifo_load_polarized\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_322 * \PM2_DirCounter:bQuadDec:quad_A_filt\
            + Net_322 * !\PM2_DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \PM2_HA_Timer:TimerUDB:fifo_load_polarized\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM1_HA_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
        f0_load => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
        z0_comb => \PM1_HA_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PM1_HA_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PM1_HA_TIMER:TimerUDB:status_2\ ,
        chain_in => \PM1_HA_TIMER:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \PM1_HA_TIMER:TimerUDB:status_3\ ,
        status_2 => \PM1_HA_TIMER:TimerUDB:status_2\ ,
        status_1 => \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ ,
        status_0 => \PM1_HA_TIMER:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Net_1251\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + \PM2_DirCounter:Net_1251_split\
        );
        Output = \PM2_DirCounter:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM2_DirCounter:Net_1260\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PM2_DirCounter:Net_1260\ * !\PM2_DirCounter:bQuadDec:error\
            + !\PM2_DirCounter:Net_1260\ * !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM2_DirCounter:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_322
        );
        Output = \PM2_DirCounter:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \PM2_DirCounter:Net_1251\ ,
        cs_addr_1 => \PM2_DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \PM2_DirCounter:Cnt16:CounterUDB:reload\ ,
        chain_out => \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\
            + \PM2_DirCounter:Net_1251\ * !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:Net_1251\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM2_DirCounter:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM2_DirCounter:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              !\PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              \PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
            + !\PM2_DirCounter:Net_1260\ * 
              \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              \PM2_DirCounter:bQuadDec:state_0\
            + \PM2_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM2_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM2_DirCounter:bQuadDec:error\ * 
              !\PM2_DirCounter:bQuadDec:state_1\ * 
              !\PM2_DirCounter:bQuadDec:state_0\
        );
        Output = \PM2_DirCounter:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_16 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_1\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_239 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ADC_TS:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_TS:clock\ ,
        control_7 => \ADC_TS:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_TS:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_TS:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_TS:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_TS:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_TS:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_TS:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_TS:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * \ADC_TS:ch_addr_5\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * \ADC_TS:ch_addr_4\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * \ADC_TS:ch_addr_3\
            + !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * \ADC_TS:ch_addr_2\
            + \ADC_TS:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_5\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:ch_addr_3\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\ADC_TS:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_TS:clock\ ,
        load => \ADC_TS:bSAR_SEQ:load_period\ ,
        enable => \ADC_TS:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_TS:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_TS:ch_addr_5\ ,
        count_4 => \ADC_TS:ch_addr_4\ ,
        count_3 => \ADC_TS:ch_addr_3\ ,
        count_2 => \ADC_TS:ch_addr_2\ ,
        count_1 => \ADC_TS:ch_addr_1\ ,
        count_0 => \ADC_TS:ch_addr_0\ ,
        tc => \ADC_TS:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC_TS:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000101"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_TS:bSAR_SEQ:enable\)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:overflow\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_191 * !\ADC_TS:bSAR_SEQ:load_period\
        );
        Output = \ADC_TS:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM2_HA_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_HA_Timer:TimerUDB:control_7\ * 
              \PM2_HA_Timer:TimerUDB:per_zero\
        );
        Output = \PM2_HA_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
        f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
        z0_comb => \PM2_HA_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PM2_HA_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PM2_HA_Timer:TimerUDB:status_2\ ,
        chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\PM2_HA_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \PM2_HA_Timer:TimerUDB:status_3\ ,
        status_2 => \PM2_HA_Timer:TimerUDB:status_2\ ,
        status_1 => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
        status_0 => \PM2_HA_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \PM2_HA_Timer:TimerUDB:control_7\ ,
        control_6 => \PM2_HA_Timer:TimerUDB:control_6\ ,
        control_5 => \PM2_HA_Timer:TimerUDB:control_5\ ,
        control_4 => \PM2_HA_Timer:TimerUDB:control_4\ ,
        control_3 => \PM2_HA_Timer:TimerUDB:control_3\ ,
        control_2 => \PM2_HA_Timer:TimerUDB:control_2\ ,
        control_1 => \PM2_HA_Timer:TimerUDB:control_1\ ,
        control_0 => \PM2_HA_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_339, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM2_HA_Timer:TimerUDB:tmp_fifo_load\
        );
        Output = Net_339 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM1_HA_TIMER:TimerUDB:cntr_load\ * 
              !\PM1_HA_TIMER:TimerUDB:count_6\ * 
              !\PM1_HA_TIMER:TimerUDB:count_5\ * 
              !\PM1_HA_TIMER:TimerUDB:count_4\ * 
              !\PM1_HA_TIMER:TimerUDB:count_3\ * 
              !\PM1_HA_TIMER:TimerUDB:count_2\ * 
              !\PM1_HA_TIMER:TimerUDB:count_1\ * 
              \PM1_HA_TIMER:TimerUDB:count_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_HA_TIMER:TimerUDB:cntr_load\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PM1_HA_TIMER:TimerUDB:count_6\ * 
              !\PM1_HA_TIMER:TimerUDB:count_5\ * 
              !\PM1_HA_TIMER:TimerUDB:count_4\ * 
              !\PM1_HA_TIMER:TimerUDB:count_3\ * 
              !\PM1_HA_TIMER:TimerUDB:count_2\ * 
              !\PM1_HA_TIMER:TimerUDB:count_1\ * 
              \PM1_HA_TIMER:TimerUDB:count_0\
        );
        Output = \PM1_HA_TIMER:TimerUDB:cntr_load\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_690, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\
        );
        Output = Net_690 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_A_delayed_1\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:bQuadDec:quad_A_delayed_0\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_0\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_1\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_delayed_2\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\
            + \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ * 
              \PM1_DirCounter:bQuadDec:quad_A_delayed_1\ * 
              \PM1_DirCounter:bQuadDec:quad_A_delayed_2\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
        f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
        chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\

count7cell: Name =\PM1_HA_TIMER:TimerUDB:sCapCount:counter\
    PORT MAP (
        clock => Net_737 ,
        load => \PM1_HA_TIMER:TimerUDB:cntr_load\ ,
        enable => \PM1_HA_TIMER:TimerUDB:fifo_load_polarized\ ,
        count_6 => \PM1_HA_TIMER:TimerUDB:count_6\ ,
        count_5 => \PM1_HA_TIMER:TimerUDB:count_5\ ,
        count_4 => \PM1_HA_TIMER:TimerUDB:count_4\ ,
        count_3 => \PM1_HA_TIMER:TimerUDB:count_3\ ,
        count_2 => \PM1_HA_TIMER:TimerUDB:count_2\ ,
        count_1 => \PM1_HA_TIMER:TimerUDB:count_1\ ,
        count_0 => \PM1_HA_TIMER:TimerUDB:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:Net_1275\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:overflow\
        );
        Output = \PM1_DirCounter:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:status_1\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:status_1\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_787
        );
        Output = \PM1_DirCounter:bQuadDec:quad_A_delayed_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_DirCounter:Net_530\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1275\ * \PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Net_530\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \PM1_DirCounter:Net_1251\ ,
        cs_addr_1 => \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \PM1_DirCounter:Cnt16:CounterUDB:reload\ ,
        z0_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \PM1_DirCounter:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \PM1_DirCounter:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PM1_DirCounter:Cnt16:CounterUDB:status_5\ ,
        chain_in => \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \PM1_DirCounter:Net_1260\ ,
        clock => Net_737 ,
        status_6 => \PM1_DirCounter:Cnt16:CounterUDB:status_6\ ,
        status_5 => \PM1_DirCounter:Cnt16:CounterUDB:status_5\ ,
        status_3 => \PM1_DirCounter:Cnt16:CounterUDB:status_3\ ,
        status_2 => \PM1_DirCounter:Cnt16:CounterUDB:status_2\ ,
        status_1 => \PM1_DirCounter:Cnt16:CounterUDB:status_1\ ,
        status_0 => \PM1_DirCounter:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\PM1_DirCounter:Net_1260\ * !\PM1_DirCounter:bQuadDec:error\
            + !\PM1_DirCounter:Net_1260\ * !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:Net_611\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1275\ * !\PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\
        );
        Output = \PM1_DirCounter:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\PM1_DirCounter:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_737 ,
        status_3 => \PM1_DirCounter:bQuadDec:error\ ,
        status_2 => \PM1_DirCounter:Net_1260\ ,
        status_1 => \PM1_DirCounter:Net_611\ ,
        status_0 => \PM1_DirCounter:Net_530\ ,
        interrupt => Net_426 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
        f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
        chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_1 => \PM2_HA_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \PM2_HA_Timer:TimerUDB:per_zero\ ,
        f0_load => \PM2_HA_Timer:TimerUDB:tmp_fifo_load\ ,
        chain_in => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \PM2_HA_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_TS:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_TS:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_TS:AMuxHw_2_Decoder_is_active\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_TS:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_TS:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_TS:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_737 ,
        cs_addr_2 => \PM1_DirCounter:Net_1251\ ,
        cs_addr_1 => \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \PM1_DirCounter:Cnt16:CounterUDB:reload\ ,
        chain_out => \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:Net_1251\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + \PM1_DirCounter:Net_1251\ * !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + \PM1_DirCounter:Net_1251_split\
        );
        Output = \PM1_DirCounter:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Cnt16:CounterUDB:control_7\ * 
              !\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ * 
              \PM1_DirCounter:Net_1203\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PM1_DirCounter:Net_1203\
        );
        Output = \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PM1_DirCounter:Net_1203\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PM1_DirCounter:Net_1260\ * \PM1_DirCounter:Net_1203\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              !\PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PM1_DirCounter:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_737) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_1\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              \PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:Net_1260\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              \PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
            + !\PM1_DirCounter:bQuadDec:quad_A_filt\ * 
              \PM1_DirCounter:bQuadDec:quad_B_filt\ * 
              !\PM1_DirCounter:bQuadDec:error\ * 
              !\PM1_DirCounter:bQuadDec:state_1\ * 
              !\PM1_DirCounter:bQuadDec:state_0\
        );
        Output = \PM1_DirCounter:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

controlcell: Name =\PM1_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_737 ,
        control_7 => \PM1_DirCounter:Cnt16:CounterUDB:control_7\ ,
        control_6 => \PM1_DirCounter:Cnt16:CounterUDB:control_6\ ,
        control_5 => \PM1_DirCounter:Cnt16:CounterUDB:control_5\ ,
        control_4 => \PM1_DirCounter:Cnt16:CounterUDB:control_4\ ,
        control_3 => \PM1_DirCounter:Cnt16:CounterUDB:control_3\ ,
        control_2 => \PM1_DirCounter:Cnt16:CounterUDB:control_2\ ,
        control_1 => \PM1_DirCounter:Cnt16:CounterUDB:control_1\ ,
        control_0 => \PM1_DirCounter:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =COUNT_ISR
        PORT MAP (
            interrupt => Net_431_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =PM1_HA_ISR
        PORT MAP (
            interrupt => Net_690 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =PM2_HA_ISR
        PORT MAP (
            interrupt => Net_339 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =RxInt
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =SPD_COMMAND_ISR
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_297 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\ADC_TS:IRQ\
        PORT MAP (
            interrupt => Net_192 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\PM1_DirCounter:isr\
        PORT MAP (
            interrupt => Net_426 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\PM2_DirCounter:isr\
        PORT MAP (
            interrupt => Net_415 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_16 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =angle_control_isr
        PORT MAP (
            interrupt => Net_750_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =tensor_control_isr
        PORT MAP (
            interrupt => Net_804_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_TS:FinalBuf\
        PORT MAP (
            dmareq => \ADC_TS:Net_3698\ ,
            termin => zero ,
            termout => \ADC_TS:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_TS:TempBuf\
        PORT MAP (
            dmareq => \ADC_TS:Net_3830\ ,
            termin => zero ,
            termout => \ADC_TS:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PM2_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_DIR(0)__PA ,
        pad => PM2_DIR(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PM2_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_ENABLE(0)__PA ,
        pad => PM2_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PM2_BRAKEn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_BRAKEn(0)__PA ,
        pad => PM2_BRAKEn(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_210\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = PM2_SPEED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_SPEED(0)__PA ,
        analog_term => Net_449 ,
        pad => PM2_SPEED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = PM1_input(0)
    Attributes:
        Alias: PM1_HA
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_input(0)__PA ,
        fb => Net_787 ,
        pad => PM1_input(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PM1_input(1)
    Attributes:
        Alias: PM1_HB
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_input(1)__PA ,
        fb => Net_788 ,
        pad => PM1_input(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PM2_input(0)
    Attributes:
        Alias: PM2_HA
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_input(0)__PA ,
        fb => Net_322 ,
        pad => PM2_input(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PM2_input(1)
    Attributes:
        Alias: PM2_HB
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM2_input(1)__PA ,
        fb => Net_323 ,
        pad => PM2_input(1)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = PM1_SPEED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_SPEED(0)__PA ,
        analog_term => Net_438 ,
        pad => PM1_SPEED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = tension_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => tension_PIN(0)__PA ,
        analog_term => Net_193 ,
        pad => tension_PIN(0)_PAD ,
        pin_input => \ADC_TS:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pote_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pote_PIN(0)__PA ,
        analog_term => Net_67 ,
        annotation => Net_302 ,
        pad => pote_PIN(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = PM1_BRAKEn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_BRAKEn(0)__PA ,
        pad => PM1_BRAKEn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PM1_DIR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_DIR(0)__PA ,
        pad => PM1_DIR(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PM1_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PM1_ENABLE(0)__PA ,
        pad => PM1_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_239 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_234 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_376\ ,
            dclk_0 => \ADC:Net_376_local\ ,
            dclk_glb_1 => \ADC_TS:clock\ ,
            dclk_1 => \ADC_TS:clock_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_737 ,
            dclk_3 => Net_737_local ,
            dclk_glb_4 => Net_804 ,
            dclk_4 => Net_804_local ,
            dclk_glb_5 => Net_750 ,
            dclk_5 => Net_750_local ,
            dclk_glb_6 => Net_431 ,
            dclk_6 => Net_431_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\PM2_SPD_VDAC8:viDAC8\
        PORT MAP (
            vout => Net_449 ,
            iout => \PM2_SPD_VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\PM1_SPD_VDAC8:viDAC8\
        PORT MAP (
            vout => Net_438 ,
            iout => \PM1_SPD_VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_67 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_210\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC:Net_376_local\ ,
            irq => \ADC:Net_252\ ,
            next => Net_300 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_297 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_TS:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_TS:Net_2803\ ,
            vminus => \ADC_TS:SAR:Net_126\ ,
            ext_pin => \ADC_TS:SAR:Net_209\ ,
            vrefhi_out => \ADC_TS:SAR:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clk_udb => \ADC_TS:clock_local\ ,
            irq => \ADC_TS:SAR:Net_252\ ,
            next => Net_191 ,
            data_out_udb_11 => \ADC_TS:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_TS:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_TS:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_TS:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_TS:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_TS:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_TS:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_TS:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_TS:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_TS:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_TS:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_TS:SAR:Net_207_0\ ,
            eof_udb => \ADC_TS:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_TS:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_289 ,
            muxin_62 => Net_288 ,
            muxin_61 => Net_287 ,
            muxin_60 => Net_286 ,
            muxin_59 => Net_285 ,
            muxin_58 => Net_284 ,
            muxin_57 => Net_283 ,
            muxin_56 => Net_282 ,
            muxin_55 => Net_281 ,
            muxin_54 => Net_280 ,
            muxin_53 => Net_279 ,
            muxin_52 => Net_278 ,
            muxin_51 => Net_277 ,
            muxin_50 => Net_276 ,
            muxin_49 => Net_275 ,
            muxin_48 => Net_274 ,
            muxin_47 => Net_273 ,
            muxin_46 => Net_271 ,
            muxin_45 => Net_269 ,
            muxin_44 => Net_268 ,
            muxin_43 => Net_266 ,
            muxin_42 => Net_264 ,
            muxin_41 => Net_263 ,
            muxin_40 => Net_261 ,
            muxin_39 => Net_259 ,
            muxin_38 => Net_258 ,
            muxin_37 => Net_256 ,
            muxin_36 => Net_254 ,
            muxin_35 => Net_253 ,
            muxin_34 => Net_251 ,
            muxin_33 => Net_249 ,
            muxin_32 => Net_248 ,
            muxin_31 => Net_246 ,
            muxin_30 => Net_244 ,
            muxin_29 => Net_243 ,
            muxin_28 => Net_241 ,
            muxin_27 => Net_238 ,
            muxin_26 => Net_237 ,
            muxin_25 => Net_235 ,
            muxin_24 => Net_232 ,
            muxin_23 => Net_231 ,
            muxin_22 => Net_229 ,
            muxin_21 => Net_227 ,
            muxin_20 => Net_226 ,
            muxin_19 => Net_224 ,
            muxin_18 => Net_222 ,
            muxin_17 => Net_221 ,
            muxin_16 => Net_219 ,
            muxin_15 => Net_217 ,
            muxin_14 => Net_216 ,
            muxin_13 => Net_214 ,
            muxin_12 => Net_212 ,
            muxin_11 => Net_211 ,
            muxin_10 => Net_209 ,
            muxin_9 => Net_207 ,
            muxin_8 => Net_206 ,
            muxin_7 => Net_204 ,
            muxin_6 => Net_202 ,
            muxin_5 => Net_201 ,
            muxin_4 => Net_199 ,
            muxin_3 => Net_197 ,
            muxin_2 => Net_196 ,
            muxin_1 => Net_194 ,
            muxin_0 => Net_193 ,
            hw_ctrl_en_63 => \ADC_TS:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_TS:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_TS:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_TS:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_TS:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_TS:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_TS:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_TS:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_TS:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_TS:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_TS:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_TS:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_TS:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_TS:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_TS:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_TS:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_TS:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_TS:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_TS:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_TS:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_TS:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_TS:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_TS:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_TS:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_TS:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_TS:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_TS:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_TS:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_TS:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_TS:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_TS:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_TS:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_TS:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_TS:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_TS:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_TS:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_TS:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_TS:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_TS:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_TS:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_TS:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_TS:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_TS:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_TS:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_TS:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_TS:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_TS:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_TS:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_TS:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_TS:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_TS:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_TS:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_TS:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_TS:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_TS:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_TS:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC_TS:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC_TS:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC_TS:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC_TS:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ADC_TS:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \ADC_TS:AMuxHw_2_Decoder_one_hot_2\ ,
            hw_ctrl_en_1 => \ADC_TS:AMuxHw_2_Decoder_one_hot_1\ ,
            vout => \ADC_TS:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |      PM2_DIR(0) | 
     |   1 |       |      NONE |      HI_Z_ANALOG |   PM2_ENABLE(0) | 
     |   2 |       |      NONE |      HI_Z_ANALOG |   PM2_BRAKEn(0) | 
     |   4 |       |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_210\)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   1 |   5 |     * |      NONE |      HI_Z_ANALOG |    PM2_SPEED(0) | Analog(Net_449)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   2 |   4 |     * |      NONE |     HI_Z_DIGITAL |    PM1_input(0) | FB(Net_787)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    PM1_input(1) | FB(Net_788)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    PM2_input(0) | FB(Net_322)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |    PM2_input(1) | FB(Net_323)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |    PM1_SPEED(0) | Analog(Net_438)
     |   6 |     * |      NONE |      HI_Z_ANALOG |  tension_PIN(0) | In(\ADC_TS:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_193)
     |   7 |     * |      NONE |      HI_Z_ANALOG |     pote_PIN(0) | Analog(Net_67)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |   PM1_BRAKEn(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      PM1_DIR(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |   PM1_ENABLE(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_239)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_234)
------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.233ms
Digital Placement phase: Elapsed time ==> 8s.496ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "dedo_v01_r.vh2" --pcf-path "dedo_v01.pco" --des-name "dedo_v01" --dsf-path "dedo_v01.dsf" --sdc-path "dedo_v01.sdc" --lib-path "dedo_v01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.900ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.205ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dedo_v01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.887ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 17s.242ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 17s.243ms
API generation phase: Elapsed time ==> 2s.366ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
