#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 06 22:09:16 2017
# Process ID: 8916
# Current directory: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.runs/synth_1
# Command line: vivado.exe -log Golay_128.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Golay_128.tcl
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.runs/synth_1/Golay_128.vds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Golay_128.tcl -notrace
Command: synth_design -top Golay_128 -part xc7vx690tffg1157-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3856 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 329.527 ; gain = 119.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Golay_128' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:47]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:35' bound to instance 'stage0' of component 'Stage_8_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Stage_8_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:71]
INFO: [Synth 8-638] synthesizing module 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:45]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:57]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:43]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Basic_Structure_1D' (2#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:45]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Basic_Structure_0' (3#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'Dx' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_1D' (4#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:35' bound to instance 'stage1' of component 'Stage_8_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Stage_8_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'Delay_1' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_8D' (5#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:35' bound to instance 'stage2' of component 'Stage_8_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Stage_8_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_2D' (6#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:35' bound to instance 'stage3' of component 'Stage_8_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Stage_8_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_1D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:34' bound to instance 'D1x' of component 'Basic_Structure_1D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:72]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:75]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_0' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:35' bound to instance 'D0x' of component 'Basic_Structure_0' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_4D' (7#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_16D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:35' bound to instance 'stage4' of component 'Stage_8_16D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Stage_8_16D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:45]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:60]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Basic_Structure_2D' (8#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:45]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_2D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:34' bound to instance 'Delay_2' of component 'Basic_Structure_2D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_16D' (9#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_32D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:35' bound to instance 'stage5' of component 'Stage_8_32D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Stage_8_32D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:45]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:60]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Basic_Structure_4D' (10#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:45]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_4D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:34' bound to instance 'Delay_4' of component 'Basic_Structure_4D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_32D' (11#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd:46]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Stage_8_64D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:35' bound to instance 'stage6' of component 'Stage_8_64D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Stage_8_64D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:46]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:45]
	Parameter m bound to: 9 - type: integer 
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd:35' bound to instance 'DELAY' of component 'DFF' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:60]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Basic_Structure_8D' (12#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:45]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
	Parameter m bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Basic_Structure_8D' declared at 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:34' bound to instance 'Delay_8' of component 'Basic_Structure_8D' [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Stage_8_64D' (13#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Golay_128' (14#1) [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.910 ; gain = 156.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.910 ; gain = 156.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 365.910 ; gain = 156.301
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd:66]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd:56]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 373.129 ; gain = 163.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 168   
+---Registers : 
	                9 Bit    Registers := 239   
+---Muxes : 
	   2 Input      9 Bit        Muxes := 168   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFF 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module Basic_Structure_1D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module Basic_Structure_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module Basic_Structure_2D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module Basic_Structure_4D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module Basic_Structure_8D 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 655.305 ; gain = 445.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 655.305 ; gain = 445.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Golay_128   | stage5/Delay_all_4[0].Delay_4/Delay_2[3].DELAY/q_reg[8] | 5      | 72    | YES          | NO                 | YES               | 72     | 0       | 
|Golay_128   | stage6/Delay_all_8[0].Delay_8/Delay_2[7].DELAY/q_reg[8] | 9      | 72    | YES          | NO                 | YES               | 72     | 0       | 
+------------+---------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   504|
|3     |LUT1   |   112|
|4     |LUT2   |  1096|
|5     |LUT3   |   952|
|6     |LUT4   |   728|
|7     |LUT5   |    56|
|8     |SRL16E |   144|
|9     |FDCE   |  1295|
|10    |FDRE   |   144|
|11    |IBUF   |    81|
|12    |OBUF   |   144|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+-----------------------+------+
|      |Instance                     |Module                 |Cells |
+------+-----------------------------+-----------------------+------+
|1     |top                          |                       |  5257|
|2     |  stage0                     |Stage_8_1D             |   889|
|3     |    \Delay_0[1].Dx           |Basic_Structure_0_120  |   110|
|4     |    \Delay_0[2].Dx           |Basic_Structure_0_121  |   110|
|5     |    \Delay_0[3].Dx           |Basic_Structure_0_122  |   110|
|6     |    \Delay_0[4].Dx           |Basic_Structure_0_123  |   110|
|7     |    \Delay_0[5].Dx           |Basic_Structure_0_124  |   110|
|8     |    \Delay_0[6].Dx           |Basic_Structure_0_125  |   110|
|9     |    \Delay_0[7].Dx           |Basic_Structure_0_126  |   110|
|10    |    Delay_1                  |Basic_Structure_1D_127 |   119|
|11    |      DELAY                  |DFF_128                |    58|
|12    |  stage1                     |Stage_8_8D             |   790|
|13    |    \Delay_all_1[0].Delay_1  |Basic_Structure_1D_104 |   103|
|14    |      DELAY                  |DFF_119                |    26|
|15    |    \Delay_all_1[1].Delay_1  |Basic_Structure_1D_105 |   103|
|16    |      DELAY                  |DFF_118                |    26|
|17    |    \Delay_all_1[2].Delay_1  |Basic_Structure_1D_106 |   103|
|18    |      DELAY                  |DFF_117                |    26|
|19    |    \Delay_all_1[3].Delay_1  |Basic_Structure_1D_107 |   103|
|20    |      DELAY                  |DFF_116                |    26|
|21    |    \Delay_all_1[4].Delay_1  |Basic_Structure_1D_108 |   103|
|22    |      DELAY                  |DFF_115                |    26|
|23    |    \Delay_all_1[5].Delay_1  |Basic_Structure_1D_109 |   103|
|24    |      DELAY                  |DFF_114                |    26|
|25    |    \Delay_all_1[6].Delay_1  |Basic_Structure_1D_110 |    86|
|26    |      DELAY                  |DFF_113                |    26|
|27    |    \Delay_all_1[7].Delay_1  |Basic_Structure_1D_111 |    86|
|28    |      DELAY                  |DFF_112                |    26|
|29    |  stage2                     |Stage_8_2D             |   600|
|30    |    \Delay_0[2].D0x          |Basic_Structure_0_94   |    77|
|31    |    \Delay_0[3].D0x          |Basic_Structure_0_95   |    77|
|32    |    \Delay_0[4].D0x          |Basic_Structure_0_96   |    60|
|33    |    \Delay_0[5].D0x          |Basic_Structure_0_97   |    60|
|34    |    \Delay_0[6].D0x          |Basic_Structure_0_98   |    60|
|35    |    \Delay_0[7].D0x          |Basic_Structure_0_99   |    60|
|36    |    \Delay_1[0].D1x          |Basic_Structure_1D_100 |   103|
|37    |      DELAY                  |DFF_103                |    26|
|38    |    \Delay_1[1].D1x          |Basic_Structure_1D_101 |   103|
|39    |      DELAY                  |DFF_102                |    26|
|40    |  stage3                     |Stage_8_4D             |   584|
|41    |    \Delay_0[4].D0x          |Basic_Structure_0      |    60|
|42    |    \Delay_0[5].D0x          |Basic_Structure_0_84   |    60|
|43    |    \Delay_0[6].D0x          |Basic_Structure_0_85   |    60|
|44    |    \Delay_0[7].D0x          |Basic_Structure_0_86   |    60|
|45    |    \Delay_1[0].D1x          |Basic_Structure_1D     |    86|
|46    |      DELAY                  |DFF_93                 |    26|
|47    |    \Delay_1[1].D1x          |Basic_Structure_1D_87  |    86|
|48    |      DELAY                  |DFF_92                 |    26|
|49    |    \Delay_1[2].D1x          |Basic_Structure_1D_88  |    86|
|50    |      DELAY                  |DFF_91                 |    26|
|51    |    \Delay_1[3].D1x          |Basic_Structure_1D_89  |    86|
|52    |      DELAY                  |DFF_90                 |    26|
|53    |  stage4                     |Stage_8_16D            |   688|
|54    |    \Delay_all_2[0].Delay_2  |Basic_Structure_2D     |    86|
|55    |      \Delay_2[0].DELAY      |DFF_82                 |     9|
|56    |      \Delay_2[1].DELAY      |DFF_83                 |    26|
|57    |    \Delay_all_2[1].Delay_2  |Basic_Structure_2D_61  |    86|
|58    |      \Delay_2[0].DELAY      |DFF_80                 |     9|
|59    |      \Delay_2[1].DELAY      |DFF_81                 |    26|
|60    |    \Delay_all_2[2].Delay_2  |Basic_Structure_2D_62  |    86|
|61    |      \Delay_2[0].DELAY      |DFF_78                 |     9|
|62    |      \Delay_2[1].DELAY      |DFF_79                 |    26|
|63    |    \Delay_all_2[3].Delay_2  |Basic_Structure_2D_63  |    86|
|64    |      \Delay_2[0].DELAY      |DFF_76                 |     9|
|65    |      \Delay_2[1].DELAY      |DFF_77                 |    26|
|66    |    \Delay_all_2[4].Delay_2  |Basic_Structure_2D_64  |    86|
|67    |      \Delay_2[0].DELAY      |DFF_74                 |     9|
|68    |      \Delay_2[1].DELAY      |DFF_75                 |    26|
|69    |    \Delay_all_2[5].Delay_2  |Basic_Structure_2D_65  |    86|
|70    |      \Delay_2[0].DELAY      |DFF_72                 |     9|
|71    |      \Delay_2[1].DELAY      |DFF_73                 |    26|
|72    |    \Delay_all_2[6].Delay_2  |Basic_Structure_2D_66  |    86|
|73    |      \Delay_2[0].DELAY      |DFF_70                 |     9|
|74    |      \Delay_2[1].DELAY      |DFF_71                 |    26|
|75    |    \Delay_all_2[7].Delay_2  |Basic_Structure_2D_67  |    86|
|76    |      \Delay_2[0].DELAY      |DFF_68                 |     9|
|77    |      \Delay_2[1].DELAY      |DFF_69                 |    26|
|78    |  stage5                     |Stage_8_32D            |   833|
|79    |    \Delay_all_4[0].Delay_4  |Basic_Structure_4D     |    95|
|80    |      \Delay_2[1].DELAY      |DFF_58                 |     9|
|81    |      \Delay_2[2].DELAY      |DFF_59                 |     9|
|82    |      \Delay_2[3].DELAY      |DFF_60                 |    26|
|83    |    \Delay_all_4[1].Delay_4  |Basic_Structure_4D_30  |    95|
|84    |      \Delay_2[1].DELAY      |DFF_55                 |     9|
|85    |      \Delay_2[2].DELAY      |DFF_56                 |     9|
|86    |      \Delay_2[3].DELAY      |DFF_57                 |    26|
|87    |    \Delay_all_4[2].Delay_4  |Basic_Structure_4D_31  |    95|
|88    |      \Delay_2[1].DELAY      |DFF_52                 |     9|
|89    |      \Delay_2[2].DELAY      |DFF_53                 |     9|
|90    |      \Delay_2[3].DELAY      |DFF_54                 |    26|
|91    |    \Delay_all_4[3].Delay_4  |Basic_Structure_4D_32  |    95|
|92    |      \Delay_2[1].DELAY      |DFF_49                 |     9|
|93    |      \Delay_2[2].DELAY      |DFF_50                 |     9|
|94    |      \Delay_2[3].DELAY      |DFF_51                 |    26|
|95    |    \Delay_all_4[4].Delay_4  |Basic_Structure_4D_33  |    95|
|96    |      \Delay_2[1].DELAY      |DFF_46                 |     9|
|97    |      \Delay_2[2].DELAY      |DFF_47                 |     9|
|98    |      \Delay_2[3].DELAY      |DFF_48                 |    26|
|99    |    \Delay_all_4[5].Delay_4  |Basic_Structure_4D_34  |    95|
|100   |      \Delay_2[1].DELAY      |DFF_43                 |     9|
|101   |      \Delay_2[2].DELAY      |DFF_44                 |     9|
|102   |      \Delay_2[3].DELAY      |DFF_45                 |    26|
|103   |    \Delay_all_4[6].Delay_4  |Basic_Structure_4D_35  |    95|
|104   |      \Delay_2[1].DELAY      |DFF_40                 |     9|
|105   |      \Delay_2[2].DELAY      |DFF_41                 |     9|
|106   |      \Delay_2[3].DELAY      |DFF_42                 |    26|
|107   |    \Delay_all_4[7].Delay_4  |Basic_Structure_4D_36  |    95|
|108   |      \Delay_2[1].DELAY      |DFF_37                 |     9|
|109   |      \Delay_2[2].DELAY      |DFF_38                 |     9|
|110   |      \Delay_2[3].DELAY      |DFF_39                 |    26|
|111   |  stage6                     |Stage_8_64D            |   647|
|112   |    \Delay_all_8[0].Delay_8  |Basic_Structure_8D     |    71|
|113   |      \Delay_2[5].DELAY      |DFF_27                 |     9|
|114   |      \Delay_2[6].DELAY      |DFF_28                 |     9|
|115   |      \Delay_2[7].DELAY      |DFF_29                 |    26|
|116   |    \Delay_all_8[1].Delay_8  |Basic_Structure_8D_0   |    71|
|117   |      \Delay_2[5].DELAY      |DFF_24                 |     9|
|118   |      \Delay_2[6].DELAY      |DFF_25                 |     9|
|119   |      \Delay_2[7].DELAY      |DFF_26                 |    26|
|120   |    \Delay_all_8[2].Delay_8  |Basic_Structure_8D_1   |    71|
|121   |      \Delay_2[5].DELAY      |DFF_21                 |     9|
|122   |      \Delay_2[6].DELAY      |DFF_22                 |     9|
|123   |      \Delay_2[7].DELAY      |DFF_23                 |    26|
|124   |    \Delay_all_8[3].Delay_8  |Basic_Structure_8D_2   |    71|
|125   |      \Delay_2[5].DELAY      |DFF_18                 |     9|
|126   |      \Delay_2[6].DELAY      |DFF_19                 |     9|
|127   |      \Delay_2[7].DELAY      |DFF_20                 |    26|
|128   |    \Delay_all_8[4].Delay_8  |Basic_Structure_8D_3   |    71|
|129   |      \Delay_2[5].DELAY      |DFF_15                 |     9|
|130   |      \Delay_2[6].DELAY      |DFF_16                 |     9|
|131   |      \Delay_2[7].DELAY      |DFF_17                 |    26|
|132   |    \Delay_all_8[5].Delay_8  |Basic_Structure_8D_4   |    71|
|133   |      \Delay_2[5].DELAY      |DFF_12                 |     9|
|134   |      \Delay_2[6].DELAY      |DFF_13                 |     9|
|135   |      \Delay_2[7].DELAY      |DFF_14                 |    26|
|136   |    \Delay_all_8[6].Delay_8  |Basic_Structure_8D_5   |    71|
|137   |      \Delay_2[5].DELAY      |DFF_9                  |     9|
|138   |      \Delay_2[6].DELAY      |DFF_10                 |     9|
|139   |      \Delay_2[7].DELAY      |DFF_11                 |    26|
|140   |    \Delay_all_8[7].Delay_8  |Basic_Structure_8D_6   |    71|
|141   |      \Delay_2[5].DELAY      |DFF                    |     9|
|142   |      \Delay_2[6].DELAY      |DFF_7                  |     9|
|143   |      \Delay_2[7].DELAY      |DFF_8                  |    26|
+------+-----------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 678.750 ; gain = 388.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 678.750 ; gain = 469.141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 780.070 ; gain = 541.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.runs/synth_1/Golay_128.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 780.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 06 22:09:53 2017...
