DECL|CAVS_DMA0_OWNERSHIP_REG|macro|CAVS_DMA0_OWNERSHIP_REG
DECL|CAVS_DMA1_OWNERSHIP_REG|macro|CAVS_DMA1_OWNERSHIP_REG
DECL|CAVS_DMA2_OWNERSHIP_REG|macro|CAVS_DMA2_OWNERSHIP_REG
DECL|CAVS_IRQ_NUMBER|macro|CAVS_IRQ_NUMBER
DECL|CAVS_IRQ_NUM_MASK|macro|CAVS_IRQ_NUM_MASK
DECL|CAVS_IRQ_NUM_SHIFT|macro|CAVS_IRQ_NUM_SHIFT
DECL|DMA_HANDSHAKE_SSP0_RX|macro|DMA_HANDSHAKE_SSP0_RX
DECL|DMA_HANDSHAKE_SSP0_TX|macro|DMA_HANDSHAKE_SSP0_TX
DECL|DMA_HANDSHAKE_SSP1_RX|macro|DMA_HANDSHAKE_SSP1_RX
DECL|DMA_HANDSHAKE_SSP1_TX|macro|DMA_HANDSHAKE_SSP1_TX
DECL|DMA_HANDSHAKE_SSP2_RX|macro|DMA_HANDSHAKE_SSP2_RX
DECL|DMA_HANDSHAKE_SSP2_TX|macro|DMA_HANDSHAKE_SSP2_TX
DECL|DMA_HANDSHAKE_SSP3_RX|macro|DMA_HANDSHAKE_SSP3_RX
DECL|DMA_HANDSHAKE_SSP3_TX|macro|DMA_HANDSHAKE_SSP3_TX
DECL|DW_DMA0_BASE_ADDR|macro|DW_DMA0_BASE_ADDR
DECL|DW_DMA0_IRQ|macro|DW_DMA0_IRQ
DECL|DW_DMA1_BASE_ADDR|macro|DW_DMA1_BASE_ADDR
DECL|DW_DMA1_IRQ|macro|DW_DMA1_IRQ
DECL|DW_DMA2_BASE_ADDR|macro|DW_DMA2_BASE_ADDR
DECL|DW_DMA2_IRQ|macro|DW_DMA2_IRQ
DECL|DW_ICTL_IRQ_CAVS_OFFSET|macro|DW_ICTL_IRQ_CAVS_OFFSET
DECL|DW_ICTL_NUM_IRQS|macro|DW_ICTL_NUM_IRQS
DECL|GPIO_DW_0_BASE_ADDR|macro|GPIO_DW_0_BASE_ADDR
DECL|GPIO_DW_0_BITS|macro|GPIO_DW_0_BITS
DECL|GPIO_DW_0_IRQ_FLAGS|macro|GPIO_DW_0_IRQ_FLAGS
DECL|GPIO_DW_0_IRQ_ICTL_OFFSET|macro|GPIO_DW_0_IRQ_ICTL_OFFSET
DECL|GPIO_DW_0_IRQ|macro|GPIO_DW_0_IRQ
DECL|GPIO_DW_PORT_0_INT_MASK|macro|GPIO_DW_PORT_0_INT_MASK
DECL|I2S0_CAVS_IRQ|macro|I2S0_CAVS_IRQ
DECL|I2S1_CAVS_IRQ|macro|I2S1_CAVS_IRQ
DECL|I2S2_CAVS_IRQ|macro|I2S2_CAVS_IRQ
DECL|I2S3_CAVS_IRQ|macro|I2S3_CAVS_IRQ
DECL|INTR_CNTL_IRQ_NUM_MASK|macro|INTR_CNTL_IRQ_NUM_MASK
DECL|INTR_CNTL_IRQ_NUM_SHIFT|macro|INTR_CNTL_IRQ_NUM_SHIFT
DECL|INTR_CNTL_IRQ_NUM|macro|INTR_CNTL_IRQ_NUM
DECL|IOAPIC_EDGE|macro|IOAPIC_EDGE
DECL|IOAPIC_HIGH|macro|IOAPIC_HIGH
DECL|LP_GP_DMA_SIZE|macro|LP_GP_DMA_SIZE
DECL|PDM_BASE|macro|PDM_BASE
DECL|SOC_CLKCTL_OCS_FAST_CLK|macro|SOC_CLKCTL_OCS_FAST_CLK
DECL|SOC_CLKCTL_REQ_FAST_CLK|macro|SOC_CLKCTL_REQ_FAST_CLK
DECL|SOC_CLKCTL_REQ_SLOW_CLK|macro|SOC_CLKCTL_REQ_SLOW_CLK
DECL|SOC_DSPIOP_DMIC_OWNSEL_DSP|macro|SOC_DSPIOP_DMIC_OWNSEL_DSP
DECL|SOC_DSPIOP_I2S_OWNSEL_DSP|macro|SOC_DSPIOP_I2S_OWNSEL_DSP
DECL|SOC_DSP_SHIM_REG_BASE|macro|SOC_DSP_SHIM_REG_BASE
DECL|SOC_GENO_MNDIV_OWNER_DSP|macro|SOC_GENO_MNDIV_OWNER_DSP
DECL|SOC_GENO_TIMESTAMP_OWNER_DSP|macro|SOC_GENO_TIMESTAMP_OWNER_DSP
DECL|SOC_LPGPDMAC_OWNER_DSP|macro|SOC_LPGPDMAC_OWNER_DSP
DECL|SOC_NUM_CHANNELS_IN_DMAC|macro|SOC_NUM_CHANNELS_IN_DMAC
DECL|SOC_NUM_I2S_INSTANCES|macro|SOC_NUM_I2S_INSTANCES
DECL|SOC_NUM_LPGPDMAC|macro|SOC_NUM_LPGPDMAC
DECL|SOC_PWRCTL_DISABLE_PWR_GATING_DSP0|macro|SOC_PWRCTL_DISABLE_PWR_GATING_DSP0
DECL|SOC_PWRCTL_DISABLE_PWR_GATING_DSP1|macro|SOC_PWRCTL_DISABLE_PWR_GATING_DSP1
DECL|SOC_RESOURCE_ALLOC_REG_BASE|macro|SOC_RESOURCE_ALLOC_REG_BASE
DECL|SOC_S1000_GLB_CTRL_BASE|macro|SOC_S1000_GLB_CTRL_BASE
DECL|SOC_S1000_GLB_CTRL_STRAPS|macro|SOC_S1000_GLB_CTRL_STRAPS
DECL|SOC_S1000_STRAP_REF_CLK_19P2|macro|SOC_S1000_STRAP_REF_CLK_19P2
DECL|SOC_S1000_STRAP_REF_CLK_24P576|macro|SOC_S1000_STRAP_REF_CLK_24P576
DECL|SOC_S1000_STRAP_REF_CLK_38P4|macro|SOC_S1000_STRAP_REF_CLK_38P4
DECL|SOC_S1000_STRAP_REF_CLK|macro|SOC_S1000_STRAP_REF_CLK
DECL|SSP_BASE|macro|SSP_BASE
DECL|SSP_MN_DIV_BASE|macro|SSP_MN_DIV_BASE
DECL|SSP_MN_DIV_SIZE|macro|SSP_MN_DIV_SIZE
DECL|SSP_SIZE|macro|SSP_SIZE
DECL|USB_DW_BASE|macro|USB_DW_BASE
DECL|USB_DW_IRQ|macro|USB_DW_IRQ
DECL|XTENSA_IRQ_NUMBER|macro|XTENSA_IRQ_NUMBER
DECL|XTENSA_IRQ_NUM_MASK|macro|XTENSA_IRQ_NUM_MASK
DECL|XTENSA_IRQ_NUM_SHIFT|macro|XTENSA_IRQ_NUM_SHIFT
DECL|__INC_SOC_H|macro|__INC_SOC_H
DECL|clkctl|member|u32_t clkctl;
DECL|clksts|member|u32_t clksts;
DECL|dspiopo|member|u32_t dspiopo;
DECL|dspwct0c|member|u64_t dspwct0c;
DECL|dspwct1c|member|u64_t dspwct1c;
DECL|dspwctcs|member|u64_t dspwctcs;
DECL|geno|member|u32_t geno;
DECL|lpgpdmacxo|member|u16_t lpgpdmacxo[SOC_NUM_LPGPDMAC];
DECL|lpsctl|member|u32_t lpsctl;
DECL|lpsdmas0|member|u32_t lpsdmas0;
DECL|lpsdmas1|member|u32_t lpsdmas1;
DECL|pwrctl|member|u16_t pwrctl;
DECL|pwrsts|member|u16_t pwrsts;
DECL|reserved1|member|u32_t reserved1[14];
DECL|reserved2|member|u32_t reserved2[4];
DECL|reserved3|member|u32_t reserved3[22];
DECL|reserved|member|u16_t reserved[4];
DECL|reserved|member|u32_t reserved[8];
DECL|soc_dsp_shim_regs|struct|struct soc_dsp_shim_regs {
DECL|soc_resource_alloc_regs|struct|struct soc_resource_alloc_regs {
DECL|walclk|member|u64_t walclk;
