Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" into library work
Parsing module <random_grid>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 21: Port o_blanking is not connected to this instance

Elaborating module <top_module>.

Elaborating module <clock_divider>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 53: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 54: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 80: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v" Line 83: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" Line 37: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <random_grid>.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 29: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 31: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v" Line 50: Result of 10-bit expression is truncated to fit in 9-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v".
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 21: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 21: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 21: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\top_module.v" line 21: Output port <o_animate> of the instance <display> is unconnected or connected to loadless signal.
    Found 11-bit adder for signal <n0024> created at line 37.
    Found 10-bit adder for signal <n0026> created at line 37.
    Found 10-bit comparator greater for signal <x_pos[9]_x[9]_LessThan_1_o> created at line 37
    Found 9-bit comparator greater for signal <y_pos[8]_y[8]_LessThan_2_o> created at line 37
    Found 11-bit comparator greater for signal <GND_1_o_BUS_0001_LessThan_4_o> created at line 37
    Found 10-bit comparator greater for signal <GND_1_o_BUS_0002_LessThan_6_o> created at line 37
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <top_module> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\clock_divider.v".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <pix_stb>.
    Found 17-bit adder for signal <n0010> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\vga640x480.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_3_o_GND_3_o_sub_6_OUT> created at line 53.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_21_OUT> created at line 80.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_22_OUT> created at line 83.
    Found 10-bit comparator lessequal for signal <n0000> created at line 49
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_2_o> created at line 49
    Found 10-bit comparator lessequal for signal <n0005> created at line 50
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_4_o> created at line 50
    Found 10-bit comparator lessequal for signal <n0012> created at line 54
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 57
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_11_o> created at line 57
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <random_grid>.
    Related source file is "\\mac\home\BackUp\UCLA\152A-ee\M152A-2020Winter\Snake\src\random_grid.v".
    Found 1-bit register for signal <clk_1s>.
    Found 6-bit register for signal <pointX>.
    Found 6-bit register for signal <pointY>.
    Found 10-bit register for signal <rand_x>.
    Found 9-bit register for signal <rand_y>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter[31]_GND_4_o_add_2_OUT> created at line 23.
    Found 6-bit adder for signal <pointX[5]_GND_4_o_add_6_OUT> created at line 29.
    Found 6-bit adder for signal <pointY[5]_GND_4_o_add_9_OUT> created at line 31.
    Found 6x4-bit multiplier for signal <pointX[5]_PWR_5_o_MuLt_14_OUT> created at line 40.
    Found 6x4-bit multiplier for signal <n0039> created at line 50.
    Found 6-bit comparator greater for signal <n0009> created at line 35
    Found 6-bit comparator greater for signal <pointX[5]_GND_4_o_LessThan_14_o> created at line 37
    Found 6-bit comparator greater for signal <n0016> created at line 45
    Found 6-bit comparator greater for signal <pointY[5]_GND_4_o_LessThan_21_o> created at line 47
    Summary:
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <random_grid> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 6x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
 32-bit adder                                          : 1
 6-bit adder                                           : 2
# Registers                                            : 9
 1-bit register                                        : 1
 10-bit register                                       : 3
 17-bit register                                       : 1
 32-bit register                                       : 1
 6-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 15
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 1
 6-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <random_grid>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into accumulator <pointX>: 1 register on signal <pointX>.
The following registers are absorbed into counter <pointY>: 1 register on signal <pointY>.
Unit <random_grid> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 6x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 32-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Accumulators                                         : 1
 6-bit up accumulator                                  : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 15
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 1
 6-bit comparator greater                              : 4
 9-bit comparator greater                              : 1
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 2
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_1> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_2> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_3> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_4> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_5> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <clock_divider>.
WARNING:Xst:1293 - FF/Latch <rand_x_0> has a constant value of 0 in block <random_grid>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rand_y_0> has a constant value of 0 in block <random_grid>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_module> ...

Optimizing unit <vga640x480> ...

Optimizing unit <random_grid> ...
WARNING:Xst:1293 - FF/Latch <_random_grid/counter_31> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_random_grid/counter_30> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_random_grid/counter_29> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_random_grid/counter_28> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <_random_grid/counter_27> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.
FlipFlop _clock_divider/cnt_15 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 325
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 35
#      LUT2                        : 42
#      LUT3                        : 14
#      LUT4                        : 53
#      LUT5                        : 31
#      LUT6                        : 53
#      MUXCY                       : 51
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 81
#      FD                          : 61
#      FDR                         : 11
#      FDRE                        : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  18224     0%  
 Number of Slice LUTs:                  235  out of   9112     2%  
    Number used as Logic:               235  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    237
   Number with an unused Flip Flop:     156  out of    237    65%  
   Number with an unused LUT:             2  out of    237     0%  
   Number of fully used LUT-FF pairs:    79  out of    237    33%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 52    |
_random_grid/clk_1s                | BUFG                   | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.094ns (Maximum Frequency: 244.251MHz)
   Minimum input arrival time before clock: 3.742ns
   Maximum output required time after clock: 10.216ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.094ns (frequency: 244.251MHz)
  Total number of paths / destination ports: 1780 / 70
-------------------------------------------------------------------------
Delay:               4.094ns (Levels of Logic = 2)
  Source:            display/h_count_6 (FF)
  Destination:       display/v_count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/h_count_6 to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.205  display/h_count_6 (display/h_count_6)
     LUT5:I1->O           11   0.203   0.883  display/GND_3_o_GND_3_o_equal_15_o<9>_SW0 (N10)
     LUT6:I5->O            9   0.205   0.829  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_1
    ----------------------------------------
    Total                      4.094ns (1.177ns logic, 2.917ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_random_grid/clk_1s'
  Clock period: 3.222ns (frequency: 310.414MHz)
  Total number of paths / destination ports: 229 / 36
-------------------------------------------------------------------------
Delay:               3.222ns (Levels of Logic = 1)
  Source:            _random_grid/pointX_2 (FF)
  Destination:       _random_grid/rand_x_8 (FF)
  Source Clock:      _random_grid/clk_1s rising
  Destination Clock: _random_grid/clk_1s rising

  Data Path: _random_grid/pointX_2 to _random_grid/rand_x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.369  _random_grid/pointX_2 (_random_grid/pointX_2)
     LUT6:I0->O            7   0.203   0.773  _random_grid/n0009_inv1 (_random_grid/n0009_inv)
     FDR:R                     0.430          _random_grid/rand_x_1
    ----------------------------------------
    Total                      3.222ns (1.080ns logic, 2.141ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              3.742ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       display/v_count_9 (FF)
  Destination Clock: clk rising

  Data Path: rst to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  rst_IBUF (rst_IBUF)
     LUT6:I0->O            9   0.203   0.829  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_1
    ----------------------------------------
    Total                      3.742ns (1.747ns logic, 1.995ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock '_random_grid/clk_1s'
  Total number of paths / destination ports: 531 / 3
-------------------------------------------------------------------------
Offset:              10.216ns (Levels of Logic = 8)
  Source:            _random_grid/rand_x_3 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      _random_grid/clk_1s rising

  Data Path: _random_grid/rand_x_3 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.031  _random_grid/rand_x_3 (_random_grid/rand_x_3)
     LUT3:I0->O            3   0.205   0.898  Madd_n0024_xor<5>111 (Madd_n0024_xor<5>11)
     LUT5:I1->O            2   0.203   0.721  Madd_n0024_xor<7>11 (n0024<7>)
     LUT4:I2->O            1   0.203   0.000  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_lut<3> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_lut<3>)
     MUXCY:S->O            1   0.366   0.684  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<3> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<3>)
     LUT6:I4->O            1   0.203   0.684  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<4> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<4>)
     LUT6:I4->O            1   0.203   0.944  sq_b1_SW0 (N36)
     LUT6:I0->O            3   0.203   0.650  sq_b1 (vgaRed_0_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                     10.216ns (4.604ns logic, 5.612ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1095 / 5
-------------------------------------------------------------------------
Offset:              9.809ns (Levels of Logic = 10)
  Source:            display/h_count_7 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: display/h_count_7 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.447   1.478  display/h_count_7 (display/h_count_7)
     LUT6:I1->O            4   0.203   0.912  display/Mmux_n003611 (x<0>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_lut<0> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<0> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<1> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<2> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<3> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<3>)
     LUT6:I4->O            1   0.203   0.684  Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<4> (Mcompar_GND_1_o_BUS_0001_LessThan_4_o_cy<4>)
     LUT6:I4->O            1   0.203   0.944  sq_b1_SW0 (N36)
     LUT6:I0->O            3   0.203   0.650  sq_b1 (vgaRed_0_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      9.809ns (4.458ns logic, 5.351ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _random_grid/clk_1s
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
_random_grid/clk_1s|    3.222|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.094|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 258556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    4 (   0 filtered)

