{"TopicDetails": {"type": 0, "ccm2Id": 47229307, "cftId": 0, "identifier": "DIGITAL-Chips-2024-CSA-CDP-1", "title": "Call for Design Platform", "publicationDateLong": 1720051200000, "callIdentifier": "DIGITAL-Chips-2024-CSA-CDP-1", "callTitle": "DIGITAL-Chips-2024-CSA-CDP-1", "callccm2Id": 47229317, "allowPartnerSearch": true, "frameworkProgramme": {"id": 43152860, "abbreviation": "DIGITAL", "description": "Digital Europe Programme (DIGITAL)"}, "programmeDivision": [{"id": 43152869, "abbreviation": "DIGITAL-1-1", "description": "DIGITAL"}, {"id": 43152865, "abbreviation": "DIGITAL-1", "description": "DIGITAL-1"}], "topicMGAs": [], "keywords": ["Digital Agenda", "Artificial Intelligence"], "flags": ["DigitalAgenda", "AI"], "sme": false, "actions": [{"status": {"id": 31094501, "abbreviation": "Forthcoming", "description": "Forthcoming"}, "types": [{"typeOfAction": "DIGITAL-JU-CSA DIGITAL JU Coordination and Support Actions", "typeOfMGA": [{"id": 43140990, "abbreviation": "DIGITAL-AG", "description": "DIGITAL Action Grant Budget-Based"}]}], "plannedOpeningDate": "13 August 2024", "submissionProcedure": {"id": 31094504, "abbreviation": "single-stage", "description": "single-stage"}, "deadlineDates": ["10 October 2024"]}], "latestInfos": [], "budgetOverviewJSONItem": {"budgetTopicActionMap": {"3544027": [{"action": "DIGITAL-Chips-2024-CSA-CDP-1 - DIGITAL-JU-CSA DIGITAL JU Coordination and Support Actions", "plannedOpeningDate": "13 August 2024", "deadlineModel": "single-stage", "deadlineDates": ["10 October 2024"], "budgetYearMap": {"2024": 25000000}, "expectedGrants": 1, "minContribution": 1000000, "maxContribution": 25000000, "budgetTopicActionMap": {}}]}, "budgetYearsColumns": ["2024"]}, "description": "<SPAN class=\"topicdescriptionkind\">ExpectedOutcome</SPAN>:<p>This call concerns the selection of the consortium in charge of the overall coordination of the Design Platform, referred to as the Platform Coordination Team (PCT), which shall serve as the hosting entity for the Design Platform\u2019s virtual infrastructure and central services, coordinating access to a wide range of tools, assets and services. </p><p>The chosen implementation model foresees a central consortium, referred to as the Platform Coordination Team (PCT) that operates the overall Design Platform initiative, serves as the hosting entity of the central cloud infrastructure and manages the development of its users. The PCT shall assist the Chips Joint Undertaking (Chips JU) in defining the technical specifications of the cloud service for the platform to be procured by the Chips JU through a dedicated Call for Tenders. Following the procurement procedure, the PCT shall manage on behalf of the Chips JU the formal test, validation and delivery of the cloud-enabled platform and its integration in the broader Design Platform initiative. This shall be done in close cooperation with a selected service provider following the Call for Tenders for the procurement of the cloud service mentioned above. The PCT shall also be responsible for the further development and operationalisation of the Design Platform, in close cooperation with the selected service provider. It shall also be responsible for coordinating training, EDA tool and IP licensing support and the coordination of decentralised teams referred to as Design Enablement Teams (DETs). The selection of a consortium operating as the PCT is the purpose of this call. </p><p>The PCT will be complemented by a number of DETs that shall set-up a cloud-based environment for users designing on the platform, support them in their design cycle and facilitate access of users to foundry services. The PCT shall provide the set of requirements that DETs must fulfil in order to apply for integration in the cloud-based platform. A call for the DETs shall follow at a later stage.</p>\n", "conditions": "<p><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">Conditions</span></b></p>\r\n<p><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">The following info are all described </span></b></p>\r\n<p><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">in the <a href=\"https://www.chips-ju.europa.eu/File/download.aspx?entity=shv_multiannualfiles&amp;attribute=shv_file&amp;ID=72afdd2e-5e38-ef11-8409-000d3a65bb7d\" target=\"_blank\">Appendix 4</a> of the Chips JU Workprogramme&nbsp;<br />\r\n<br type=\"_moz\" />\r\n</span></b></p>\r\n<p><b><span lang=\"EN-US\" style=\"color:#404040;mso-themecolor:&#10;text1;mso-themetint:191;mso-ansi-language:EN-US\">1.&nbsp;</span></b><b><span lang=\"EN-US\">Admissibility conditions</span></b></p>\n<ul>\r\n    <li><b><span lang=\"EN-US\">Proposal page limits&nbsp;</span></b></li>\r\n</ul>\n<p><b><span lang=\"EN-US\">2. Eligible countries</span></b></p>\n<p><b><span lang=\"EN-US\">3. Other eligibility conditions</span></b></p>\n<p><b>4. Financial and operational capacity and exclusion</b></p>\n<p><b><span lang=\"FR-BE\">5.&nbsp;Evaluation and award</span></b></p>\n<ul>\r\n    <li><b><span lang=\"EN-US\">Award criteria, scoring and thresholds</span></b></li>\r\n</ul>\n<ul>\r\n    <li><b><span lang=\"EN-US\" style=\"color: rgb(64, 64, 64);\">Submission and evaluation processes</span></b></li>\r\n</ul>\n<ul>\r\n    <li><b><span lang=\"EN-US\">Indicative timeline for evaluation and grant agreement</span></b></li>\r\n</ul>\n<p><b><span lang=\"EN-US\" style=\"color: rgb(64, 64, 64);\">6</span></b><b><span lang=\"EN-US\">. Legal and financial set-up of the grants</span></b></p>\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\">&nbsp;</p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\"><b><span lang=\"EN-US\" style=\"font-size: 12pt; line-height: 18.4px; color: rgb(64, 64, 64);\">Documents<br />\r\n<br />\r\n<o:p></o:p></span></b></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\"><span lang=\"EN-US\" style=\"color:#404040;mso-themecolor:text1;mso-themetint:191;&#10;mso-ansi-language:EN-US\"><b><span lang=\"EN-US\">Call documents:</span></b></span></p>\r\n<p class=\"MsoNormal\" style=\"margin-bottom:0cm;margin-bottom:.0001pt\"><span lang=\"EN-US\" style=\"color:#404040;mso-themecolor:text1;mso-themetint:191;&#10;mso-ansi-language:EN-US\">Call document : <a href=\"https://www.chips-ju.europa.eu/DPL.zip\" target=\"_blank\">Design Platform</a>&nbsp;<o:p></o:p></span></p>\r\n<p class=\"MsoNormal\">&nbsp;</p>\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\">Chips Ju Workprogramme&nbsp;</p>\r\n<p style=\"padding: 3px 0px; margin: 0px; line-height: 1.5; font-family: eui-light, &quot;Helvetica Neue&quot;, Helvetica, sans-serif; font-size: 12.6px; background-color: rgb(198, 219, 239);\"><a href=\"https://www.chips-ju.europa.eu/mawp/\" target=\"_blank\">Multiannual Programme 2023-2027&nbsp;&middot; Chips JU</a></p>", "supportInfo": "<p><span style=\"font-family: Arial, sans-serif; font-size: 9pt;\">For help related to this</span><span style=\"font-family: Arial, sans-serif; font-size: 9pt;\">&nbsp;</span><b style=\"font-family: Arial, sans-serif; font-size: 9pt;\">call</b><span style=\"font-family: Arial, sans-serif; font-size: 9pt;\">, please contact:</span><span style=\"font-family: Arial, sans-serif; font-size: 9pt;\">&nbsp;</span><font color=\"#ff0000\" face=\"Arial, sans-serif\">calls@chips-ju.europa.eu</font></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://ec.europa.eu/info/funding-tenders/opportunities/portal/screen/support/faq;grantAndTendertype=1;categories=p_submission_eval;programme=null;actions=;keyword=;period=null\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">Funding &amp; Tenders Portal FAQ</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Submission of proposals.<o:p></o:p></span></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://ec.europa.eu/info/funding-tenders/opportunities/portal/screen/support/helpdesks/contact-form\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">IT Helpdesk</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Contact the IT helpdesk for questions such as forgotten passwords, access rights and roles, technical aspects of submission of proposals, etc.<o:p></o:p></span></p>\r\n<p class=\"MsoNormal\" style=\"line-height: normal;\"><a href=\"https://webgate.ec.europa.eu/funding-tenders-opportunities/display/OM/Online+Manual\"><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">Online Manual</span></a><span style=\"font-size: 9pt; font-family: Arial, sans-serif;\">&nbsp;&ndash; Step-by-step online guide through the Portal processes from proposal preparation and submission to reporting on your on-going project. Valid for all 2021-2027 programmes.</span></p>", "sepTemplate": "<p>The submission system is planned to be opened on the date stated on the topic header.</p>", "links": [], "additionalDossiers": [], "infoPackDossiers": [], "callDetailsJSONItem": {"staticAdditionalInfo": "<p>Recognising the Union\u2019s limited fabless capacity, and the significant barriers to entry in chip design, the Design Platform shall focus on nurturing emerging companies in the sector. The Design Platform is at the heart of the Chips for Europe Initiative, it is envisaged as a key instrument to foster the development of a strong design ecosystem in the Union, by creating a pipeline of highly innovative European fabless companies, focusing particularly on the growth of start-ups and SMEs. </p><p>This activity aims at building a pioneering cloud-enabled European Design Platform that will aid users, particularly start-ups and SMEs, in accessing a wide range of advanced tools, assets and services to develop their chips. The platform, by amalgamating these resources, shall support users along the innovation process, in preparation for industrial deployment. It will facilitate increased opportunities for innovation across the industry by lowering the barrier of entry for chip design in Europe, enabling both small and large entities to drive technological progress, thereby strengthening EU\u2019s position in the global semiconductor market. To this end, the Design Platform shall encompass a combination of a cloud-based infrastructure together with a number of dedicated design and other relevant services and activities, that are elaborated on further below. </p>\n", "latestInfos": [], "hasForthcomingTopics": true, "hasOpenTopics": false, "allClosedTopics": false}}}