#SAMPLE INPUT FILE; VALUES NOT REALISTIC
{
  # The process node.
  "tech_nm": 7,

  # The operating voltage.
  "voltage": 0.7,

  # String to add in front of every metal layer number for the layer name.
  "metal_prefix": "M",

  # Horizontal Metal layer for macro pins
  "metal_layer": "M4",

  # The pin width for signal pins.
  "pin_width_nm": 24,

  # The minimum pin pitch for signal pins
  "pin_pitch_nm": 48,

  # Metal track pitch
  "metal_track_pitch_nm": 48,

  # Manufacturing Grid
  "manufacturing_grid_nm": 1,

  # Corresponds to the recommended 122 cell in asap7
  # Bitcell height
  "bitcell_height_nm": 270,
  # Bit cell width
  "bitcell_width_nm" : 108,

  #column mux factor
  "column_mux_factor": 1,

  # Optional snap the width and height of the sram to a multiple value.
  "snap_width_nm":  190,
  "snap_height_nm": 1400,

  # List of SRAM configurations (name width depth and banks)
  "srams": [
    {"name": "fakeram7_sp_64x32", "width": 32, "depth": 64, "banks": 2},
    {"name": "fakeram7_sp_128x32", "width": 32, "depth": 128, "banks": 2},
    {"name": "fakeram7_sp_256x32", "width": 32, "depth": 256, "banks": 2},
    {"name": "fakeram7_sp_256x64", "width": 64, "depth": 256, "banks": 2},
    {"name": "fakeram7_sp_512x32", "width": 32, "depth": 512, "banks": 4},
    {"name": "fakeram7_sp_512x64", "width": 64, "depth": 512, "banks": 4},
    {"name": "fakeram7_dp_64x32", "width": 32, "depth": 64, "banks": 2, "rw_ports": 2},
    {"name": "fakeram7_dp_128x32", "width": 32, "depth": 128, "banks": 2, "rw_ports": 2},
    {"name": "fakeram7_dp_256x32", "width": 32, "depth": 256, "banks": 2, "rw_ports": 2},
    {"name": "fakeram7_dp_256x64", "width": 64, "depth": 256, "banks": 2, "rw_ports": 2},
    {"name": "fakeram7_dp_512x32", "width": 32, "depth": 512, "banks": 4, "rw_ports": 2},
    {"name": "fakeram7_dp_512x64", "width": 64, "depth": 512, "banks": 4, "rw_ports": 2}
  ]
}