// Seed: 3633658098
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = -1;
  wire id_3;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    if (1) begin : LABEL_0
      @(posedge id_1 ^ -1 or 1) id_2 = id_3;
    end else id_2 <= id_3;
    if (1 == id_3);
  end
  integer id_4;
  always $display;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
