Determining the location of the ModelSim executable...

Using: h:/edatools/quartuslite19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Divider_odd -c Divider_odd --vector_source="H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/Divider_odd.vwf" --testbench_file="H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/Divider_odd.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon May 31 13:33:01 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Divider_odd -c Divider_odd --vector_source=H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/Divider_odd.vwf --testbench_file=H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/Divider_odd.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/" Divider_odd -c Divider_odd

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon May 31 13:33:05 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/ Divider_odd -c Divider_odd
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Divider_odd_8_1200mv_85c_slow.vo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_8_1200mv_0c_slow.vo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_min_1200mv_0c_fast.vo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd.vo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_8_1200mv_85c_v_slow.sdo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_8_1200mv_0c_v_slow.sdo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_min_1200mv_0c_v_fast.sdo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Divider_odd_v.sdo in folder "H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4642 megabytes
    Info: Processing ended: Mon May 31 13:33:06 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/Divider_odd.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

h:/edatools/quartuslite19.1/modelsim_ase/win32aloem//vsim -c -do Divider_odd.do

Reading H:/EDATools/QuartusLite19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do Divider_odd.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:07 on May 31,2021
# vlog -work work Divider_odd.vo 
# -- Compiling module Divider_odd
# -- Compiling module hard_block
# 
# Top level modules:
# 	Divider_odd
# End time: 13:33:07 on May 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:07 on May 31,2021
# vlog -work work Divider_odd.vwf.vt 
# -- Compiling module Divider_odd_vlg_vec_tst
# 
# Top level modules:
# 	Divider_odd_vlg_vec_tst
# End time: 13:33:07 on May 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Divider_odd_vlg_vec_tst 
# Start time: 13:33:07 on May 31,2021
# Loading work.Divider_odd_vlg_vec_tst
# Loading work.Divider_odd
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from Divider_odd_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Divider_odd_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Divider_odd_vlg_vec_tst File: Divider_odd.vwf.vt
# after#26
# ** Note: $finish    : Divider_odd.vwf.vt(49)
#    Time: 100 us  Iteration: 0  Instance: /Divider_odd_vlg_vec_tst
# End time: 13:33:07 on May 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/Divider_odd.vwf...

Reading H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/Divider_odd.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to H:/EDATools/MyWorkShop/LabSimulation/Frequency_divider/Divider_odd/simulation/qsim/Divider_odd_20210531133307.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.