=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.011367 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010003/0 sec (0.002839/0 sec, 0.007164/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001949/0 sec (0.000632/0.000632 sec, 0.001317/0.001317 sec )
[LOG] Total clause minimization time: 0.007959/0 sec (0.002166/0.002166 sec, 0.005793/0.005793 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.012158 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.009693 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008447/0 sec (0.002409/0 sec, 0.006038/0 sec )
[LOG] Nr of iterations: 10 (3, 7 )
[LOG] Total clause computation time: 0.001687/0 sec (0.00057/0.00057 sec, 0.001117/0.001117 sec )
[LOG] Total clause minimization time: 0.006682/0 sec (0.001803/0.001803 sec, 0.004879/0.004879 sec )
[LOG] Total clause size reduction: 48 --> 24 (12 --> 4, 36 --> 20 )
[LOG] Average clause size reduction: 4.8 --> 2.4 (4 --> 1.33333, 5.14286 --> 2.85714 )
[LOG] Overall execution time: 0.010379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.391197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.389442/0 sec (0.037913/0 sec, 0.044522/0 sec, 0.088462/0 sec, 0.218545/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.048908/0 sec (0.005408/0.005408 sec, 0.008005/0.008005 sec, 0.010683/0.010683 sec, 0.024812/0.024812 sec )
[LOG] Total clause minimization time: 0.339901/0 sec (0.032388/0.032388 sec, 0.03643/0.03643 sec, 0.077622/0.077622 sec, 0.193461/0.193461 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.392087 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 155 8 2 1 143
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.332129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 97 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 95 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.33046/0 sec (0.032159/0 sec, 0.037061/0 sec, 0.07244/0 sec, 0.1888/0 sec )
[LOG] Nr of iterations: 64 (3, 7, 17, 37 )
[LOG] Total clause computation time: 0.044704/0 sec (0.005232/0.005232 sec, 0.006768/0.006768 sec, 0.008817/0.008817 sec, 0.023887/0.023887 sec )
[LOG] Total clause minimization time: 0.285157/0 sec (0.026831/0.026831 sec, 0.030208/0.030208 sec, 0.063486/0.063486 sec, 0.164632/0.164632 sec )
[LOG] Total clause size reduction: 600 --> 276 (20 --> 4, 60 --> 20, 160 --> 68, 360 --> 184 )
[LOG] Average clause size reduction: 9.375 --> 4.3125 (6.66667 --> 1.33333, 8.57143 --> 2.85714, 9.41176 --> 4, 9.72973 --> 4.97297 )
[LOG] Overall execution time: 0.332934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 154 8 2 1 142
=====================  add6n.aag =====================
[LOG] Relation determinization time: 11.4052 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 709 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 708 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.4021/12 sec (1.5773/2 sec, 0.98168/1 sec, 0.901923/1 sec, 1.05533/1 sec, 2.09166/2 sec, 4.79417/5 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 1.97153/6 sec (0.190434/0.190434 sec, 0.18754/0.18754 sec, 0.141935/0.141935 sec, 0.251224/0.251224 sec, 0.508408/0.508408 sec, 0.691992/0.691992 sec )
[LOG] Total clause minimization time: 9.4272/6 sec (1.38665/1.38665 sec, 0.793947/0.793947 sec, 0.759719/0.759719 sec, 0.803704/0.803704 sec, 1.58248/1.58248 sec, 4.1007/4.1007 sec )
[LOG] Total clause size reduction: 4088 --> 1812 (28 --> 4, 84 --> 20, 224 --> 68, 504 --> 184, 1064 --> 456, 2184 --> 1080 )
[LOG] Average clause size reduction: 13.7181 --> 6.08054 (9.33333 --> 1.33333, 12 --> 2.85714, 13.1765 --> 4, 13.6216 --> 4.97297, 13.8182 --> 5.92208, 13.9108 --> 6.87898 )
[LOG] Overall execution time: 11.4064 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.67 sec (Real time) / 11.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 827 12 2 1 808
=====================  add6y.aag =====================
[LOG] Relation determinization time: 10.7804 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 707 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 706 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.7772/11 sec (1.47366/2 sec, 0.991683/1 sec, 1.02457/1 sec, 0.895493/1 sec, 1.82706/1 sec, 4.56478/5 sec )
[LOG] Nr of iterations: 298 (3, 7, 17, 37, 77, 157 )
[LOG] Total clause computation time: 2.11701/1 sec (0.171105/0.171105 sec, 0.205853/0.205853 sec, 0.311741/0.311741 sec, 0.225208/0.225208 sec, 0.437889/0.437889 sec, 0.765217/0.765217 sec )
[LOG] Total clause minimization time: 8.65691/10 sec (1.30235/1.30235 sec, 0.785702/0.785702 sec, 0.712533/0.712533 sec, 0.669879/0.669879 sec, 1.38841/1.38841 sec, 3.79803/3.79803 sec )
[LOG] Total clause size reduction: 4088 --> 1812 (28 --> 4, 84 --> 20, 224 --> 68, 504 --> 184, 1064 --> 456, 2184 --> 1080 )
[LOG] Average clause size reduction: 13.7181 --> 6.08054 (9.33333 --> 1.33333, 12 --> 2.85714, 13.1765 --> 4, 13.6216 --> 4.97297, 13.8182 --> 5.92208, 13.9108 --> 6.87898 )
[LOG] Overall execution time: 10.7814 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.05 sec (Real time) / 10.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 799 12 2 1 780
=====================  add8n.aag =====================
[LOG] Relation determinization time: 628.542 sec CPU time.
[LOG] Relation determinization time: 630 sec real time.
[LOG] Final circuit size: 3384 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3382 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 628.532/629 sec (126.685/127 sec, 50.7172/50 sec, 34.6282/35 sec, 24.866/25 sec, 27.786/28 sec, 42.726/43 sec, 123.292/123 sec, 197.832/198 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 169.749/168 sec (20.7093/20.7093 sec, 6.93278/6.93278 sec, 7.38811/7.38811 sec, 8.21648/8.21648 sec, 7.8413/7.8413 sec, 20.5309/20.5309 sec, 68.1317/68.1317 sec, 29.9986/29.9986 sec )
[LOG] Total clause minimization time: 458.765/461 sec (105.976/105.976 sec, 43.7842/43.7842 sec, 27.2398/27.2398 sec, 16.649/16.649 sec, 19.9437/19.9437 sec, 22.1929/22.1929 sec, 55.1557/55.1557 sec, 167.824/167.824 sec )
[LOG] Total clause size reduction: 22392 --> 9924 (36 --> 4, 108 --> 20, 288 --> 68, 648 --> 184, 1368 --> 456, 2808 --> 1080, 5688 --> 2488, 11448 --> 5624 )
[LOG] Average clause size reduction: 17.885 --> 7.92652 (12 --> 1.33333, 15.4286 --> 2.85714, 16.9412 --> 4, 17.5135 --> 4.97297, 17.7662 --> 5.92208, 17.8854 --> 6.87898, 17.9432 --> 7.84858, 17.9717 --> 8.82889 )
[LOG] Overall execution time: 628.544 sec CPU time.
[LOG] Overall execution time: 630 sec real time.
Synthesis time: 630.12 sec (Real time) / 628.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.48 sec (Real time) / 4.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3545 16 2 1 3521
=====================  add8y.aag =====================
[LOG] Relation determinization time: 643.749 sec CPU time.
[LOG] Relation determinization time: 645 sec real time.
[LOG] Final circuit size: 3386 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3384 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 643.74/644 sec (112.559/113 sec, 47.5737/47 sec, 34.6351/35 sec, 22.8538/23 sec, 80.8942/81 sec, 45.7394/46 sec, 113.734/113 sec, 185.75/186 sec )
[LOG] Nr of iterations: 1252 (3, 7, 17, 37, 77, 157, 317, 637 )
[LOG] Total clause computation time: 218.542/225 sec (21.3385/21.3385 sec, 6.57322/6.57322 sec, 8.55161/8.55161 sec, 7.00201/7.00201 sec, 57.6552/57.6552 sec, 25.7296/25.7296 sec, 62.3021/62.3021 sec, 29.3897/29.3897 sec )
[LOG] Total clause minimization time: 425.181/419 sec (91.2205/91.2205 sec, 41.0003/41.0003 sec, 26.0832/26.0832 sec, 15.8513/15.8513 sec, 23.2381/23.2381 sec, 20.0078/20.0078 sec, 51.4278/51.4278 sec, 156.352/156.352 sec )
[LOG] Total clause size reduction: 22392 --> 9924 (36 --> 4, 108 --> 20, 288 --> 68, 648 --> 184, 1368 --> 456, 2808 --> 1080, 5688 --> 2488, 11448 --> 5624 )
[LOG] Average clause size reduction: 17.885 --> 7.92652 (12 --> 1.33333, 15.4286 --> 2.85714, 16.9412 --> 4, 17.5135 --> 4.97297, 17.7662 --> 5.92208, 17.8854 --> 6.87898, 17.9432 --> 7.84858, 17.9717 --> 8.82889 )
[LOG] Overall execution time: 643.75 sec CPU time.
[LOG] Overall execution time: 645 sec real time.
Synthesis time: 645.27 sec (Real time) / 644.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.29 sec (Real time) / 4.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3511 16 2 1 3487
=====================  add10n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.24 sec (User CPU time)
Timeout: 1
=====================  add10y.aag =====================
Synthesis time: 9999.99 sec (Real time) / 9985.30 sec (User CPU time)
Timeout: 1
=====================  add12n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.16 sec (User CPU time)
Timeout: 1
=====================  add12y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9984.64 sec (User CPU time)
Timeout: 1
=====================  add14n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9984.92 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.11 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.38 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.74 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9985.94 sec (User CPU time)
Timeout: 1
=====================  add18y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.71 sec (User CPU time)
Timeout: 1
=====================  add20n.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.80 sec (User CPU time)
Timeout: 1
=====================  add20y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.43 sec (User CPU time)
Timeout: 1
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001645 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00033/0 sec (0.00033/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000288/0 sec (0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002489 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000179/0 sec (0.000179/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000157/0 sec (0.000157/0.000157 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002098 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.001701 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000444/0 sec (0.000444/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000388/0 sec (0.000388/0.000388 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002576 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001322 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000217/0 sec (0.000217/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000189/0 sec (0.000189/0.000189 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002103 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.001803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000522/0 sec (0.000522/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00045/0 sec (0.00045/0.00045 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002795 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001424 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000273/0 sec (0.000273/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000236/0 sec (0.000236/0.000236 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002218 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.001968 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000643/0 sec (0.000643/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000553/0 sec (0.000553/0.000553 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001514 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000299/0 sec (0.000299/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000257/0 sec (0.000257/0.000257 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002344 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002176 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000758/0 sec (0.000758/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000643/0 sec (0.000643/0.000643 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.001571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000355/0 sec (0.000355/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000288/0 sec (0.000288/0.000288 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.002427 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000917/0 sec (0.000917/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000785/0 sec (0.000785/0.000785 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003677 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.001653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00038/0 sec (0.00038/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000325/0 sec (0.000325/0.000325 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002583 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.002531 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000965/0 sec (0.000965/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000825/0 sec (0.000825/0.000825 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00387 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.001684 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000415/0 sec (0.000415/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000355/0 sec (0.000355/0.000355 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002633 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.002591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001036/0 sec (0.001036/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000893/0 sec (0.000893/0.000893 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004044 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.63 sec (Real time) / 0.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.001715 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000467/0 sec (0.000467/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000398/0 sec (0.000398/0.000398 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002755 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.002768 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001177/0 sec (0.001177/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000997/0 sec (0.000997/0.000997 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.96 sec (Real time) / 1.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.001775 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000474/0 sec (0.000474/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000405/0 sec (0.000405/0.000405 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002847 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.46 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.002903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001295/0 sec (0.001295/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001118/0 sec (0.001118/0.001118 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004577 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.89 sec (Real time) / 5.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.001886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000533/0 sec (0.000533/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000451/0 sec (0.000451/0.000451 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002974 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.48 sec (Real time) / 4.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.003702 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001713/0 sec (0.001713/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001469/0 sec (0.001469/0.001469 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00601 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 784.70 sec (Real time) / 771.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002105 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000664/0 sec (0.000664/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00056/0 sec (0.00056/0.00056 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003423 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 487.65 sec (Real time) / 477.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004364 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002124/0 sec (0.002124/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.001803/0 sec (0.001803/0.001803 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.007479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9921.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002382 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000847/0 sec (0.000847/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000715/0 sec (0.000715/0.000715 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003954 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9920.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.005192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002595/0 sec (0.002595/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002234/0 sec (0.002234/0.002234 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.46 sec (Real time) / 9917.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002663 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001048/0 sec (0.001048/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000896/0 sec (0.000896/0.000896 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004622 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.63 sec (Real time) / 9917.70 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003376/0 sec (0.003376/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.002896/0 sec (0.002896/0.002896 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.012257 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.36 sec (Real time) / 9923.02 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003123 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001228/0 sec (0.001228/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00104/0 sec (0.00104/0.00104 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005488 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.60 sec (Real time) / 9909.41 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001435 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000288/0 sec (0.000288/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.00026/0 sec (0.00026/0.00026 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002129 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001257 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000224/0 sec (0.000224/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000201/0 sec (0.000201/0.000201 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001918 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001445 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000313/0 sec (0.000313/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000276/0 sec (0.000276/0.000276 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00212 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001215 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000207/0 sec (0.000207/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000188/0 sec (0.000188/0.000188 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.001822 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003657 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002204/0 sec (0.001002/0 sec, 0.000718/0 sec, 0.000484/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.002012/0 sec (0.000896/0.000896 sec, 0.000674/0.000674 sec, 0.000442/0.000442 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004614 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002548 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001361/0 sec (0.000651/0 sec, 0.000403/0 sec, 0.000307/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.001239/0 sec (0.000594/0.000594 sec, 0.000371/0.000371 sec, 0.000274/0.000274 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003369 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.002729 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001418/0 sec (0.000608/0 sec, 0.000414/0 sec, 0.000396/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.001276/0 sec (0.000542/0.000542 sec, 0.000377/0.000377 sec, 0.000357/0.000357 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.001977 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000871/0 sec (0.00038/0 sec, 0.000268/0 sec, 0.000223/0 sec )
[LOG] Nr of iterations: 3 (1, 1, 1 )
[LOG] Total clause computation time: 0.000792/0 sec (0.000342/0.000342 sec, 0.000248/0.000248 sec, 0.000202/0.000202 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002732 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.014125 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011882/0 sec (0.002166/0 sec, 0.001774/0 sec, 0.001788/0 sec, 0.001748/0 sec, 0.001772/0 sec, 0.001546/0 sec, 0.001088/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011104/0 sec (0.001997/0.001997 sec, 0.00168/0.00168 sec, 0.00168/0.00168 sec, 0.001654/0.001654 sec, 0.001663/0.001663 sec, 0.001452/0.001452 sec, 0.000978/0.000978 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015724 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.010111 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008182/0 sec (0.001541/0 sec, 0.001229/0 sec, 0.001254/0 sec, 0.00122/0 sec, 0.001198/0 sec, 0.001077/0 sec, 0.000663/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.00768/0 sec (0.001426/0.001426 sec, 0.00117/0.00117 sec, 0.001187/0.001187 sec, 0.001161/0.001161 sec, 0.001128/0.001128 sec, 0.001017/0.001017 sec, 0.000591/0.000591 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011491 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.008352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006285/0 sec (0.001183/0 sec, 0.000879/0 sec, 0.000867/0 sec, 0.000863/0 sec, 0.000875/0 sec, 0.000849/0 sec, 0.000769/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.005667/0 sec (0.001049/0.001049 sec, 0.000809/0.000809 sec, 0.000783/0.000783 sec, 0.000789/0.000789 sec, 0.000792/0.000792 sec, 0.000777/0.000777 sec, 0.000668/0.000668 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009698 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.005129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003483/0 sec (0.000661/0 sec, 0.000481/0 sec, 0.000482/0 sec, 0.000479/0 sec, 0.00048/0 sec, 0.00047/0 sec, 0.00043/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.003177/0 sec (0.000583/0.000583 sec, 0.000443/0.000443 sec, 0.000445/0.000445 sec, 0.00044/0.00044 sec, 0.000442/0.000442 sec, 0.000432/0.000432 sec, 0.000392/0.000392 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006156 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.032475 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.029244/0 sec (0.003165/0 sec, 0.002706/0 sec, 0.002723/0 sec, 0.00268/0 sec, 0.002717/0 sec, 0.002696/0 sec, 0.002676/0 sec, 0.002652/0 sec, 0.002697/0 sec, 0.002788/0 sec, 0.001744/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.026889/0 sec (0.002904/0.002904 sec, 0.002496/0.002496 sec, 0.002519/0.002519 sec, 0.002476/0.002476 sec, 0.002493/0.002493 sec, 0.00249/0.00249 sec, 0.002469/0.002469 sec, 0.002447/0.002447 sec, 0.002482/0.002482 sec, 0.002577/0.002577 sec, 0.001536/0.001536 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03497 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.024927 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022381/0 sec (0.002683/0 sec, 0.002197/0 sec, 0.002199/0 sec, 0.002129/0 sec, 0.002186/0 sec, 0.002084/0 sec, 0.002061/0 sec, 0.00204/0 sec, 0.002005/0 sec, 0.001825/0 sec, 0.000972/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.021228/0 sec (0.00251/0.00251 sec, 0.002103/0.002103 sec, 0.002089/0.002089 sec, 0.002041/0.002041 sec, 0.002082/0.002082 sec, 0.001994/0.001994 sec, 0.001956/0.001956 sec, 0.00195/0.00195 sec, 0.001898/0.001898 sec, 0.001737/0.001737 sec, 0.000868/0.000868 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.026935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.016717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013915/0 sec (0.001621/0 sec, 0.001228/0 sec, 0.00127/0 sec, 0.001239/0 sec, 0.001244/0 sec, 0.001253/0 sec, 0.001247/0 sec, 0.001236/0 sec, 0.001266/0 sec, 0.001237/0 sec, 0.001074/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.012607/0 sec (0.001439/0.001439 sec, 0.001126/0.001126 sec, 0.001149/0.001149 sec, 0.001134/0.001134 sec, 0.001123/0.001123 sec, 0.001151/0.001151 sec, 0.001125/0.001125 sec, 0.001132/0.001132 sec, 0.001142/0.001142 sec, 0.001135/0.001135 sec, 0.000951/0.000951 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.018518 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.010209 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008165/0 sec (0.000983/0 sec, 0.000716/0 sec, 0.000757/0 sec, 0.000723/0 sec, 0.000721/0 sec, 0.000713/0 sec, 0.000724/0 sec, 0.000745/0 sec, 0.000771/0 sec, 0.000695/0 sec, 0.000617/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.007436/0 sec (0.00087/0.00087 sec, 0.000661/0.000661 sec, 0.00069/0.00069 sec, 0.000668/0.000668 sec, 0.000655/0.000655 sec, 0.000657/0.000657 sec, 0.000659/0.000659 sec, 0.000688/0.000688 sec, 0.000702/0.000702 sec, 0.000639/0.000639 sec, 0.000547/0.000547 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011524 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 0.060565 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.056059/0 sec (0.004358/0 sec, 0.003844/0 sec, 0.003786/0 sec, 0.00384/0 sec, 0.003775/0 sec, 0.003792/0 sec, 0.003784/0 sec, 0.003742/0 sec, 0.003785/0 sec, 0.00383/0 sec, 0.003767/0 sec, 0.003746/0 sec, 0.003718/0 sec, 0.00394/0 sec, 0.002352/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051731/0 sec (0.004008/0.004008 sec, 0.00356/0.00356 sec, 0.003506/0.003506 sec, 0.003558/0.003558 sec, 0.003488/0.003488 sec, 0.003509/0.003509 sec, 0.003505/0.003505 sec, 0.003456/0.003456 sec, 0.003501/0.003501 sec, 0.003549/0.003549 sec, 0.003483/0.003483 sec, 0.00346/0.00346 sec, 0.003436/0.003436 sec, 0.00364/0.00364 sec, 0.002072/0.002072 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.064155 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 0.050339 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046843/0 sec (0.003985/0 sec, 0.003433/0 sec, 0.003498/0 sec, 0.003271/0 sec, 0.003275/0 sec, 0.003249/0 sec, 0.003222/0 sec, 0.003107/0 sec, 0.003154/0 sec, 0.003061/0 sec, 0.003244/0 sec, 0.003143/0 sec, 0.00307/0 sec, 0.002803/0 sec, 0.001328/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.044711/0 sec (0.003763/0.003763 sec, 0.003306/0.003306 sec, 0.003354/0.003354 sec, 0.003142/0.003142 sec, 0.003113/0.003113 sec, 0.00312/0.00312 sec, 0.003077/0.003077 sec, 0.002985/0.002985 sec, 0.003009/0.003009 sec, 0.002942/0.002942 sec, 0.0031/0.0031 sec, 0.003012/0.003012 sec, 0.002923/0.002923 sec, 0.002681/0.002681 sec, 0.001184/0.001184 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.053241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 0.029118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025637/0 sec (0.002119/0 sec, 0.001725/0 sec, 0.00167/0 sec, 0.001699/0 sec, 0.001684/0 sec, 0.001699/0 sec, 0.001704/0 sec, 0.001702/0 sec, 0.001687/0 sec, 0.001694/0 sec, 0.001714/0 sec, 0.001716/0 sec, 0.001706/0 sec, 0.001652/0 sec, 0.001466/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.022637/0 sec (0.001871/0.001871 sec, 0.001511/0.001511 sec, 0.00148/0.00148 sec, 0.001507/0.001507 sec, 0.001493/0.001493 sec, 0.001507/0.001507 sec, 0.001513/0.001513 sec, 0.001508/0.001508 sec, 0.001491/0.001491 sec, 0.0015/0.0015 sec, 0.001495/0.001495 sec, 0.00152/0.00152 sec, 0.001511/0.001511 sec, 0.001457/0.001457 sec, 0.001273/0.001273 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.031545 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 0.017502 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014893/0 sec (0.001316/0 sec, 0.000938/0 sec, 0.000989/0 sec, 0.000954/0 sec, 0.001024/0 sec, 0.00096/0 sec, 0.000997/0 sec, 0.000987/0 sec, 0.001047/0 sec, 0.000945/0 sec, 0.000991/0 sec, 0.000977/0 sec, 0.000992/0 sec, 0.000929/0 sec, 0.000847/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.013421/0 sec (0.00116/0.00116 sec, 0.00086/0.00086 sec, 0.000883/0.000883 sec, 0.000876/0.000876 sec, 0.000918/0.000918 sec, 0.000882/0.000882 sec, 0.000888/0.000888 sec, 0.000906/0.000906 sec, 0.000935/0.000935 sec, 0.000869/0.000869 sec, 0.000883/0.000883 sec, 0.000895/0.000895 sec, 0.000882/0.000882 sec, 0.00085/0.00085 sec, 0.000734/0.000734 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019227 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 0.03767 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033519/0 sec (0.002383/0 sec, 0.00189/0 sec, 0.001984/0 sec, 0.00196/0 sec, 0.002003/0 sec, 0.001916/0 sec, 0.001972/0 sec, 0.001919/0 sec, 0.001961/0 sec, 0.001994/0 sec, 0.001936/0 sec, 0.001965/0 sec, 0.001948/0 sec, 0.001949/0 sec, 0.001987/0 sec, 0.001974/0 sec, 0.001778/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.029668/0 sec (0.002108/0.002108 sec, 0.001673/0.001673 sec, 0.001772/0.001772 sec, 0.001724/0.001724 sec, 0.001781/0.001781 sec, 0.001697/0.001697 sec, 0.001741/0.001741 sec, 0.001702/0.001702 sec, 0.001744/0.001744 sec, 0.001766/0.001766 sec, 0.001715/0.001715 sec, 0.001747/0.001747 sec, 0.001716/0.001716 sec, 0.00173/0.00173 sec, 0.001758/0.001758 sec, 0.001747/0.001747 sec, 0.001547/0.001547 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040543 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 0.022162 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018985/0 sec (0.001501/0 sec, 0.001108/0 sec, 0.00109/0 sec, 0.001089/0 sec, 0.001106/0 sec, 0.00107/0 sec, 0.001092/0 sec, 0.001087/0 sec, 0.001098/0 sec, 0.001106/0 sec, 0.001135/0 sec, 0.001125/0 sec, 0.001118/0 sec, 0.001104/0 sec, 0.00113/0 sec, 0.001065/0 sec, 0.000961/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017283/0 sec (0.001347/0.001347 sec, 0.001002/0.001002 sec, 0.00099/0.00099 sec, 0.001003/0.001003 sec, 0.001006/0.001006 sec, 0.000984/0.000984 sec, 0.000992/0.000992 sec, 0.001/0.001 sec, 0.000995/0.000995 sec, 0.001007/0.001007 sec, 0.001032/0.001032 sec, 0.001038/0.001038 sec, 0.001016/0.001016 sec, 0.001012/0.001012 sec, 0.001022/0.001022 sec, 0.00098/0.00098 sec, 0.000857/0.000857 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024176 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
[LOG] Relation determinization time: 0.103225 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.096917/0 sec (0.006071/0 sec, 0.005246/0 sec, 0.005226/0 sec, 0.005236/0 sec, 0.005257/0 sec, 0.005241/0 sec, 0.005159/0 sec, 0.005291/0 sec, 0.005273/0 sec, 0.005175/0 sec, 0.005167/0 sec, 0.005179/0 sec, 0.005107/0 sec, 0.005019/0 sec, 0.005003/0 sec, 0.005084/0 sec, 0.004933/0 sec, 0.005217/0 sec, 0.003033/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.089635/0 sec (0.005579/0.005579 sec, 0.004877/0.004877 sec, 0.004848/0.004848 sec, 0.004863/0.004863 sec, 0.004864/0.004864 sec, 0.004856/0.004856 sec, 0.00479/0.00479 sec, 0.004903/0.004903 sec, 0.004884/0.004884 sec, 0.004801/0.004801 sec, 0.004774/0.004774 sec, 0.004794/0.004794 sec, 0.004734/0.004734 sec, 0.00463/0.00463 sec, 0.004631/0.004631 sec, 0.004715/0.004715 sec, 0.004571/0.004571 sec, 0.004853/0.004853 sec, 0.002668/0.002668 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.108396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 528 38 21 1 469
Raw AIGER output size: aag 528 19 21 1 488
=====================  mv20y.aag =====================
[LOG] Relation determinization time: 0.08818 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08393/0 sec (0.005354/0 sec, 0.004881/0 sec, 0.004823/0 sec, 0.004827/0 sec, 0.004746/0 sec, 0.00471/0 sec, 0.004652/0 sec, 0.004539/0 sec, 0.004518/0 sec, 0.004508/0 sec, 0.004446/0 sec, 0.004439/0 sec, 0.004372/0 sec, 0.004381/0 sec, 0.004391/0 sec, 0.004323/0 sec, 0.00421/0 sec, 0.004071/0 sec, 0.001739/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.079645/0 sec (0.005075/0.005075 sec, 0.004664/0.004664 sec, 0.004601/0.004601 sec, 0.004607/0.004607 sec, 0.004531/0.004531 sec, 0.004496/0.004496 sec, 0.004432/0.004432 sec, 0.004322/0.004322 sec, 0.004295/0.004295 sec, 0.004259/0.004259 sec, 0.004224/0.004224 sec, 0.004212/0.004212 sec, 0.004154/0.004154 sec, 0.004167/0.004167 sec, 0.004168/0.004168 sec, 0.004095/0.004095 sec, 0.003986/0.003986 sec, 0.003852/0.003852 sec, 0.001505/0.001505 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.092168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 324 38 21 1 265
Raw AIGER output size: aag 324 19 21 1 284
=====================  mvs20n.aag =====================
[LOG] Relation determinization time: 0.047112 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042443/0 sec (0.002803/0 sec, 0.0022/0 sec, 0.00221/0 sec, 0.002236/0 sec, 0.002211/0 sec, 0.00223/0 sec, 0.002233/0 sec, 0.002198/0 sec, 0.002302/0 sec, 0.002189/0 sec, 0.002256/0 sec, 0.002195/0 sec, 0.002213/0 sec, 0.00224/0 sec, 0.002207/0 sec, 0.002231/0 sec, 0.002169/0 sec, 0.002196/0 sec, 0.001924/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.037542/0 sec (0.002474/0.002474 sec, 0.001949/0.001949 sec, 0.001961/0.001961 sec, 0.001988/0.001988 sec, 0.001957/0.001957 sec, 0.00198/0.00198 sec, 0.001981/0.001981 sec, 0.001943/0.001943 sec, 0.002046/0.002046 sec, 0.001938/0.001938 sec, 0.002003/0.002003 sec, 0.001938/0.001938 sec, 0.00196/0.00196 sec, 0.00198/0.00198 sec, 0.001953/0.001953 sec, 0.001969/0.001969 sec, 0.001917/0.001917 sec, 0.001934/0.001934 sec, 0.001671/0.001671 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.050403 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 373 38 21 1 314
Raw AIGER output size: aag 373 19 21 1 333
=====================  mvs20y.aag =====================
[LOG] Relation determinization time: 0.026245 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022907/0 sec (0.001592/0 sec, 0.0012/0 sec, 0.001218/0 sec, 0.001179/0 sec, 0.001193/0 sec, 0.001194/0 sec, 0.001214/0 sec, 0.001173/0 sec, 0.001275/0 sec, 0.001187/0 sec, 0.001192/0 sec, 0.001156/0 sec, 0.001187/0 sec, 0.001174/0 sec, 0.001179/0 sec, 0.001189/0 sec, 0.001228/0 sec, 0.001161/0 sec, 0.001016/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.020908/0 sec (0.001422/0.001422 sec, 0.0011/0.0011 sec, 0.00111/0.00111 sec, 0.001087/0.001087 sec, 0.001084/0.001084 sec, 0.001103/0.001103 sec, 0.001106/0.001106 sec, 0.001083/0.001083 sec, 0.001165/0.001165 sec, 0.001093/0.001093 sec, 0.001082/0.001082 sec, 0.001064/0.001064 sec, 0.001072/0.001072 sec, 0.001083/0.001083 sec, 0.001068/0.001068 sec, 0.001096/0.001096 sec, 0.001116/0.001116 sec, 0.001069/0.001069 sec, 0.000905/0.000905 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 38 21 1 154
Raw AIGER output size: aag 213 19 21 1 173
=====================  mvs22n.aag =====================
[LOG] Relation determinization time: 0.055236 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050049/0 sec (0.002916/0 sec, 0.002369/0 sec, 0.002334/0 sec, 0.002306/0 sec, 0.002415/0 sec, 0.002421/0 sec, 0.002331/0 sec, 0.002363/0 sec, 0.002324/0 sec, 0.002353/0 sec, 0.002365/0 sec, 0.002321/0 sec, 0.002415/0 sec, 0.002309/0 sec, 0.0023/0 sec, 0.002442/0 sec, 0.002426/0 sec, 0.00237/0 sec, 0.002442/0 sec, 0.002379/0 sec, 0.002148/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.044279/0 sec (0.002569/0.002569 sec, 0.002105/0.002105 sec, 0.002067/0.002067 sec, 0.00204/0.00204 sec, 0.002147/0.002147 sec, 0.00214/0.00214 sec, 0.002063/0.002063 sec, 0.002098/0.002098 sec, 0.002057/0.002057 sec, 0.002067/0.002067 sec, 0.002097/0.002097 sec, 0.002051/0.002051 sec, 0.002147/0.002147 sec, 0.002038/0.002038 sec, 0.002027/0.002027 sec, 0.002173/0.002173 sec, 0.002144/0.002144 sec, 0.002104/0.002104 sec, 0.002172/0.002172 sec, 0.002095/0.002095 sec, 0.001878/0.001878 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.058898 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 42 23 1 346
Raw AIGER output size: aag 411 21 23 1 367
=====================  mvs22y.aag =====================
[LOG] Relation determinization time: 0.03145 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02779/0 sec (0.001719/0 sec, 0.001298/0 sec, 0.001332/0 sec, 0.00132/0 sec, 0.001307/0 sec, 0.001306/0 sec, 0.001312/0 sec, 0.001295/0 sec, 0.001339/0 sec, 0.001298/0 sec, 0.00135/0 sec, 0.001315/0 sec, 0.001307/0 sec, 0.001287/0 sec, 0.001364/0 sec, 0.00128/0 sec, 0.001318/0 sec, 0.001324/0 sec, 0.001346/0 sec, 0.001246/0 sec, 0.001127/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.025404/0 sec (0.001541/0.001541 sec, 0.001196/0.001196 sec, 0.001217/0.001217 sec, 0.001218/0.001218 sec, 0.001191/0.001191 sec, 0.001204/0.001204 sec, 0.001195/0.001195 sec, 0.001195/0.001195 sec, 0.001219/0.001219 sec, 0.001195/0.001195 sec, 0.001233/0.001233 sec, 0.001213/0.001213 sec, 0.001188/0.001188 sec, 0.001185/0.001185 sec, 0.001245/0.001245 sec, 0.001179/0.001179 sec, 0.001196/0.001196 sec, 0.001223/0.001223 sec, 0.001222/0.001222 sec, 0.001144/0.001144 sec, 0.001005/0.001005 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.033846 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 42 23 1 170
Raw AIGER output size: aag 235 21 23 1 191
=====================  mvs24n.aag =====================
[LOG] Relation determinization time: 0.064674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058856/0 sec (0.003286/0 sec, 0.002554/0 sec, 0.002554/0 sec, 0.002522/0 sec, 0.002547/0 sec, 0.002548/0 sec, 0.002556/0 sec, 0.002543/0 sec, 0.002539/0 sec, 0.002516/0 sec, 0.00258/0 sec, 0.002542/0 sec, 0.002503/0 sec, 0.002546/0 sec, 0.002543/0 sec, 0.002572/0 sec, 0.002546/0 sec, 0.00254/0 sec, 0.002502/0 sec, 0.002567/0 sec, 0.002523/0 sec, 0.00248/0 sec, 0.002247/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051968/0 sec (0.002892/0.002892 sec, 0.002235/0.002235 sec, 0.002265/0.002265 sec, 0.002235/0.002235 sec, 0.002237/0.002237 sec, 0.002261/0.002261 sec, 0.002261/0.002261 sec, 0.002234/0.002234 sec, 0.002249/0.002249 sec, 0.002226/0.002226 sec, 0.002268/0.002268 sec, 0.00225/0.00225 sec, 0.002212/0.002212 sec, 0.002258/0.002258 sec, 0.002253/0.002253 sec, 0.002283/0.002283 sec, 0.002254/0.002254 sec, 0.002244/0.002244 sec, 0.002211/0.002211 sec, 0.002271/0.002271 sec, 0.002231/0.002231 sec, 0.002188/0.002188 sec, 0.00195/0.00195 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.068796 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 449 46 25 1 378
Raw AIGER output size: aag 449 23 25 1 401
=====================  mvs24y.aag =====================
[LOG] Relation determinization time: 0.037539 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033385/0 sec (0.001853/0 sec, 0.001399/0 sec, 0.001454/0 sec, 0.001428/0 sec, 0.001436/0 sec, 0.001402/0 sec, 0.001447/0 sec, 0.00142/0 sec, 0.001474/0 sec, 0.001439/0 sec, 0.001429/0 sec, 0.001431/0 sec, 0.00144/0 sec, 0.001409/0 sec, 0.001447/0 sec, 0.001433/0 sec, 0.001438/0 sec, 0.001424/0 sec, 0.001438/0 sec, 0.001486/0 sec, 0.001487/0 sec, 0.001488/0 sec, 0.001283/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.030514/0 sec (0.001651/0.001651 sec, 0.001288/0.001288 sec, 0.001327/0.001327 sec, 0.001319/0.001319 sec, 0.001309/0.001309 sec, 0.001295/0.001295 sec, 0.001318/0.001318 sec, 0.001312/0.001312 sec, 0.001342/0.001342 sec, 0.001332/0.001332 sec, 0.001298/0.001298 sec, 0.001322/0.001322 sec, 0.001309/0.001309 sec, 0.0013/0.0013 sec, 0.001316/0.001316 sec, 0.001322/0.001322 sec, 0.001306/0.001306 sec, 0.001312/0.001312 sec, 0.001298/0.001298 sec, 0.00137/0.00137 sec, 0.00137/0.00137 sec, 0.001368/0.001368 sec, 0.00113/0.00113 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.040254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 46 25 1 186
Raw AIGER output size: aag 257 23 25 1 209
=====================  mvs28n.aag =====================
[LOG] Relation determinization time: 0.087713 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.080523/0 sec (0.003703/0 sec, 0.00298/0 sec, 0.002984/0 sec, 0.002971/0 sec, 0.002982/0 sec, 0.003002/0 sec, 0.002955/0 sec, 0.002948/0 sec, 0.002979/0 sec, 0.002959/0 sec, 0.002953/0 sec, 0.002931/0 sec, 0.002992/0 sec, 0.002969/0 sec, 0.002965/0 sec, 0.002959/0 sec, 0.00301/0 sec, 0.002961/0 sec, 0.00297/0 sec, 0.002997/0 sec, 0.002961/0 sec, 0.00297/0 sec, 0.002957/0 sec, 0.002976/0 sec, 0.002949/0 sec, 0.002919/0 sec, 0.002621/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.071179/0 sec (0.003273/0.003273 sec, 0.002645/0.002645 sec, 0.002652/0.002652 sec, 0.002616/0.002616 sec, 0.002646/0.002646 sec, 0.002662/0.002662 sec, 0.002615/0.002615 sec, 0.002612/0.002612 sec, 0.002644/0.002644 sec, 0.002625/0.002625 sec, 0.002614/0.002614 sec, 0.002596/0.002596 sec, 0.002651/0.002651 sec, 0.002627/0.002627 sec, 0.002624/0.002624 sec, 0.002619/0.002619 sec, 0.002619/0.002619 sec, 0.002619/0.002619 sec, 0.002628/0.002628 sec, 0.002657/0.002657 sec, 0.002617/0.002617 sec, 0.002626/0.002626 sec, 0.002614/0.002614 sec, 0.002633/0.002633 sec, 0.002604/0.002604 sec, 0.002561/0.002561 sec, 0.00228/0.00228 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.092669 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 525 54 29 1 442
Raw AIGER output size: aag 525 27 29 1 469
=====================  mvs28y.aag =====================
[LOG] Relation determinization time: 0.050916 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046432/0 sec (0.002108/0 sec, 0.001722/0 sec, 0.001698/0 sec, 0.001748/0 sec, 0.001706/0 sec, 0.001689/0 sec, 0.001735/0 sec, 0.001727/0 sec, 0.001733/0 sec, 0.001702/0 sec, 0.001713/0 sec, 0.0017/0 sec, 0.001719/0 sec, 0.00173/0 sec, 0.001707/0 sec, 0.001727/0 sec, 0.001694/0 sec, 0.001719/0 sec, 0.001695/0 sec, 0.001725/0 sec, 0.001693/0 sec, 0.001714/0 sec, 0.001693/0 sec, 0.001757/0 sec, 0.001754/0 sec, 0.001679/0 sec, 0.001445/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.041479/0 sec (0.001882/0.001882 sec, 0.001545/0.001545 sec, 0.001518/0.001518 sec, 0.001569/0.001569 sec, 0.001528/0.001528 sec, 0.001511/0.001511 sec, 0.001556/0.001556 sec, 0.001547/0.001547 sec, 0.001555/0.001555 sec, 0.001523/0.001523 sec, 0.001534/0.001534 sec, 0.001522/0.001522 sec, 0.001536/0.001536 sec, 0.001548/0.001548 sec, 0.001528/0.001528 sec, 0.001546/0.001546 sec, 0.001511/0.001511 sec, 0.001536/0.001536 sec, 0.001511/0.001511 sec, 0.001542/0.001542 sec, 0.001508/0.001508 sec, 0.001527/0.001527 sec, 0.001508/0.001508 sec, 0.001572/0.001572 sec, 0.001567/0.001567 sec, 0.001491/0.001491 sec, 0.001258/0.001258 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.054191 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 301 54 29 1 218
Raw AIGER output size: aag 301 27 29 1 245
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.016992 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015653/0 sec (0.002643/0 sec, 0.005198/0 sec, 0.00348/0 sec, 0.004332/0 sec )
[LOG] Nr of iterations: 18 (3, 6, 4, 5 )
[LOG] Total clause computation time: 0.003709/0 sec (0.000774/0.000774 sec, 0.001186/0.001186 sec, 0.000869/0.000869 sec, 0.00088/0.00088 sec )
[LOG] Total clause minimization time: 0.011792/0 sec (0.00183/0.00183 sec, 0.00397/0.00397 sec, 0.002575/0.002575 sec, 0.003417/0.003417 sec )
[LOG] Total clause size reduction: 56 --> 22 (8 --> 2, 20 --> 12, 12 --> 4, 16 --> 4 )
[LOG] Average clause size reduction: 3.11111 --> 1.22222 (2.66667 --> 0.666667, 3.33333 --> 2, 3 --> 1, 3.2 --> 0.8 )
[LOG] Overall execution time: 0.017655 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 3.56437 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 428 new AND gates.
[LOG] Size before ABC: 883 AND gates.
[LOG] Size after ABC: 427 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.56114/4 sec (0.259225/0 sec, 0.235256/1 sec, 0.260613/0 sec, 0.523171/0 sec, 0.71985/1 sec, 0.766513/1 sec, 0.528429/0 sec, 0.268081/1 sec )
[LOG] Nr of iterations: 192 (3, 6, 14, 39, 48, 44, 26, 12 )
[LOG] Total clause computation time: 0.709648/2 sec (0.057633/0.057633 sec, 0.075353/0.075353 sec, 0.060881/0.060881 sec, 0.130922/0.130922 sec, 0.151183/0.151183 sec, 0.116882/0.116882 sec, 0.080216/0.080216 sec, 0.036578/0.036578 sec )
[LOG] Total clause minimization time: 2.84832/2 sec (0.201397/0.201397 sec, 0.15976/0.15976 sec, 0.199532/0.199532 sec, 0.391818/0.391818 sec, 0.568109/0.568109 sec, 0.649075/0.649075 sec, 0.447622/0.447622 sec, 0.231003/0.231003 sec )
[LOG] Total clause size reduction: 1472 --> 883 (16 --> 2, 40 --> 12, 104 --> 47, 304 --> 208, 376 --> 257, 344 --> 219, 200 --> 108, 88 --> 30 )
[LOG] Average clause size reduction: 7.66667 --> 4.59896 (5.33333 --> 0.666667, 6.66667 --> 2, 7.42857 --> 3.35714, 7.79487 --> 5.33333, 7.83333 --> 5.35417, 7.81818 --> 4.97727, 7.69231 --> 4.15385, 7.33333 --> 2.5 )
[LOG] Overall execution time: 3.56561 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.77 sec (Real time) / 3.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 571 8 0 1 556
=====================  mult5.aag =====================
[LOG] Relation determinization time: 82.2956 sec CPU time.
[LOG] Relation determinization time: 83 sec real time.
[LOG] Final circuit size: 1837 new AND gates.
[LOG] Size before ABC: 4430 AND gates.
[LOG] Size after ABC: 1836 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 82.2866/83 sec (5.82039/6 sec, 4.55293/5 sec, 3.45186/3 sec, 4.33698/4 sec, 10.2149/11 sec, 11.6879/11 sec, 14.1255/14 sec, 13.1594/14 sec, 8.72459/8 sec, 6.21217/7 sec )
[LOG] Nr of iterations: 685 (3, 6, 14, 39, 140, 162, 140, 100, 52, 29 )
[LOG] Total clause computation time: 21.6058/24 sec (0.961168/0.961168 sec, 1.36484/1.36484 sec, 1.15538/1.15538 sec, 2.22474/2.22474 sec, 5.65702/5.65702 sec, 2.81348/2.81348 sec, 2.38753/2.38753 sec, 1.98017/1.98017 sec, 1.63461/1.63461 sec, 1.42689/1.42689 sec )
[LOG] Total clause minimization time: 60.6665/59 sec (4.85897/4.85897 sec, 3.18788/3.18788 sec, 2.29607/2.29607 sec, 2.11162/2.11162 sec, 4.55613/4.55613 sec, 8.87212/8.87212 sec, 11.7354/11.7354 sec, 11.1769/11.1769 sec, 7.08793/7.08793 sec, 4.78354/4.78354 sec )
[LOG] Total clause size reduction: 6750 --> 4430 (20 --> 2, 50 --> 12, 130 --> 47, 380 --> 208, 1390 --> 1008, 1610 --> 1175, 1390 --> 982, 990 --> 616, 510 --> 274, 280 --> 106 )
[LOG] Average clause size reduction: 9.85401 --> 6.46715 (6.66667 --> 0.666667, 8.33333 --> 2, 9.28571 --> 3.35714, 9.74359 --> 5.33333, 9.92857 --> 7.2, 9.93827 --> 7.25309, 9.92857 --> 7.01429, 9.9 --> 6.16, 9.80769 --> 5.26923, 9.65517 --> 3.65517 )
[LOG] Overall execution time: 82.2974 sec CPU time.
[LOG] Overall execution time: 83 sec real time.
Synthesis time: 82.82 sec (Real time) / 82.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.31 sec (Real time) / 3.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2073 10 0 1 2054
=====================  mult6.aag =====================
[LOG] Relation determinization time: 3945.32 sec CPU time.
[LOG] Relation determinization time: 3952 sec real time.
[LOG] Final circuit size: 7554 new AND gates.
[LOG] Size before ABC: 22799 AND gates.
[LOG] Size after ABC: 7553 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3945.28/3951 sec (155.302/155 sec, 94.1886/95 sec, 68.3695/68 sec, 76.0341/76 sec, 154.097/154 sec, 424.719/426 sec, 515.201/516 sec, 620.494/622 sec, 614.299/615 sec, 534.693/535 sec, 444.806/446 sec, 243.077/243 sec )
[LOG] Nr of iterations: 2699 (3, 6, 14, 41, 134, 491, 633, 581, 380, 250, 122, 44 )
[LOG] Total clause computation time: 1616.11/1632 sec (20.0188/20.0188 sec, 29.8189/29.8189 sec, 25.7084/25.7084 sec, 45.2084/45.2084 sec, 126.342/126.342 sec, 357.683/357.683 sec, 281.513/281.513 sec, 161.047/161.047 sec, 159.987/159.987 sec, 155.11/155.11 sec, 188.94/188.94 sec, 64.7357/64.7357 sec )
[LOG] Total clause minimization time: 2329.08/2319 sec (135.282/135.282 sec, 64.3693/64.3693 sec, 42.6607/42.6607 sec, 30.8249/30.8249 sec, 27.7535/27.7535 sec, 67.0292/67.0292 sec, 233.678/233.678 sec, 459.434/459.434 sec, 454.298/454.298 sec, 379.569/379.569 sec, 255.853/255.853 sec, 178.329/178.329 sec )
[LOG] Total clause size reduction: 32244 --> 22799 (24 --> 2, 60 --> 12, 156 --> 47, 480 --> 216, 1596 --> 966, 5880 --> 4463, 7584 --> 5887, 6960 --> 5278, 4548 --> 3141, 2988 --> 1837, 1452 --> 744, 516 --> 206 )
[LOG] Average clause size reduction: 11.9466 --> 8.4472 (8 --> 0.666667, 10 --> 2, 11.1429 --> 3.35714, 11.7073 --> 5.26829, 11.9104 --> 7.20896, 11.9756 --> 9.08961, 11.981 --> 9.30016, 11.9793 --> 9.08434, 11.9684 --> 8.26579, 11.952 --> 7.348, 11.9016 --> 6.09836, 11.7273 --> 4.68182 )
[LOG] Overall execution time: 3945.32 sec CPU time.
[LOG] Overall execution time: 3952 sec real time.
Synthesis time: 3952.47 sec (Real time) / 3844.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.83 sec (Real time) / 14.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.58 sec (Real time) / 4.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 7899 12 0 1 7876
=====================  mult7.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9989.86 sec (User CPU time)
Timeout: 1
=====================  mult8.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9988.12 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.78 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.73 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.56 sec (User CPU time)
Timeout: 1
=====================  mult12.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.22 sec (User CPU time)
Timeout: 1
=====================  mult13.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.65 sec (User CPU time)
Timeout: 1
=====================  mult14.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.65 sec (User CPU time)
Timeout: 1
=====================  mult15.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9985.48 sec (User CPU time)
Timeout: 1
=====================  mult16.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.18 sec (User CPU time)
Timeout: 1
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.007198 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005694/0 sec (0.005694/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000938/0 sec (0.000938/0.000938 sec )
[LOG] Total clause minimization time: 0.004659/0 sec (0.004659/0.004659 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Overall execution time: 0.008308 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00678 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005393/0 sec (0.005393/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000915/0 sec (0.000915/0.000915 sec )
[LOG] Total clause minimization time: 0.004376/0 sec (0.004376/0.004376 sec )
[LOG] Total clause size reduction: 11 --> 0 (11 --> 0 )
[LOG] Average clause size reduction: 5.5 --> 0 (5.5 --> 0 )
[LOG] Overall execution time: 0.007823 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.029422 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027177/0 sec (0.027177/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002466/0 sec (0.002466/0.002466 sec )
[LOG] Total clause minimization time: 0.024431/0 sec (0.024431/0.024431 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.031614 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.029051 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026901/0 sec (0.026901/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002514/0 sec (0.002514/0.002514 sec )
[LOG] Total clause minimization time: 0.024097/0 sec (0.024097/0.024097 sec )
[LOG] Total clause size reduction: 21 --> 0 (21 --> 0 )
[LOG] Average clause size reduction: 10.5 --> 0 (10.5 --> 0 )
[LOG] Overall execution time: 0.031273 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.115114 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111332/0 sec (0.111332/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.005719/0 sec (0.005719/0.005719 sec )
[LOG] Total clause minimization time: 0.104959/0 sec (0.104959/0.104959 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.120479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.111214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.107518/0 sec (0.107518/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00565/0 sec (0.00565/0.00565 sec )
[LOG] Total clause minimization time: 0.101194/0 sec (0.101194/0.101194 sec )
[LOG] Total clause size reduction: 38 --> 0 (38 --> 0 )
[LOG] Average clause size reduction: 19 --> 0 (19 --> 0 )
[LOG] Overall execution time: 0.116501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.538663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.531659/0 sec (0.531659/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.014647/0 sec (0.014647/0.014647 sec )
[LOG] Total clause minimization time: 0.515592/0 sec (0.515592/0.515592 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.554362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.516039 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.509349/1 sec (0.509349/1 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.014045/0 sec (0.014045/0.014045 sec )
[LOG] Total clause minimization time: 0.493863/1 sec (0.493863/0.493863 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.531851 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 3.63903 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.6244/4 sec (3.6244/4 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.046271/0 sec (0.046271/0.046271 sec )
[LOG] Total clause minimization time: 3.57484/4 sec (3.57484/3.57484 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 3.69212 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.84 sec (Real time) / 3.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 3.67314 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.65858/4 sec (3.65858/4 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.047892/0 sec (0.047892/0.047892 sec )
[LOG] Total clause minimization time: 3.6074/4 sec (3.6074/3.6074 sec )
[LOG] Total clause size reduction: 136 --> 0 (136 --> 0 )
[LOG] Average clause size reduction: 68 --> 0 (68 --> 0 )
[LOG] Overall execution time: 3.72758 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.87 sec (Real time) / 3.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.003277 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002064/0 sec (0.000332/0 sec, 0.00021/0 sec, 0.001522/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000831/0 sec (0.00029/0.00029 sec, 0.000187/0.000187 sec, 0.000354/0.000354 sec )
[LOG] Total clause minimization time: 0.001142/0 sec (0/0 sec, 0/0 sec, 0.001142/0.001142 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.004089 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002608 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00136/0 sec (0.000244/0 sec, 0.000134/0 sec, 0.000982/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 0.000588/0 sec (0.000216/0.000216 sec, 0.00012/0.00012 sec, 0.000252/0.000252 sec )
[LOG] Total clause minimization time: 0.000712/0 sec (0/0 sec, 0/0 sec, 0.000712/0.000712 sec )
[LOG] Total clause size reduction: 6 --> 0 (0 --> 0, 0 --> 0, 6 --> 0 )
[LOG] Average clause size reduction: 1.5 --> 0 (0 --> 0, 0 --> 0, 3 --> 0 )
[LOG] Overall execution time: 0.003365 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.008812 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007117/0 sec (0.000669/0 sec, 0.000457/0 sec, 0.000451/0 sec, 0.000434/0 sec, 0.005106/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002567/0 sec (0.000579/0.000579 sec, 0.000405/0.000405 sec, 0.000392/0.000392 sec, 0.000384/0.000384 sec, 0.000807/0.000807 sec )
[LOG] Total clause minimization time: 0.004225/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004225/0.004225 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.009912 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.006718 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005155/0 sec (0.000497/0 sec, 0.000319/0 sec, 0.000322/0 sec, 0.000321/0 sec, 0.003696/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001908/0 sec (0.000423/0.000423 sec, 0.000282/0.000282 sec, 0.000286/0.000286 sec, 0.000285/0.000285 sec, 0.000632/0.000632 sec )
[LOG] Total clause minimization time: 0.003016/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003016/0.003016 sec )
[LOG] Total clause size reduction: 10 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5 --> 0 )
[LOG] Overall execution time: 0.007777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.022537 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020065/0 sec (0.001356/0 sec, 0.000924/0 sec, 0.000935/0 sec, 0.0009/0 sec, 0.000951/0 sec, 0.00092/0 sec, 0.014079/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.006912/0 sec (0.001146/0.001146 sec, 0.000819/0.000819 sec, 0.000809/0.000809 sec, 0.000797/0.000797 sec, 0.000827/0.000827 sec, 0.00081/0.00081 sec, 0.001704/0.001704 sec )
[LOG] Total clause minimization time: 0.012231/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.012231/0.012231 sec )
[LOG] Total clause size reduction: 14 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Overall execution time: 0.024303 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.015748 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01356/0 sec (0.000942/0 sec, 0.000629/0 sec, 0.000637/0 sec, 0.000644/0 sec, 0.000639/0 sec, 0.000615/0 sec, 0.009454/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004809/0 sec (0.000798/0.000798 sec, 0.000555/0.000555 sec, 0.000551/0.000551 sec, 0.000566/0.000566 sec, 0.000551/0.000551 sec, 0.000542/0.000542 sec, 0.001246/0.001246 sec )
[LOG] Total clause minimization time: 0.008099/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.008099/0.008099 sec )
[LOG] Total clause size reduction: 14 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 0 )
[LOG] Average clause size reduction: 1.75 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7 --> 0 )
[LOG] Overall execution time: 0.017199 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.049932 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.046504/0 sec (0.00226/0 sec, 0.001749/0 sec, 0.001736/0 sec, 0.00175/0 sec, 0.001756/0 sec, 0.001824/0 sec, 0.001701/0 sec, 0.001717/0 sec, 0.032011/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.015292/0 sec (0.001912/0.001912 sec, 0.001457/0.001457 sec, 0.001468/0.001468 sec, 0.001472/0.001472 sec, 0.001472/0.001472 sec, 0.001534/0.001534 sec, 0.001429/0.001429 sec, 0.001434/0.001434 sec, 0.003114/0.003114 sec )
[LOG] Total clause minimization time: 0.028598/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.028598/0.028598 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.052864 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.032784 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.030063/0 sec (0.001572/0 sec, 0.001108/0 sec, 0.001118/0 sec, 0.001077/0 sec, 0.001114/0 sec, 0.001119/0 sec, 0.001138/0 sec, 0.0012/0 sec, 0.020617/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.010292/0 sec (0.001332/0.001332 sec, 0.000952/0.000952 sec, 0.000969/0.000969 sec, 0.000947/0.000947 sec, 0.000965/0.000965 sec, 0.000993/0.000993 sec, 0.000987/0.000987 sec, 0.001066/0.001066 sec, 0.002081/0.002081 sec )
[LOG] Total clause minimization time: 0.01837/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01837/0.01837 sec )
[LOG] Total clause size reduction: 18 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 0 )
[LOG] Overall execution time: 0.035046 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.096679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.091394/0 sec (0.003601/0 sec, 0.002862/0 sec, 0.002839/0 sec, 0.002851/0 sec, 0.002822/0 sec, 0.002839/0 sec, 0.002855/0 sec, 0.002891/0 sec, 0.00291/0 sec, 0.002908/0 sec, 0.062016/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.029628/0 sec (0.003003/0.003003 sec, 0.002373/0.002373 sec, 0.00237/0.00237 sec, 0.002385/0.002385 sec, 0.002368/0.002368 sec, 0.002375/0.002375 sec, 0.002391/0.002391 sec, 0.002409/0.002409 sec, 0.00243/0.00243 sec, 0.00242/0.00242 sec, 0.005104/0.005104 sec )
[LOG] Total clause minimization time: 0.0564/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0564/0.0564 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.101337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.060141 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.056298/0 sec (0.002325/0 sec, 0.001763/0 sec, 0.001788/0 sec, 0.001758/0 sec, 0.001829/0 sec, 0.0018/0 sec, 0.001814/0 sec, 0.001819/0 sec, 0.001752/0 sec, 0.001775/0 sec, 0.037875/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.018708/0 sec (0.001958/0.001958 sec, 0.001472/0.001472 sec, 0.001504/0.001504 sec, 0.001484/0.001484 sec, 0.001544/0.001544 sec, 0.001505/0.001505 sec, 0.001523/0.001523 sec, 0.001527/0.001527 sec, 0.001471/0.001471 sec, 0.001489/0.001489 sec, 0.003231/0.003231 sec )
[LOG] Total clause minimization time: 0.034331/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.034331/0.034331 sec )
[LOG] Total clause size reduction: 22 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22 --> 0 )
[LOG] Average clause size reduction: 1.83333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0 )
[LOG] Overall execution time: 0.063511 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.179192 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.170795/0 sec (0.005529/0 sec, 0.004544/0 sec, 0.004674/0 sec, 0.004529/0 sec, 0.004514/0 sec, 0.004557/0 sec, 0.004576/0 sec, 0.004513/0 sec, 0.004581/0 sec, 0.004604/0 sec, 0.004543/0 sec, 0.004472/0 sec, 0.115159/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.055072/0 sec (0.004642/0.004642 sec, 0.003841/0.003841 sec, 0.00397/0.00397 sec, 0.003794/0.003794 sec, 0.003763/0.003763 sec, 0.003854/0.003854 sec, 0.003858/0.003858 sec, 0.003801/0.003801 sec, 0.003882/0.003882 sec, 0.003837/0.003837 sec, 0.003834/0.003834 sec, 0.003767/0.003767 sec, 0.008229/0.008229 sec )
[LOG] Total clause minimization time: 0.106201/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.106201/0.106201 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.18669 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.103797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.098431/0 sec (0.003416/0 sec, 0.00266/0 sec, 0.002641/0 sec, 0.002606/0 sec, 0.002702/0 sec, 0.00272/0 sec, 0.002662/0 sec, 0.002662/0 sec, 0.002645/0 sec, 0.002608/0 sec, 0.002636/0 sec, 0.002647/0 sec, 0.065826/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.032062/0 sec (0.002849/0.002849 sec, 0.002239/0.002239 sec, 0.002215/0.002215 sec, 0.002187/0.002187 sec, 0.002279/0.002279 sec, 0.002276/0.002276 sec, 0.00223/0.00223 sec, 0.002217/0.002217 sec, 0.002222/0.002222 sec, 0.002184/0.002184 sec, 0.002173/0.002173 sec, 0.002226/0.002226 sec, 0.004765/0.004765 sec )
[LOG] Total clause minimization time: 0.060603/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.060603/0.060603 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.108979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.303449 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.290812/1 sec (0.00819/0 sec, 0.006722/0 sec, 0.006785/0 sec, 0.006818/0 sec, 0.006734/0 sec, 0.006772/0 sec, 0.00685/0 sec, 0.006736/0 sec, 0.006602/0 sec, 0.006354/0 sec, 0.006296/0 sec, 0.006694/0 sec, 0.006881/0 sec, 0.006701/0 sec, 0.195677/1 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.092342/0 sec (0.00696/0.00696 sec, 0.005697/0.005697 sec, 0.005746/0.005746 sec, 0.005742/0.005742 sec, 0.005701/0.005701 sec, 0.005739/0.005739 sec, 0.005833/0.005833 sec, 0.005685/0.005685 sec, 0.005565/0.005565 sec, 0.005329/0.005329 sec, 0.005282/0.005282 sec, 0.00565/0.00565 sec, 0.005802/0.005802 sec, 0.00567/0.00567 sec, 0.011941/0.011941 sec )
[LOG] Total clause minimization time: 0.182586/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.182586/0.182586 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.314669 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.16613 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.158632/0 sec (0.004684/0 sec, 0.003589/0 sec, 0.003639/0 sec, 0.003611/0 sec, 0.003811/0 sec, 0.003734/0 sec, 0.003665/0 sec, 0.003694/0 sec, 0.003644/0 sec, 0.003707/0 sec, 0.003684/0 sec, 0.003592/0 sec, 0.003645/0 sec, 0.003597/0 sec, 0.106336/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.050622/0 sec (0.003938/0.003938 sec, 0.003018/0.003018 sec, 0.003064/0.003064 sec, 0.003033/0.003033 sec, 0.003203/0.003203 sec, 0.003126/0.003126 sec, 0.003069/0.003069 sec, 0.003106/0.003106 sec, 0.003046/0.003046 sec, 0.003114/0.003114 sec, 0.003096/0.003096 sec, 0.003004/0.003004 sec, 0.003049/0.003049 sec, 0.002998/0.002998 sec, 0.006758/0.006758 sec )
[LOG] Total clause minimization time: 0.098918/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.098918/0.098918 sec )
[LOG] Total clause size reduction: 30 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30 --> 0 )
[LOG] Average clause size reduction: 1.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0 )
[LOG] Overall execution time: 0.173159 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.506299 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.487929/1 sec (0.011126/0 sec, 0.010343/0 sec, 0.009898/0 sec, 0.010168/0 sec, 0.009421/0 sec, 0.009734/0 sec, 0.009985/0 sec, 0.009483/0 sec, 0.009569/0 sec, 0.009374/0 sec, 0.009433/0 sec, 0.009776/0 sec, 0.009838/0 sec, 0.009979/0 sec, 0.009564/0 sec, 0.009564/0 sec, 0.330674/1 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.153932/0 sec (0.00946/0.00946 sec, 0.008992/0.008992 sec, 0.008497/0.008497 sec, 0.008796/0.008796 sec, 0.008056/0.008056 sec, 0.008363/0.008363 sec, 0.008601/0.008601 sec, 0.008067/0.008067 sec, 0.008168/0.008168 sec, 0.007963/0.007963 sec, 0.008093/0.008093 sec, 0.008337/0.008337 sec, 0.008453/0.008453 sec, 0.00857/0.00857 sec, 0.008168/0.008168 sec, 0.008185/0.008185 sec, 0.019163/0.019163 sec )
[LOG] Total clause minimization time: 0.309893/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.309893/0.309893 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.522465 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.259067 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.248247/0 sec (0.006697/0 sec, 0.005293/0 sec, 0.005092/0 sec, 0.00507/0 sec, 0.005119/0 sec, 0.005357/0 sec, 0.005396/0 sec, 0.00521/0 sec, 0.005249/0 sec, 0.00505/0 sec, 0.005072/0 sec, 0.005218/0 sec, 0.005307/0 sec, 0.005211/0 sec, 0.005227/0 sec, 0.005154/0 sec, 0.163525/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.080656/0 sec (0.005634/0.005634 sec, 0.00444/0.00444 sec, 0.004281/0.004281 sec, 0.004265/0.004265 sec, 0.004308/0.004308 sec, 0.004548/0.004548 sec, 0.004528/0.004528 sec, 0.004412/0.004412 sec, 0.004403/0.004403 sec, 0.004233/0.004233 sec, 0.004292/0.004292 sec, 0.004419/0.004419 sec, 0.004481/0.004481 sec, 0.004403/0.004403 sec, 0.004392/0.004392 sec, 0.004304/0.004304 sec, 0.009313/0.009313 sec )
[LOG] Total clause minimization time: 0.153307/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.153307/0.153307 sec )
[LOG] Total clause size reduction: 34 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17 --> 0 )
[LOG] Overall execution time: 0.269177 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.825106 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.799459/0 sec (0.017007/0 sec, 0.014041/0 sec, 0.013854/0 sec, 0.014396/0 sec, 0.014954/0 sec, 0.013218/0 sec, 0.014202/0 sec, 0.013854/0 sec, 0.014491/0 sec, 0.01479/0 sec, 0.01414/0 sec, 0.014318/0 sec, 0.014528/0 sec, 0.014086/0 sec, 0.014486/0 sec, 0.014141/0 sec, 0.014228/0 sec, 0.015034/0 sec, 0.539691/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.255375/0 sec (0.014798/0.014798 sec, 0.012336/0.012336 sec, 0.012091/0.012091 sec, 0.012564/0.012564 sec, 0.013181/0.013181 sec, 0.011479/0.011479 sec, 0.01249/0.01249 sec, 0.012023/0.012023 sec, 0.012784/0.012784 sec, 0.013079/0.013079 sec, 0.012449/0.012449 sec, 0.012515/0.012515 sec, 0.012743/0.012743 sec, 0.012226/0.012226 sec, 0.012705/0.012705 sec, 0.012396/0.012396 sec, 0.012416/0.012416 sec, 0.013237/0.013237 sec, 0.027863/0.027863 sec )
[LOG] Total clause minimization time: 0.509862/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.509862/0.509862 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 0.847061 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.99 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.371369 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.356592/0 sec (0.008382/0 sec, 0.006909/0 sec, 0.006816/0 sec, 0.006917/0 sec, 0.006699/0 sec, 0.006827/0 sec, 0.006882/0 sec, 0.006884/0 sec, 0.00696/0 sec, 0.00673/0 sec, 0.006925/0 sec, 0.006801/0 sec, 0.006881/0 sec, 0.006866/0 sec, 0.006823/0 sec, 0.006781/0 sec, 0.006896/0 sec, 0.006742/0 sec, 0.231871/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.118085/0 sec (0.007142/0.007142 sec, 0.005883/0.005883 sec, 0.00581/0.00581 sec, 0.005896/0.005896 sec, 0.005663/0.005663 sec, 0.005783/0.005783 sec, 0.005847/0.005847 sec, 0.005854/0.005854 sec, 0.005905/0.005905 sec, 0.005727/0.005727 sec, 0.005871/0.005871 sec, 0.005765/0.005765 sec, 0.005802/0.005802 sec, 0.005805/0.005805 sec, 0.005793/0.005793 sec, 0.005744/0.005744 sec, 0.00586/0.00586 sec, 0.005688/0.005688 sec, 0.012247/0.012247 sec )
[LOG] Total clause minimization time: 0.218443/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.218443/0.218443 sec )
[LOG] Total clause size reduction: 38 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38 --> 0 )
[LOG] Average clause size reduction: 1.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0 )
[LOG] Overall execution time: 0.38465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 1.27163 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.23801/1 sec (0.021982/0 sec, 0.019778/0 sec, 0.019061/0 sec, 0.018664/0 sec, 0.018637/0 sec, 0.019219/0 sec, 0.01813/0 sec, 0.018425/0 sec, 0.01885/0 sec, 0.018994/0 sec, 0.018697/0 sec, 0.01897/0 sec, 0.018785/0 sec, 0.018817/0 sec, 0.018911/0 sec, 0.018562/0 sec, 0.020205/0 sec, 0.020691/0 sec, 0.021368/0 sec, 0.020283/0 sec, 0.850976/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.382706/0 sec (0.019263/0.019263 sec, 0.017504/0.017504 sec, 0.016783/0.016783 sec, 0.016458/0.016458 sec, 0.016368/0.016368 sec, 0.016989/0.016989 sec, 0.015946/0.015946 sec, 0.016192/0.016192 sec, 0.01657/0.01657 sec, 0.016794/0.016794 sec, 0.016483/0.016483 sec, 0.016758/0.016758 sec, 0.016564/0.016564 sec, 0.016557/0.016557 sec, 0.016641/0.016641 sec, 0.016357/0.016357 sec, 0.017849/0.017849 sec, 0.018422/0.018422 sec, 0.01904/0.01904 sec, 0.018033/0.018033 sec, 0.041135/0.041135 sec )
[LOG] Total clause minimization time: 0.80729/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.80729/0.80729 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 1.30104 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.45 sec (Real time) / 1.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.575941 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.555351/1 sec (0.011344/0 sec, 0.009408/0 sec, 0.009405/0 sec, 0.009393/0 sec, 0.009409/0 sec, 0.00934/0 sec, 0.009194/0 sec, 0.009383/0 sec, 0.009153/0 sec, 0.009165/0 sec, 0.009641/0 sec, 0.009517/0 sec, 0.009326/0 sec, 0.009174/0 sec, 0.009543/0 sec, 0.009521/0 sec, 0.009083/0 sec, 0.009486/0 sec, 0.009422/0 sec, 0.009421/0 sec, 0.366023/1 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.180827/0 sec (0.009742/0.009742 sec, 0.008062/0.008062 sec, 0.008106/0.008106 sec, 0.008092/0.008092 sec, 0.008092/0.008092 sec, 0.008073/0.008073 sec, 0.007916/0.007916 sec, 0.008111/0.008111 sec, 0.007923/0.007923 sec, 0.007828/0.007828 sec, 0.008355/0.008355 sec, 0.008217/0.008217 sec, 0.008057/0.008057 sec, 0.007871/0.007871 sec, 0.00821/0.00821 sec, 0.00823/0.00823 sec, 0.007835/0.007835 sec, 0.008177/0.008177 sec, 0.008162/0.008162 sec, 0.008103/0.008103 sec, 0.017665/0.017665 sec )
[LOG] Total clause minimization time: 0.346914/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.346914/0.346914 sec )
[LOG] Total clause size reduction: 42 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42 --> 0 )
[LOG] Average clause size reduction: 1.90909 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0 )
[LOG] Overall execution time: 0.59399 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.88383 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.84086/2 sec (0.028275/0 sec, 0.025307/0 sec, 0.02548/0 sec, 0.025591/0 sec, 0.025238/0 sec, 0.025367/0 sec, 0.027261/0 sec, 0.028314/0 sec, 0.02737/0 sec, 0.028043/0 sec, 0.028248/0 sec, 0.027833/0 sec, 0.027242/0 sec, 0.028815/0 sec, 0.027778/0 sec, 0.027135/1 sec, 0.027233/0 sec, 0.026988/0 sec, 0.026311/0 sec, 0.025549/0 sec, 0.025669/0 sec, 0.026138/0 sec, 1.24968/1 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.581745/0 sec (0.02505/0.02505 sec, 0.022661/0.022661 sec, 0.022827/0.022827 sec, 0.022968/0.022968 sec, 0.022623/0.022623 sec, 0.022707/0.022707 sec, 0.024565/0.024565 sec, 0.02557/0.02557 sec, 0.024545/0.024545 sec, 0.025197/0.025197 sec, 0.025518/0.025518 sec, 0.025112/0.025112 sec, 0.024481/0.024481 sec, 0.02605/0.02605 sec, 0.025017/0.025017 sec, 0.024325/0.024325 sec, 0.024422/0.024422 sec, 0.024218/0.024218 sec, 0.023551/0.023551 sec, 0.022782/0.022782 sec, 0.02294/0.02294 sec, 0.023451/0.023451 sec, 0.051165/0.051165 sec )
[LOG] Total clause minimization time: 1.1956/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1956/1.1956 sec )
[LOG] Total clause size reduction: 46 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Overall execution time: 1.92169 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 2.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.834443 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.809411/1 sec (0.014673/0 sec, 0.012497/0 sec, 0.013071/0 sec, 0.01277/0 sec, 0.012727/0 sec, 0.012301/0 sec, 0.012335/0 sec, 0.011901/0 sec, 0.01167/0 sec, 0.011439/0 sec, 0.011478/1 sec, 0.011821/0 sec, 0.011738/0 sec, 0.011727/0 sec, 0.011571/0 sec, 0.011628/0 sec, 0.011796/0 sec, 0.012/0 sec, 0.011566/0 sec, 0.011544/0 sec, 0.011689/0 sec, 0.01159/0 sec, 0.543879/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.252977/0 sec (0.01266/0.01266 sec, 0.01092/0.01092 sec, 0.011391/0.011391 sec, 0.011228/0.011228 sec, 0.011177/0.011177 sec, 0.010712/0.010712 sec, 0.010784/0.010784 sec, 0.010394/0.010394 sec, 0.010111/0.010111 sec, 0.009878/0.009878 sec, 0.009953/0.009953 sec, 0.01029/0.01029 sec, 0.010178/0.010178 sec, 0.010172/0.010172 sec, 0.010049/0.010049 sec, 0.010087/0.010087 sec, 0.010269/0.010269 sec, 0.010466/0.010466 sec, 0.009989/0.009989 sec, 0.010006/0.010006 sec, 0.010109/0.010109 sec, 0.01002/0.01002 sec, 0.022134/0.022134 sec )
[LOG] Total clause minimization time: 0.520009/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.520009/0.520009 sec )
[LOG] Total clause size reduction: 46 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46 --> 0 )
[LOG] Average clause size reduction: 1.91667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0 )
[LOG] Overall execution time: 0.857484 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.00 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 2.64004 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.58463/2 sec (0.037453/0 sec, 0.034359/0 sec, 0.03325/0 sec, 0.032875/0 sec, 0.033006/0 sec, 0.032692/0 sec, 0.033189/0 sec, 0.032892/0 sec, 0.032409/0 sec, 0.033128/0 sec, 0.033641/0 sec, 0.035953/0 sec, 0.036065/0 sec, 0.0356/0 sec, 0.035449/0 sec, 0.035415/0 sec, 0.036504/0 sec, 0.035315/0 sec, 0.035011/0 sec, 0.034762/0 sec, 0.033463/0 sec, 0.032608/0 sec, 0.033416/0 sec, 0.032631/0 sec, 1.76354/2 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.811508/0 sec (0.033443/0.033443 sec, 0.031035/0.031035 sec, 0.029836/0.029836 sec, 0.029625/0.029625 sec, 0.029638/0.029638 sec, 0.029362/0.029362 sec, 0.029865/0.029865 sec, 0.029627/0.029627 sec, 0.029033/0.029033 sec, 0.029842/0.029842 sec, 0.030378/0.030378 sec, 0.03255/0.03255 sec, 0.032617/0.032617 sec, 0.032267/0.032267 sec, 0.031978/0.031978 sec, 0.031894/0.031894 sec, 0.033032/0.033032 sec, 0.031892/0.031892 sec, 0.031558/0.031558 sec, 0.031339/0.031339 sec, 0.030024/0.030024 sec, 0.029336/0.029336 sec, 0.030071/0.030071 sec, 0.029348/0.029348 sec, 0.071918/0.071918 sec )
[LOG] Total clause minimization time: 1.68797/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.68797/1.68797 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 2.68927 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.84 sec (Real time) / 2.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 1.20287 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.16921/1 sec (0.018913/0 sec, 0.017019/0 sec, 0.017239/0 sec, 0.017113/0 sec, 0.01686/0 sec, 0.017018/0 sec, 0.016437/0 sec, 0.017102/0 sec, 0.016894/0 sec, 0.016645/0 sec, 0.016504/0 sec, 0.016165/0 sec, 0.015137/0 sec, 0.014683/0 sec, 0.015164/0 sec, 0.015763/0 sec, 0.015282/0 sec, 0.015172/0 sec, 0.015248/0 sec, 0.015357/0 sec, 0.014723/0 sec, 0.015296/0 sec, 0.015346/0 sec, 0.015555/0 sec, 0.782576/1 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.371466/0 sec (0.01657/0.01657 sec, 0.01509/0.01509 sec, 0.015357/0.015357 sec, 0.015152/0.015152 sec, 0.014913/0.014913 sec, 0.015104/0.015104 sec, 0.014544/0.014544 sec, 0.015161/0.015161 sec, 0.015023/0.015023 sec, 0.014754/0.014754 sec, 0.014644/0.014644 sec, 0.014265/0.014265 sec, 0.013267/0.013267 sec, 0.012884/0.012884 sec, 0.013358/0.013358 sec, 0.013891/0.013891 sec, 0.013432/0.013432 sec, 0.013285/0.013285 sec, 0.013362/0.013362 sec, 0.013468/0.013468 sec, 0.012856/0.012856 sec, 0.013426/0.013426 sec, 0.013438/0.013438 sec, 0.013637/0.013637 sec, 0.030585/0.030585 sec )
[LOG] Total clause minimization time: 0.749885/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.749885/0.749885 sec )
[LOG] Total clause size reduction: 50 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50 --> 0 )
[LOG] Average clause size reduction: 1.92308 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25 --> 0 )
[LOG] Overall execution time: 1.23215 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.38 sec (Real time) / 1.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 10.1963 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 90 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.1788/10 sec (3.34991/4 sec, 3.22331/3 sec, 1.1784/1 sec, 0.437446/0 sec, 1.21361/2 sec, 0.77614/0 sec )
[LOG] Nr of iterations: 66 (15, 22, 9, 2, 10, 8 )
[LOG] Total clause computation time: 0.810969/0 sec (0.238067/0.238067 sec, 0.292682/0.292682 sec, 0.142852/0.142852 sec, 0.008474/0.008474 sec, 0.094514/0.094514 sec, 0.03438/0.03438 sec )
[LOG] Total clause minimization time: 9.36422/10 sec (3.11114/3.11114 sec, 2.92959/2.92959 sec, 1.03502/1.03502 sec, 0.428587/0.428587 sec, 1.11859/1.11859 sec, 0.741281/0.741281 sec )
[LOG] Total clause size reduction: 1500 --> 143 (350 --> 30, 525 --> 58, 200 --> 20, 25 --> 0, 225 --> 21, 175 --> 14 )
[LOG] Average clause size reduction: 22.7273 --> 2.16667 (23.3333 --> 2, 23.8636 --> 2.63636, 22.2222 --> 2.22222, 12.5 --> 0, 22.5 --> 2.1, 21.875 --> 1.75 )
[LOG] Overall execution time: 10.1983 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.37 sec (Real time) / 10.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 255 5 21 1 224
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 137.564 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 281 new AND gates.
[LOG] Size before ABC: 542 AND gates.
[LOG] Size after ABC: 281 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 137.514/138 sec (37.6818/38 sec, 25.2598/25 sec, 15.5961/16 sec, 15.9225/16 sec, 17.8102/17 sec, 20.0536/20 sec, 5.18985/6 sec )
[LOG] Nr of iterations: 169 (24, 27, 23, 27, 25, 35, 8 )
[LOG] Total clause computation time: 16.367/17 sec (3.49573/3.49573 sec, 5.85464/5.85464 sec, 2.06223/2.06223 sec, 2.40875/2.40875 sec, 0.72536/0.72536 sec, 1.57468/1.57468 sec, 0.245584/0.245584 sec )
[LOG] Total clause minimization time: 121.127/121 sec (34.1835/34.1835 sec, 19.4024/19.4024 sec, 13.5312/13.5312 sec, 13.5107/13.5107 sec, 17.0816/17.0816 sec, 18.4747/18.4747 sec, 4.94265/4.94265 sec )
[LOG] Total clause size reduction: 4698 --> 542 (667 --> 72, 754 --> 85, 638 --> 82, 754 --> 98, 696 --> 69, 986 --> 125, 203 --> 11 )
[LOG] Average clause size reduction: 27.7988 --> 3.2071 (27.7917 --> 3, 27.9259 --> 3.14815, 27.7391 --> 3.56522, 27.9259 --> 3.62963, 27.84 --> 2.76, 28.1714 --> 3.57143, 25.375 --> 1.375 )
[LOG] Overall execution time: 137.567 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 137.93 sec (Real time) / 137.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 487 6 24 1 450
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1191.68 sec CPU time.
[LOG] Relation determinization time: 1194 sec real time.
[LOG] Final circuit size: 550 new AND gates.
[LOG] Size before ABC: 1060 AND gates.
[LOG] Size after ABC: 550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1191.56/1193 sec (550.212/551 sec, 157.782/158 sec, 99.4014/100 sec, 89.3317/89 sec, 47.1366/47 sec, 36.648/37 sec, 93.7761/94 sec, 93.7087/94 sec, 23.5615/23 sec )
[LOG] Nr of iterations: 257 (41, 27, 22, 28, 19, 7, 63, 43, 7 )
[LOG] Total clause computation time: 169.311/167 sec (70.7949/70.7949 sec, 40.007/40.007 sec, 15.6277/15.6277 sec, 7.62363/7.62363 sec, 3.52474/3.52474 sec, 4.64439/4.64439 sec, 14.273/14.273 sec, 11.7683/11.7683 sec, 1.04753/1.04753 sec )
[LOG] Total clause minimization time: 1022.15/1026 sec (479.397/479.397 sec, 117.764/117.764 sec, 83.7639/83.7639 sec, 81.6988/81.6988 sec, 43.6079/43.6079 sec, 32.0002/32.0002 sec, 79.4873/79.4873 sec, 81.9263/81.9263 sec, 22.5093/22.5093 sec )
[LOG] Total clause size reduction: 7936 --> 1060 (1280 --> 166, 832 --> 100, 672 --> 74, 864 --> 94, 576 --> 70, 192 --> 14, 1984 --> 348, 1344 --> 184, 192 --> 10 )
[LOG] Average clause size reduction: 30.8794 --> 4.12451 (31.2195 --> 4.04878, 30.8148 --> 3.7037, 30.5455 --> 3.36364, 30.8571 --> 3.35714, 30.3158 --> 3.68421, 27.4286 --> 2, 31.4921 --> 5.52381, 31.2558 --> 4.27907, 27.4286 --> 1.42857 )
[LOG] Overall execution time: 1191.68 sec CPU time.
[LOG] Overall execution time: 1194 sec real time.
Synthesis time: 1193.39 sec (Real time) / 1190.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.06 sec (Real time) / 3.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 795 7 27 1 752
=====================  genbuf4c3y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9972.50 sec (User CPU time)
Timeout: 1
=====================  genbuf5c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.36 sec (User CPU time)
Timeout: 1
=====================  genbuf6c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9985.94 sec (User CPU time)
Timeout: 1
=====================  genbuf7c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9984.57 sec (User CPU time)
Timeout: 1
=====================  genbuf8c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9986.27 sec (User CPU time)
Timeout: 1
=====================  genbuf9c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9988.54 sec (User CPU time)
Timeout: 1
=====================  genbuf10c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.21 sec (User CPU time)
Timeout: 1
=====================  genbuf11c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9987.91 sec (User CPU time)
Timeout: 1
=====================  genbuf12c3y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9987.05 sec (User CPU time)
Timeout: 1
=====================  genbuf13c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9985.20 sec (User CPU time)
Timeout: 1
=====================  genbuf14c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9976.50 sec (User CPU time)
Timeout: 1
=====================  genbuf15c3y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9979.42 sec (User CPU time)
Timeout: 1
=====================  genbuf16c3y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9983.84 sec (User CPU time)
Timeout: 1
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 10.6848 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 90 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.6705/11 sec (3.89781/4 sec, 2.49113/3 sec, 1.59569/1 sec, 0.379644/1 sec, 1.61217/1 sec, 0.69408/1 sec )
[LOG] Nr of iterations: 69 (17, 16, 13, 2, 14, 7 )
[LOG] Total clause computation time: 0.785736/1 sec (0.222698/0.222698 sec, 0.241081/0.241081 sec, 0.185766/0.185766 sec, 0.009282/0.009282 sec, 0.10257/0.10257 sec, 0.024339/0.024339 sec )
[LOG] Total clause minimization time: 9.88123/10 sec (3.67426/3.67426 sec, 2.24934/2.24934 sec, 1.40936/1.40936 sec, 0.369962/0.369962 sec, 1.50903/1.50903 sec, 0.669275/0.669275 sec )
[LOG] Total clause size reduction: 1701 --> 162 (432 --> 41, 405 --> 38, 324 --> 39, 27 --> 0, 351 --> 35, 162 --> 9 )
[LOG] Average clause size reduction: 24.6522 --> 2.34783 (25.4118 --> 2.41176, 25.3125 --> 2.375, 24.9231 --> 3, 13.5 --> 0, 25.0714 --> 2.5, 23.1429 --> 1.28571 )
[LOG] Overall execution time: 10.6873 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.87 sec (Real time) / 10.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 264 5 23 1 231
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 94.2537 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 245 new AND gates.
[LOG] Size before ABC: 496 AND gates.
[LOG] Size after ABC: 245 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 94.2276/95 sec (33.4089/34 sec, 12.2245/12 sec, 9.38426/10 sec, 10.3909/10 sec, 14.326/14 sec, 12.139/13 sec, 2.35404/2 sec )
[LOG] Nr of iterations: 160 (25, 16, 19, 26, 30, 36, 8 )
[LOG] Total clause computation time: 6.87186/6 sec (1.12576/1.12576 sec, 2.5603/2.5603 sec, 1.07205/1.07205 sec, 0.79635/0.79635 sec, 0.485633/0.485633 sec, 0.745903/0.745903 sec, 0.085865/0.085865 sec )
[LOG] Total clause minimization time: 87.3426/89 sec (32.2813/32.2813 sec, 9.66293/9.66293 sec, 8.31069/8.31069 sec, 9.59256/9.59256 sec, 13.838/13.838 sec, 11.39/11.39 sec, 2.26703/2.26703 sec )
[LOG] Total clause size reduction: 4743 --> 496 (744 --> 74, 465 --> 39, 558 --> 64, 775 --> 90, 899 --> 87, 1085 --> 130, 217 --> 12 )
[LOG] Average clause size reduction: 29.6438 --> 3.1 (29.76 --> 2.96, 29.0625 --> 2.4375, 29.3684 --> 3.36842, 29.8077 --> 3.46154, 29.9667 --> 2.9, 30.1389 --> 3.61111, 27.125 --> 1.5 )
[LOG] Overall execution time: 94.2565 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.61 sec (Real time) / 94.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 458 6 26 1 419
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1139.64 sec CPU time.
[LOG] Relation determinization time: 1142 sec real time.
[LOG] Final circuit size: 973 new AND gates.
[LOG] Size before ABC: 1981 AND gates.
[LOG] Size after ABC: 973 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1139.59/1141 sec (370.666/371 sec, 170.992/172 sec, 106.329/106 sec, 117.721/118 sec, 61.5309/62 sec, 35.8746/35 sec, 148.949/150 sec, 116.15/116 sec, 11.3742/11 sec )
[LOG] Nr of iterations: 408 (24, 25, 34, 44, 39, 10, 151, 74, 7 )
[LOG] Total clause computation time: 166.621/168 sec (73.9595/73.9595 sec, 28.4664/28.4664 sec, 6.35431/6.35431 sec, 8.25148/8.25148 sec, 3.40116/3.40116 sec, 3.44758/3.44758 sec, 30.8673/30.8673 sec, 11.1143/11.1143 sec, 0.758953/0.758953 sec )
[LOG] Total clause minimization time: 972.908/973 sec (296.702/296.702 sec, 142.522/142.522 sec, 99.9702/99.9702 sec, 109.464/109.464 sec, 58.1251/58.1251 sec, 32.4242/32.4242 sec, 118.065/118.065 sec, 105.024/105.024 sec, 10.613/10.613 sec )
[LOG] Total clause size reduction: 13965 --> 1981 (805 --> 88, 840 --> 91, 1155 --> 117, 1505 --> 157, 1330 --> 153, 315 --> 26, 5250 --> 1006, 2555 --> 334, 210 --> 9 )
[LOG] Average clause size reduction: 34.2279 --> 4.85539 (33.5417 --> 3.66667, 33.6 --> 3.64, 33.9706 --> 3.44118, 34.2045 --> 3.56818, 34.1026 --> 3.92308, 31.5 --> 2.6, 34.7682 --> 6.66225, 34.527 --> 4.51351, 30 --> 1.28571 )
[LOG] Overall execution time: 1139.65 sec CPU time.
[LOG] Overall execution time: 1142 sec real time.
Synthesis time: 1141.53 sec (Real time) / 1139.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.74 sec (Real time) / 3.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 1227 7 30 1 1181
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 6577.5 sec CPU time.
[LOG] Relation determinization time: 6589 sec real time.
[LOG] Final circuit size: 1460 new AND gates.
[LOG] Size before ABC: 3263 AND gates.
[LOG] Size after ABC: 1460 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6577.43/6589 sec (1255.85/1258 sec, 1464.21/1467 sec, 1323.71/1326 sec, 804.229/805 sec, 699.841/701 sec, 303.766/305 sec, 238.794/239 sec, 93.7365/94 sec, 238.447/239 sec, 154.835/155 sec )
[LOG] Nr of iterations: 667 (6, 51, 53, 87, 76, 124, 29, 25, 91, 125 )
[LOG] Total clause computation time: 450.232/455 sec (132.95/132.95 sec, 99.7936/99.7936 sec, 24.6037/24.6037 sec, 42.5751/42.5751 sec, 39.1376/39.1376 sec, 21.4798/21.4798 sec, 27.8877/27.8877 sec, 24.5655/24.5655 sec, 26.9996/26.9996 sec, 10.2396/10.2396 sec )
[LOG] Total clause minimization time: 6127.07/6134 sec (1122.9/1122.9 sec, 1364.41/1364.41 sec, 1299.1/1299.1 sec, 761.642/761.642 sec, 660.689/660.689 sec, 282.269/282.269 sec, 210.893/210.893 sec, 69.1645/69.1645 sec, 211.426/211.426 sec, 144.575/144.575 sec )
[LOG] Total clause size reduction: 25623 --> 3263 (195 --> 8, 1950 --> 193, 2028 --> 203, 3354 --> 408, 2925 --> 347, 4797 --> 779, 1092 --> 129, 936 --> 118, 3510 --> 424, 4836 --> 654 )
[LOG] Average clause size reduction: 38.4153 --> 4.89205 (32.5 --> 1.33333, 38.2353 --> 3.78431, 38.2642 --> 3.83019, 38.5517 --> 4.68966, 38.4868 --> 4.56579, 38.6855 --> 6.28226, 37.6552 --> 4.44828, 37.44 --> 4.72, 38.5714 --> 4.65934, 38.688 --> 5.232 )
[LOG] Overall execution time: 6577.5 sec CPU time.
[LOG] Overall execution time: 6589 sec real time.
Synthesis time: 6589.13 sec (Real time) / 6575.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.77 sec (Real time) / 8.71 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 1756 8 33 1 1705
=====================  genbuf5b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9983.86 sec (User CPU time)
Timeout: 1
=====================  genbuf6b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9987.62 sec (User CPU time)
Timeout: 1
=====================  genbuf7b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9987.37 sec (User CPU time)
Timeout: 1
=====================  genbuf8b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9987.31 sec (User CPU time)
Timeout: 1
=====================  genbuf9b4y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9986.86 sec (User CPU time)
Timeout: 1
=====================  genbuf10b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9989.66 sec (User CPU time)
Timeout: 1
=====================  genbuf11b4y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9988.10 sec (User CPU time)
Timeout: 1
=====================  genbuf12b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9988.52 sec (User CPU time)
Timeout: 1
=====================  genbuf13b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9986.80 sec (User CPU time)
Timeout: 1
=====================  genbuf14b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9987.94 sec (User CPU time)
Timeout: 1
=====================  genbuf15b4y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9988.46 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9989.65 sec (User CPU time)
Timeout: 1
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 9.16499 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 148 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.15201/9 sec (3.16488/3 sec, 2.03366/2 sec, 1.26771/1 sec, 0.401781/1 sec, 1.65121/1 sec, 0.632773/1 sec )
[LOG] Nr of iterations: 67 (16, 15, 11, 2, 15, 8 )
[LOG] Total clause computation time: 0.691077/3 sec (0.235555/0.235555 sec, 0.233805/0.233805 sec, 0.105921/0.105921 sec, 0.008599/0.008599 sec, 0.083407/0.083407 sec, 0.02379/0.02379 sec )
[LOG] Total clause minimization time: 8.45797/6 sec (2.92864/2.92864 sec, 1.79921/1.79921 sec, 1.16135/1.16135 sec, 0.392864/0.392864 sec, 1.5673/1.5673 sec, 0.608607/0.608607 sec )
[LOG] Total clause size reduction: 1647 --> 147 (405 --> 34, 378 --> 32, 270 --> 29, 27 --> 0, 378 --> 40, 189 --> 12 )
[LOG] Average clause size reduction: 24.5821 --> 2.19403 (25.3125 --> 2.125, 25.2 --> 2.13333, 24.5455 --> 2.63636, 13.5 --> 0, 25.2 --> 2.66667, 23.625 --> 1.5 )
[LOG] Overall execution time: 9.16696 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.33 sec (Real time) / 9.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 253 5 23 1 220
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 136.659 sec CPU time.
[LOG] Relation determinization time: 137 sec real time.
[LOG] Final circuit size: 340 new AND gates.
[LOG] Size before ABC: 674 AND gates.
[LOG] Size after ABC: 340 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 136.63/137 sec (54.6155/55 sec, 21.428/22 sec, 11.4476/11 sec, 12.7732/13 sec, 14.0058/14 sec, 19.7043/20 sec, 2.65544/2 sec )
[LOG] Nr of iterations: 196 (40, 25, 15, 30, 28, 51, 7 )
[LOG] Total clause computation time: 13.691/18 sec (4.47542/4.47542 sec, 4.51461/4.51461 sec, 0.833839/0.833839 sec, 0.978401/0.978401 sec, 0.582148/0.582148 sec, 2.20122/2.20122 sec, 0.105334/0.105334 sec )
[LOG] Total clause minimization time: 122.925/119 sec (50.1378/50.1378 sec, 16.9117/16.9117 sec, 10.6124/10.6124 sec, 11.7926/11.7926 sec, 13.4216/13.4216 sec, 17.4995/17.4995 sec, 2.54904/2.54904 sec )
[LOG] Total clause size reduction: 5859 --> 674 (1209 --> 137, 744 --> 77, 434 --> 41, 899 --> 111, 837 --> 90, 1550 --> 209, 186 --> 9 )
[LOG] Average clause size reduction: 29.8929 --> 3.43878 (30.225 --> 3.425, 29.76 --> 3.08, 28.9333 --> 2.73333, 29.9667 --> 3.7, 29.8929 --> 3.21429, 30.3922 --> 4.09804, 26.5714 --> 1.28571 )
[LOG] Overall execution time: 136.661 sec CPU time.
[LOG] Overall execution time: 137 sec real time.
Synthesis time: 137.00 sec (Real time) / 136.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.80 sec (Real time) / 1.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 547 6 26 1 508
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1851.84 sec CPU time.
[LOG] Relation determinization time: 1855 sec real time.
[LOG] Final circuit size: 1079 new AND gates.
[LOG] Size before ABC: 2128 AND gates.
[LOG] Size after ABC: 1079 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1851.77/1854 sec (751.425/753 sec, 277.133/277 sec, 169.849/170 sec, 188.798/189 sec, 83.2043/83 sec, 46.5553/47 sec, 158.935/159 sec, 163.986/164 sec, 11.8877/12 sec )
[LOG] Nr of iterations: 438 (49, 41, 38, 41, 37, 7, 121, 98, 6 )
[LOG] Total clause computation time: 223.449/233 sec (91.5976/91.5976 sec, 45.3648/45.3648 sec, 15.6958/15.6958 sec, 11.3743/11.3743 sec, 6.70576/6.70576 sec, 6.28703/6.28703 sec, 28.6991/28.6991 sec, 17.0964/17.0964 sec, 0.628297/0.628297 sec )
[LOG] Total clause minimization time: 1628.23/1621 sec (659.811/659.811 sec, 231.754/231.754 sec, 154.146/154.146 sec, 177.415/177.415 sec, 76.4929/76.4929 sec, 40.2618/40.2618 sec, 130.217/130.217 sec, 146.873/146.873 sec, 11.2575/11.2575 sec )
[LOG] Total clause size reduction: 15015 --> 2128 (1680 --> 185, 1400 --> 178, 1295 --> 136, 1400 --> 176, 1260 --> 160, 210 --> 15, 4200 --> 749, 3395 --> 521, 175 --> 8 )
[LOG] Average clause size reduction: 34.2808 --> 4.85845 (34.2857 --> 3.77551, 34.1463 --> 4.34146, 34.0789 --> 3.57895, 34.1463 --> 4.29268, 34.0541 --> 4.32432, 30 --> 2.14286, 34.7107 --> 6.19008, 34.6429 --> 5.31633, 29.1667 --> 1.33333 )
[LOG] Overall execution time: 1851.84 sec CPU time.
[LOG] Overall execution time: 1855 sec real time.
Synthesis time: 1854.16 sec (Real time) / 1851.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.83 sec (Real time) / 7.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 1325 7 30 1 1279
=====================  genbuf4f4y.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9982.73 sec (User CPU time)
Timeout: 1
=====================  genbuf5f5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9987.72 sec (User CPU time)
Timeout: 1
=====================  genbuf6f6y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.64 sec (User CPU time)
Timeout: 1
=====================  genbuf7f7y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9980.25 sec (User CPU time)
Timeout: 1
=====================  genbuf8f8y.aag =====================
Synthesis time: 10000.13 sec (Real time) / 9979.52 sec (User CPU time)
Timeout: 1
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.36 sec (Real time) / 9980.29 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 257.25 sec (Real time) / 251.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 475.474 sec CPU time.
[LOG] Relation determinization time: 476 sec real time.
[LOG] Final circuit size: 712 new AND gates.
[LOG] Size before ABC: 1580 AND gates.
[LOG] Size after ABC: 711 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 475.437/476 sec (65.9899/66 sec, 39.2953/39 sec, 106.211/107 sec, 23.8543/24 sec, 118.387/118 sec, 25.8959/26 sec, 60.0148/60 sec, 35.7889/36 sec )
[LOG] Nr of iterations: 295 (7, 6, 65, 6, 80, 9, 43, 79 )
[LOG] Total clause computation time: 181.584/180 sec (26.0388/26.0388 sec, 30.738/30.738 sec, 30.2555/30.2555 sec, 7.68859/7.68859 sec, 25.0765/25.0765 sec, 12.5993/12.5993 sec, 45.9208/45.9208 sec, 3.26655/3.26655 sec )
[LOG] Total clause minimization time: 293.825/296 sec (39.9489/39.9489 sec, 8.55654/8.55654 sec, 75.9516/75.9516 sec, 16.1648/16.1648 sec, 93.3047/93.3047 sec, 13.2952/13.2952 sec, 14.0875/14.0875 sec, 32.5161/32.5161 sec )
[LOG] Total clause size reduction: 9471 --> 1580 (198 --> 12, 165 --> 26, 2112 --> 359, 165 --> 8, 2607 --> 429, 264 --> 25, 1386 --> 310, 2574 --> 411 )
[LOG] Average clause size reduction: 32.1051 --> 5.35593 (28.2857 --> 1.71429, 27.5 --> 4.33333, 32.4923 --> 5.52308, 27.5 --> 1.33333, 32.5875 --> 5.3625, 29.3333 --> 2.77778, 32.2326 --> 7.2093, 32.5823 --> 5.20253 )
[LOG] Overall execution time: 475.476 sec CPU time.
[LOG] Overall execution time: 476 sec real time.
Synthesis time: 476.32 sec (Real time) / 475.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.86 sec (Real time) / 1.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 931 7 28 1 889
=====================  amba3c5y.aag =====================
Synthesis time: 9999.99 sec (Real time) / 9980.90 sec (User CPU time)
Timeout: 1
=====================  amba4c7y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9982.00 sec (User CPU time)
Timeout: 1
=====================  amba5c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9976.91 sec (User CPU time)
Timeout: 1
=====================  amba6c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9982.46 sec (User CPU time)
Timeout: 1
=====================  amba7c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9985.42 sec (User CPU time)
Timeout: 1
=====================  amba8c7y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9976.61 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9971.82 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9976.45 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 1483.88 sec CPU time.
[LOG] Relation determinization time: 1486 sec real time.
[LOG] Final circuit size: 1100 new AND gates.
[LOG] Size before ABC: 2400 AND gates.
[LOG] Size after ABC: 1099 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1483.83/1486 sec (197.501/197 sec, 99.8821/100 sec, 289.463/290 sec, 95.0283/96 sec, 435.869/436 sec, 70.4836/71 sec, 180.661/181 sec, 114.942/115 sec )
[LOG] Nr of iterations: 420 (7, 7, 84, 6, 114, 9, 66, 127 )
[LOG] Total clause computation time: 545.149/538 sec (93.9252/93.9252 sec, 84.624/84.624 sec, 63.2784/63.2784 sec, 24.0281/24.0281 sec, 108.074/108.074 sec, 21.8081/21.8081 sec, 138.027/138.027 sec, 11.3842/11.3842 sec )
[LOG] Total clause minimization time: 938.597/948 sec (103.574/103.574 sec, 15.2569/15.2569 sec, 226.175/226.175 sec, 70.9989/70.9989 sec, 327.765/327.765 sec, 48.6702/48.6702 sec, 42.6124/42.6124 sec, 103.545/103.545 sec )
[LOG] Total clause size reduction: 14832 --> 2400 (216 --> 10, 216 --> 32, 2988 --> 458, 180 --> 8, 4068 --> 636, 288 --> 25, 2340 --> 498, 4536 --> 733 )
[LOG] Average clause size reduction: 35.3143 --> 5.71429 (30.8571 --> 1.42857, 30.8571 --> 4.57143, 35.5714 --> 5.45238, 30 --> 1.33333, 35.6842 --> 5.57895, 32 --> 2.77778, 35.4545 --> 7.54545, 35.7165 --> 5.77165 )
[LOG] Overall execution time: 1483.88 sec CPU time.
[LOG] Overall execution time: 1486 sec real time.
Synthesis time: 1486.87 sec (Real time) / 1483.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.64 sec (Real time) / 3.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1334 7 31 1 1289
=====================  amba3b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9977.09 sec (User CPU time)
Timeout: 1
=====================  amba4b9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9974.60 sec (User CPU time)
Timeout: 1
=====================  amba5b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9976.47 sec (User CPU time)
Timeout: 1
=====================  amba6b5y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9979.18 sec (User CPU time)
Timeout: 1
=====================  amba7b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9973.10 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9976.34 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9985.48 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1950.58 sec CPU time.
[LOG] Relation determinization time: 1953 sec real time.
[LOG] Final circuit size: 1198 new AND gates.
[LOG] Size before ABC: 2473 AND gates.
[LOG] Size after ABC: 1197 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1950.54/1953 sec (347.914/348 sec, 93.6422/94 sec, 358.215/359 sec, 113.305/113 sec, 501.68/502 sec, 86.7063/87 sec, 350.848/351 sec, 98.2272/99 sec )
[LOG] Nr of iterations: 426 (8, 6, 81, 6, 112, 9, 93, 111 )
[LOG] Total clause computation time: 718.007/708 sec (141.719/141.719 sec, 81.9482/81.9482 sec, 67.4034/67.4034 sec, 22.4615/22.4615 sec, 86.8352/86.8352 sec, 27.5681/27.5681 sec, 282.618/282.618 sec, 7.45394/7.45394 sec )
[LOG] Total clause minimization time: 1232.43/1245 sec (206.193/206.193 sec, 11.6931/11.6931 sec, 290.799/290.799 sec, 90.8415/90.8415 sec, 414.813/414.813 sec, 59.1312/59.1312 sec, 68.1986/68.1986 sec, 90.7592/90.7592 sec )
[LOG] Total clause size reduction: 15048 --> 2473 (252 --> 14, 180 --> 26, 2880 --> 436, 180 --> 8, 3996 --> 614, 288 --> 25, 3312 --> 729, 3960 --> 621 )
[LOG] Average clause size reduction: 35.3239 --> 5.80516 (31.5 --> 1.75, 30 --> 4.33333, 35.5556 --> 5.38272, 30 --> 1.33333, 35.6786 --> 5.48214, 32 --> 2.77778, 35.6129 --> 7.83871, 35.6757 --> 5.59459 )
[LOG] Overall execution time: 1950.59 sec CPU time.
[LOG] Overall execution time: 1953 sec real time.
Synthesis time: 1953.34 sec (Real time) / 1949.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.62 sec (Real time) / 3.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1424 7 31 1 1379
=====================  amba3f9y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.94 sec (User CPU time)
Timeout: 1
=====================  amba4f25y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9986.07 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9981.33 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9981.10 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 325.76 sec (Real time) / 317.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.170679 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.165294/1 sec (0.165294/1 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.004685/0 sec (0.004685/0.004685 sec )
[LOG] Total clause minimization time: 0.160234/1 sec (0.160234/0.160234 sec )
[LOG] Total clause size reduction: 102 --> 2 (102 --> 2 )
[LOG] Average clause size reduction: 34 --> 0.666667 (34 --> 0.666667 )
[LOG] Overall execution time: 0.173423 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 332 3 48 1 280
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 5.68888 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.6577/6 sec (5.6577/6 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.07876/0 sec (0.07876/0.07876 sec )
[LOG] Total clause minimization time: 5.57752/6 sec (5.57752/5.57752 sec )
[LOG] Total clause size reduction: 696 --> 8 (696 --> 8 )
[LOG] Average clause size reduction: 77.3333 --> 0.888889 (77.3333 --> 0.888889 )
[LOG] Overall execution time: 5.69364 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.85 sec (Real time) / 5.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 8.40207 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.34014/8 sec (8.34014/8 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.194495/0 sec (0.194495/0.194495 sec )
[LOG] Total clause minimization time: 8.14408/8 sec (8.14408/8.14408 sec )
[LOG] Total clause size reduction: 680 --> 18 (680 --> 18 )
[LOG] Average clause size reduction: 113.333 --> 3 (113.333 --> 3 )
[LOG] Overall execution time: 8.41104 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.58 sec (Real time) / 8.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 885 3 133 1 748
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.488101 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.479279/0 sec (0.479279/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.010107/0 sec (0.010107/0.010107 sec )
[LOG] Total clause minimization time: 0.468577/0 sec (0.468577/0.468577 sec )
[LOG] Total clause size reduction: 201 --> 7 (201 --> 7 )
[LOG] Average clause size reduction: 50.25 --> 1.75 (50.25 --> 1.75 )
[LOG] Overall execution time: 0.491546 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 432 3 64 1 364
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 10.1214 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.0551/10 sec (10.0551/10 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.444395/1 sec (0.444395/0.444395 sec )
[LOG] Total clause minimization time: 9.60927/9 sec (9.60927/9.60927 sec )
[LOG] Total clause size reduction: 690 --> 18 (690 --> 18 )
[LOG] Average clause size reduction: 98.5714 --> 2.57143 (98.5714 --> 2.57143 )
[LOG] Overall execution time: 10.1277 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.29 sec (Real time) / 10.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 730 3 112 1 614
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 7.12803 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.03986/7 sec (7.03986/7 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.106521/0 sec (0.106521/0.106521 sec )
[LOG] Total clause minimization time: 6.9319/7 sec (6.9319/6.9319 sec )
[LOG] Total clause size reduction: 328 --> 11 (328 --> 11 )
[LOG] Average clause size reduction: 109.333 --> 3.66667 (109.333 --> 3.66667 )
[LOG] Overall execution time: 7.13879 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.29 sec (Real time) / 7.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 971 3 161 1 807
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.552132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.543139/0 sec (0.543139/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.011899/0 sec (0.011899/0.011899 sec )
[LOG] Total clause minimization time: 0.530707/0 sec (0.530707/0.530707 sec )
[LOG] Total clause size reduction: 236 --> 6 (236 --> 6 )
[LOG] Average clause size reduction: 47.2 --> 1.2 (47.2 --> 1.2 )
[LOG] Overall execution time: 0.555001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 387 3 56 1 327
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 8.08591 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.03835/8 sec (8.03835/8 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.111879/0 sec (0.111879/0.111879 sec )
[LOG] Total clause minimization time: 7.9251/8 sec (7.9251/7.9251 sec )
[LOG] Total clause size reduction: 707 --> 20 (707 --> 20 )
[LOG] Average clause size reduction: 88.375 --> 2.5 (88.375 --> 2.5 )
[LOG] Overall execution time: 8.09155 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.25 sec (Real time) / 8.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 654 3 98 1 552
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001583 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000439/0 sec (0.000439/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000372/0 sec (0.000372/0.000372 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002504 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.001989 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000659/0 sec (0.000659/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0.000565/0 sec (0.000565/0.000565 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.066382 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.063579/0 sec (0.063579/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002843/0 sec (0.002843/0.002843 sec )
[LOG] Total clause minimization time: 0.060504/0 sec (0.060504/0.060504 sec )
[LOG] Total clause size reduction: 66 --> 3 (66 --> 3 )
[LOG] Average clause size reduction: 22 --> 1 (22 --> 1 )
[LOG] Overall execution time: 0.06785 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 185 1 32 1 151
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.268334 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.260771/0 sec (0.260771/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.005886/0 sec (0.005886/0.005886 sec )
[LOG] Total clause minimization time: 0.254447/0 sec (0.254447/0.254447 sec )
[LOG] Total clause size reduction: 114 --> 3 (114 --> 3 )
[LOG] Average clause size reduction: 38 --> 1 (38 --> 1 )
[LOG] Overall execution time: 0.270869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 311 1 56 1 253
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00515/0 sec (0.002888/0 sec, 0.002262/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.004392/0 sec (0.002471/0.002471 sec, 0.001921/0.001921 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013137 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.018659 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008707/0 sec (0.0048/0 sec, 0.003907/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.007368/0 sec (0.00405/0.00405 sec, 0.003318/0.003318 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024478 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002245/0 sec (0.00135/0 sec, 0.000895/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.001926/0 sec (0.001143/0.001143 sec, 0.000783/0.000783 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006277 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.006649 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003636/0 sec (0.002083/0 sec, 0.001553/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.003071/0 sec (0.001766/0.001766 sec, 0.001305/0.001305 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009461 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.010409 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00888/0 sec (0.00888/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000989/0 sec (0.000989/0.000989 sec )
[LOG] Total clause minimization time: 0.007795/0 sec (0.007795/0.007795 sec )
[LOG] Total clause size reduction: 26 --> 3 (26 --> 3 )
[LOG] Average clause size reduction: 8.66667 --> 1 (8.66667 --> 1 )
[LOG] Overall execution time: 0.011234 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 59 1 12 1 45
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.01281 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010965/0 sec (0.010965/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001112/0 sec (0.001112/0.001112 sec )
[LOG] Total clause minimization time: 0.009742/0 sec (0.009742/0.009742 sec )
[LOG] Total clause size reduction: 22 --> 1 (22 --> 1 )
[LOG] Average clause size reduction: 11 --> 0.5 (11 --> 0.5 )
[LOG] Overall execution time: 0.013972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.281444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.277217/0 sec (0.097752/0 sec, 0.179465/0 sec )
[LOG] Nr of iterations: 7 (2, 5 )
[LOG] Total clause computation time: 0.010255/0 sec (0.004428/0.004428 sec, 0.005827/0.005827 sec )
[LOG] Total clause minimization time: 0.266481/0 sec (0.093076/0.093076 sec, 0.173405/0.173405 sec )
[LOG] Total clause size reduction: 190 --> 14 (38 --> 2, 152 --> 12 )
[LOG] Average clause size reduction: 27.1429 --> 2 (19 --> 1, 30.4 --> 2.4 )
[LOG] Overall execution time: 0.283114 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 204 2 36 1 166
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 1.00381 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.993106/1 sec (0.680586/1 sec, 0.31252/0 sec )
[LOG] Nr of iterations: 5 (2, 3 )
[LOG] Total clause computation time: 0.042486/0 sec (0.035115/0.035115 sec, 0.007371/0.007371 sec )
[LOG] Total clause minimization time: 0.949803/1 sec (0.645047/0.645047 sec, 0.304756/0.304756 sec )
[LOG] Total clause size reduction: 195 --> 8 (65 --> 2, 130 --> 6 )
[LOG] Average clause size reduction: 39 --> 1.6 (32.5 --> 1, 43.3333 --> 2 )
[LOG] Overall execution time: 1.00663 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.15 sec (Real time) / 1.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 338 2 63 1 273
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.379238 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.375953/1 sec (0.241919/0 sec, 0.134034/1 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.014548/1 sec (0.009214/0.009214 sec, 0.005334/0.005334 sec )
[LOG] Total clause minimization time: 0.360892/0 sec (0.232377/0.232377 sec, 0.128515/0.128515 sec )
[LOG] Total clause size reduction: 300 --> 18 (180 --> 8, 120 --> 10 )
[LOG] Average clause size reduction: 25 --> 1.5 (25.7143 --> 1.14286, 24 --> 2 )
[LOG] Overall execution time: 0.380874 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 191 2 28 1 159
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 2.75911 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7502/3 sec (1.84311/2 sec, 0.907088/1 sec )
[LOG] Nr of iterations: 21 (13, 8 )
[LOG] Total clause computation time: 0.06789/0 sec (0.0496/0.0496 sec, 0.01829/0.01829 sec )
[LOG] Total clause minimization time: 2.68106/3 sec (1.79279/1.79279 sec, 0.888263/0.888263 sec )
[LOG] Total clause size reduction: 969 --> 33 (612 --> 17, 357 --> 16 )
[LOG] Average clause size reduction: 46.1429 --> 1.57143 (47.0769 --> 1.30769, 44.625 --> 2 )
[LOG] Overall execution time: 2.76151 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.91 sec (Real time) / 2.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 315 2 49 1 263
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 2.03528 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 35 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.0299/2 sec (0.75416/1 sec, 0.344263/0 sec, 0.93148/1 sec )
[LOG] Nr of iterations: 28 (8, 5, 15 )
[LOG] Total clause computation time: 0.06469/0 sec (0.02244/0.02244 sec, 0.011003/0.011003 sec, 0.031247/0.031247 sec )
[LOG] Total clause minimization time: 1.96381/2 sec (0.731267/0.731267 sec, 0.332919/0.332919 sec, 0.899623/0.899623 sec )
[LOG] Total clause size reduction: 975 --> 52 (273 --> 10, 156 --> 8, 546 --> 34 )
[LOG] Average clause size reduction: 34.8214 --> 1.85714 (34.125 --> 1.25, 31.2 --> 1.6, 36.4 --> 2.26667 )
[LOG] Overall execution time: 2.03732 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.19 sec (Real time) / 2.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 287 3 36 1 245
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 24.8855 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 90 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.8653/25 sec (13.424/14 sec, 6.0917/6 sec, 5.34954/5 sec )
[LOG] Nr of iterations: 45 (20, 11, 14 )
[LOG] Total clause computation time: 0.704138/0 sec (0.450099/0.450099 sec, 0.176061/0.176061 sec, 0.077978/0.077978 sec )
[LOG] Total clause minimization time: 24.1572/25 sec (12.9724/12.9724 sec, 5.91463/5.91463 sec, 5.27023/5.27023 sec )
[LOG] Total clause size reduction: 2772 --> 90 (1254 --> 35, 660 --> 23, 858 --> 32 )
[LOG] Average clause size reduction: 61.6 --> 2 (62.7 --> 1.75, 60 --> 2.09091, 61.2857 --> 2.28571 )
[LOG] Overall execution time: 24.8888 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.09 sec (Real time) / 24.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 475 3 63 1 406
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 9882.03 sec CPU time.
[LOG] Relation determinization time: 9900 sec real time.
[LOG] Final circuit size: 986 new AND gates.
[LOG] Size before ABC: 2115 AND gates.
[LOG] Size after ABC: 986 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9881.7/9900 sec (3048.25/3054 sec, 3977.66/3984 sec, 2855.79/2862 sec )
[LOG] Nr of iterations: 265 (39, 93, 133 )
[LOG] Total clause computation time: 948.955/957 sec (103.682/103.682 sec, 378.526/378.526 sec, 466.747/466.747 sec )
[LOG] Total clause minimization time: 8931.1/8942 sec (2944.38/2944.38 sec, 3598.5/3598.5 sec, 2388.23/2388.23 sec )
[LOG] Total clause size reduction: 14148 --> 2115 (2052 --> 163, 4968 --> 898, 7128 --> 1054 )
[LOG] Average clause size reduction: 53.3887 --> 7.98113 (52.6154 --> 4.17949, 53.4194 --> 9.65591, 53.594 --> 7.92481 )
[LOG] Overall execution time: 9882.03 sec CPU time.
[LOG] Overall execution time: 9900 sec real time.
Synthesis time: 9900.24 sec (Real time) / 9866.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 1277 2 52 1 1220
=====================  demo-v17_5_REAL.aag =====================
Synthesis time: 255.52 sec (Real time) / 248.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  demo-v18_5_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9971.23 sec (User CPU time)
Timeout: 1
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 3.43411 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 175 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.4274/4 sec (1.20183/1 sec, 2.22558/3 sec )
[LOG] Nr of iterations: 48 (14, 34 )
[LOG] Total clause computation time: 0.110416/1 sec (0.047338/0.047338 sec, 0.063078/0.063078 sec )
[LOG] Total clause minimization time: 3.31491/3 sec (1.15379/1.15379 sec, 2.16112/2.16112 sec )
[LOG] Total clause size reduction: 1748 --> 175 (494 --> 46, 1254 --> 129 )
[LOG] Average clause size reduction: 36.4167 --> 3.64583 (35.2857 --> 3.28571, 36.8824 --> 3.79412 )
[LOG] Overall execution time: 3.43634 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.60 sec (Real time) / 3.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 317 2 36 1 277
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 88.9923 sec CPU time.
[LOG] Relation determinization time: 89 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 375 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 88.9574/89 sec (34.495/35 sec, 54.4624/54 sec )
[LOG] Nr of iterations: 97 (10, 87 )
[LOG] Total clause computation time: 1.44667/1 sec (0.427228/0.427228 sec, 1.01945/1.01945 sec )
[LOG] Total clause minimization time: 87.504/88 sec (34.0666/34.0666 sec, 53.4374/53.4374 sec )
[LOG] Total clause size reduction: 6175 --> 375 (585 --> 35, 5590 --> 340 )
[LOG] Average clause size reduction: 63.6598 --> 3.86598 (58.5 --> 3.5, 64.2529 --> 3.90805 )
[LOG] Overall execution time: 88.9957 sec CPU time.
[LOG] Overall execution time: 89 sec real time.
Synthesis time: 89.41 sec (Real time) / 89.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 569 2 63 1 502
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 18.0346 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.9907/18 sec (0.02015/0 sec, 6.11846/6 sec, 11.8521/12 sec )
[LOG] Nr of iterations: 25 (1, 8, 16 )
[LOG] Total clause computation time: 0.216208/1 sec (0.018799/0.018799 sec, 0.078756/0.078756 sec, 0.118653/0.118653 sec )
[LOG] Total clause minimization time: 17.7691/17 sec (0/0 sec, 6.03819/6.03819 sec, 11.7309/11.7309 sec )
[LOG] Total clause size reduction: 2156 --> 48 (0 --> 0, 686 --> 15, 1470 --> 33 )
[LOG] Average clause size reduction: 86.24 --> 1.92 (0 --> 0, 85.75 --> 1.875, 91.875 --> 2.0625 )
[LOG] Overall execution time: 18.0424 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 18.24 sec (Real time) / 18.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1124 2 96 1 1025
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 60.3753 sec CPU time.
[LOG] Relation determinization time: 61 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 31 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 60.2057/60 sec (0.070378/0 sec, 22.3303/23 sec, 37.805/37 sec )
[LOG] Nr of iterations: 18 (1, 6, 11 )
[LOG] Total clause computation time: 0.462498/1 sec (0.068317/0.068317 sec, 0.168792/0.168792 sec, 0.225389/0.225389 sec )
[LOG] Total clause minimization time: 59.7357/59 sec (0/0 sec, 22.1592/22.1592 sec, 37.5765/37.5765 sec )
[LOG] Total clause size reduction: 2550 --> 30 (0 --> 0, 850 --> 10, 1700 --> 20 )
[LOG] Average clause size reduction: 141.667 --> 1.66667 (0 --> 0, 141.667 --> 1.66667, 154.545 --> 1.81818 )
[LOG] Overall execution time: 60.3906 sec CPU time.
[LOG] Overall execution time: 61 sec real time.
Synthesis time: 60.69 sec (Real time) / 60.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1880 2 168 1 1710
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 3.39262 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.38234/3 sec (0.723632/1 sec, 0.887736/0 sec, 0.474204/1 sec, 1.29677/1 sec )
[LOG] Nr of iterations: 15 (2, 3, 2, 8 )
[LOG] Total clause computation time: 0.057048/0 sec (0.009909/0.009909 sec, 0.012105/0.012105 sec, 0.008138/0.008138 sec, 0.026896/0.026896 sec )
[LOG] Total clause minimization time: 3.32335/3 sec (0.713242/0.713242 sec, 0.875202/0.875202 sec, 0.465679/0.465679 sec, 1.26923/1.26923 sec )
[LOG] Total clause size reduction: 660 --> 17 (60 --> 2, 120 --> 5, 60 --> 2, 420 --> 8 )
[LOG] Average clause size reduction: 44 --> 1.13333 (30 --> 1, 40 --> 1.66667, 30 --> 1, 52.5 --> 1 )
[LOG] Overall execution time: 3.39581 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.54 sec (Real time) / 3.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 404 4 56 1 343
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 896.675 sec CPU time.
[LOG] Relation determinization time: 899 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 173 AND gates.
[LOG] Size after ABC: 114 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 896.592/898 sec (265.439/265 sec, 237.725/239 sec, 272.338/273 sec, 121.09/121 sec )
[LOG] Nr of iterations: 72 (7, 18, 21, 26 )
[LOG] Total clause computation time: 10.9517/10 sec (0.93652/0.93652 sec, 4.34364/4.34364 sec, 3.5823/3.5823 sec, 2.0892/2.0892 sec )
[LOG] Total clause minimization time: 885.596/888 sec (264.498/264.498 sec, 233.362/233.362 sec, 268.738/268.738 sec, 118.998/118.998 sec )
[LOG] Total clause size reduction: 6936 --> 173 (612 --> 20, 1734 --> 59, 2040 --> 53, 2550 --> 41 )
[LOG] Average clause size reduction: 96.3333 --> 2.40278 (87.4286 --> 2.85714, 96.3333 --> 3.27778, 97.1429 --> 2.52381, 98.0769 --> 1.57692 )
[LOG] Overall execution time: 896.681 sec CPU time.
[LOG] Overall execution time: 899 sec real time.
Synthesis time: 898.62 sec (Real time) / 896.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 712 4 98 1 606
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 32.4994 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.4074/33 sec (32.4074/33 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.152901/0 sec (0.152901/0.152901 sec )
[LOG] Total clause minimization time: 32.2522/33 sec (32.2522/32.2522 sec )
[LOG] Total clause size reduction: 1617 --> 19 (1617 --> 19 )
[LOG] Average clause size reduction: 134.75 --> 1.58333 (134.75 --> 1.58333 )
[LOG] Overall execution time: 32.5103 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.69 sec (Real time) / 32.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1251 3 144 1 1103
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 489.587 sec CPU time.
[LOG] Relation determinization time: 491 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 489.189/490 sec (489.189/490 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.875218/1 sec (0.875218/0.875218 sec )
[LOG] Total clause minimization time: 488.297/489 sec (488.297/488.297 sec )
[LOG] Total clause size reduction: 3060 --> 13 (3060 --> 13 )
[LOG] Average clause size reduction: 235.385 --> 1 (235.385 --> 1 )
[LOG] Overall execution time: 489.611 sec CPU time.
[LOG] Overall execution time: 491 sec real time.
Synthesis time: 490.53 sec (Real time) / 489.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2117 3 252 1 1861
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.063486 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.058952/0 sec (0.058952/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.003209/0 sec (0.003209/0.003209 sec )
[LOG] Total clause minimization time: 0.055448/0 sec (0.055448/0.055448 sec )
[LOG] Total clause size reduction: 37 --> 3 (37 --> 3 )
[LOG] Average clause size reduction: 18.5 --> 1.5 (18.5 --> 1.5 )
[LOG] Overall execution time: 0.065642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 259 1 36 1 222
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.299097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.2835/0 sec (0.2835/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.007797/0 sec (0.007797/0.007797 sec )
[LOG] Total clause minimization time: 0.275122/0 sec (0.275122/0.275122 sec )
[LOG] Total clause size reduction: 64 --> 6 (64 --> 6 )
[LOG] Average clause size reduction: 32 --> 3 (32 --> 3 )
[LOG] Overall execution time: 0.30251 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 375
=====================  demo-v24_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9949.20 sec (User CPU time)
Timeout: 1
=====================  demo-v24_5_REAL.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9976.68 sec (User CPU time)
Timeout: 1
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 16.0915 sec CPU time.
[LOG] Relation determinization time: 16 sec real time.
[LOG] Final circuit size: 80 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 78 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.0628/16 sec (1.6498/2 sec, 2.26155/2 sec, 3.62093/4 sec, 0.154745/0 sec, 0.743992/1 sec, 1.30751/1 sec, 1.39606/1 sec, 4.92819/5 sec )
[LOG] Nr of iterations: 57 (4, 4, 13, 1, 2, 5, 5, 23 )
[LOG] Total clause computation time: 1.46929/2 sec (0.243542/0.243542 sec, 0.10885/0.10885 sec, 0.504543/0.504543 sec, 0.154333/0.154333 sec, 0.009068/0.009068 sec, 0.138616/0.138616 sec, 0.072195/0.072195 sec, 0.238142/0.238142 sec )
[LOG] Total clause minimization time: 14.5869/14 sec (1.40554/1.40554 sec, 2.15205/2.15205 sec, 3.11509/3.11509 sec, 0/0 sec, 0.734376/0.734376 sec, 1.16811/1.16811 sec, 1.32311/1.32311 sec, 4.68858/4.68858 sec )
[LOG] Total clause size reduction: 1764 --> 142 (108 --> 5, 108 --> 4, 432 --> 58, 0 --> 0, 36 --> 0, 144 --> 8, 144 --> 6, 792 --> 61 )
[LOG] Average clause size reduction: 30.9474 --> 2.49123 (27 --> 1.25, 27 --> 1, 33.2308 --> 4.46154, 0 --> 0, 18 --> 0, 28.8 --> 1.6, 28.8 --> 1.2, 34.4348 --> 2.65217 )
[LOG] Overall execution time: 16.094 sec CPU time.
[LOG] Overall execution time: 16 sec real time.
Synthesis time: 16.29 sec (Real time) / 16.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 266 13 23 1 224
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 135.791 sec CPU time.
[LOG] Relation determinization time: 136 sec real time.
[LOG] Final circuit size: 140 new AND gates.
[LOG] Size before ABC: 267 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 135.703/136 sec (32.8852/33 sec, 13.5276/13 sec, 11.3084/11 sec, 20.9883/22 sec, 15.9233/15 sec, 11.2022/12 sec, 2.26079/2 sec, 3.23597/3 sec, 13.0187/13 sec, 11.3526/12 sec )
[LOG] Nr of iterations: 97 (5, 3, 2, 13, 12, 15, 2, 4, 19, 22 )
[LOG] Total clause computation time: 11.6588/13 sec (6.67723/6.67723 sec, 1.03174/1.03174 sec, 0.029464/0.029464 sec, 0.439583/0.439583 sec, 0.609239/0.609239 sec, 1.81677/1.81677 sec, 0.020373/0.020373 sec, 0.095522/0.095522 sec, 0.430845/0.430845 sec, 0.50802/0.50802 sec )
[LOG] Total clause minimization time: 124.027/123 sec (26.2067/26.2067 sec, 12.4948/12.4948 sec, 11.278/11.278 sec, 20.5466/20.5466 sec, 15.3122/15.3122 sec, 9.38332/9.38332 sec, 2.23941/2.23941 sec, 3.13914/3.13914 sec, 12.5852/12.5852 sec, 10.8418/10.8418 sec )
[LOG] Total clause size reduction: 3654 --> 265 (168 --> 9, 84 --> 3, 42 --> 0, 504 --> 26, 462 --> 36, 588 --> 75, 42 --> 0, 126 --> 3, 756 --> 49, 882 --> 64 )
[LOG] Average clause size reduction: 37.6701 --> 2.73196 (33.6 --> 1.8, 28 --> 1, 21 --> 0, 38.7692 --> 2, 38.5 --> 3, 39.2 --> 5, 21 --> 0, 31.5 --> 0.75, 39.7895 --> 2.57895, 40.0909 --> 2.90909 )
[LOG] Overall execution time: 135.794 sec CPU time.
[LOG] Overall execution time: 136 sec real time.
Synthesis time: 136.24 sec (Real time) / 135.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 424 15 27 1 375
=====================  factory_assembly_5x3_1_4errors.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9968.70 sec (User CPU time)
Timeout: 1
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 9.48791 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.45146/10 sec (6.18704/6 sec, 3.26442/4 sec )
[LOG] Nr of iterations: 10 (5, 5 )
[LOG] Total clause computation time: 0.06621/0 sec (0.03557/0.03557 sec, 0.03064/0.03064 sec )
[LOG] Total clause minimization time: 9.38256/10 sec (6.15004/6.15004 sec, 3.23252/3.23252 sec )
[LOG] Total clause size reduction: 792 --> 18 (396 --> 10, 396 --> 8 )
[LOG] Average clause size reduction: 79.2 --> 1.8 (79.2 --> 2, 79.2 --> 1.6 )
[LOG] Overall execution time: 9.49624 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.65 sec (Real time) / 9.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1206 3 96 1 1105
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1197.07 sec CPU time.
[LOG] Relation determinization time: 1200 sec real time.
[LOG] Final circuit size: 150 new AND gates.
[LOG] Size before ABC: 248 AND gates.
[LOG] Size after ABC: 150 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1196.8/1200 sec (200.575/201 sec, 672.702/674 sec, 323.521/325 sec )
[LOG] Nr of iterations: 69 (3, 30, 36 )
[LOG] Total clause computation time: 6.95873/5 sec (0.412642/0.412642 sec, 3.71397/3.71397 sec, 2.83212/2.83212 sec )
[LOG] Total clause minimization time: 1189.81/1195 sec (200.158/200.158 sec, 668.973/668.973 sec, 320.681/320.681 sec )
[LOG] Total clause size reduction: 9504 --> 248 (288 --> 2, 4176 --> 92, 5040 --> 154 )
[LOG] Average clause size reduction: 137.739 --> 3.5942 (96 --> 0.666667, 139.2 --> 3.06667, 140 --> 4.27778 )
[LOG] Overall execution time: 1197.08 sec CPU time.
[LOG] Overall execution time: 1200 sec real time.
Synthesis time: 1199.98 sec (Real time) / 1196.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.42 sec (Real time) / 0.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2214 4 140 1 2067
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 172.566 sec CPU time.
[LOG] Relation determinization time: 173 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 172.43/173 sec (113.557/114 sec, 58.8726/59 sec )
[LOG] Nr of iterations: 45 (28, 17 )
[LOG] Total clause computation time: 1.3082/0 sec (0.882029/0.882029 sec, 0.426169/0.426169 sec )
[LOG] Total clause minimization time: 171.113/173 sec (112.67/112.67 sec, 58.4429/58.4429 sec )
[LOG] Total clause size reduction: 6665 --> 142 (4185 --> 97, 2480 --> 45 )
[LOG] Average clause size reduction: 148.111 --> 3.15556 (149.464 --> 3.46429, 145.882 --> 2.64706 )
[LOG] Overall execution time: 172.581 sec CPU time.
[LOG] Overall execution time: 173 sec real time.
Synthesis time: 173.24 sec (Real time) / 172.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1740 3 152 1 1583
=====================  load_full_3_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9968.01 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 2.69257 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 59 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.68036/3 sec (2.68036/3 sec )
[LOG] Nr of iterations: 18 (18 )
[LOG] Total clause computation time: 0.050381/1 sec (0.050381/0.050381 sec )
[LOG] Total clause minimization time: 2.62888/2 sec (2.62888/2.62888 sec )
[LOG] Total clause size reduction: 918 --> 59 (918 --> 59 )
[LOG] Average clause size reduction: 51 --> 3.27778 (51 --> 3.27778 )
[LOG] Overall execution time: 2.6954 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.84 sec (Real time) / 2.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 428 3 51 1 373
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 7.0138 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.98448/7 sec (6.98448/7 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.094898/0 sec (0.094898/0.094898 sec )
[LOG] Total clause minimization time: 6.88824/7 sec (6.88824/6.88824 sec )
[LOG] Total clause size reduction: 994 --> 38 (994 --> 38 )
[LOG] Average clause size reduction: 66.2667 --> 2.53333 (66.2667 --> 2.53333 )
[LOG] Overall execution time: 7.01753 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.17 sec (Real time) / 7.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 545 3 68 1 473
=====================  ltl2dba_02_1_REAL.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9970.44 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_02_2_REAL.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9971.24 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 6.79169 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.76737/6 sec (6.76737/6 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.093365/0 sec (0.093365/0.093365 sec )
[LOG] Total clause minimization time: 6.67275/6 sec (6.67275/6.67275 sec )
[LOG] Total clause size reduction: 990 --> 39 (990 --> 39 )
[LOG] Average clause size reduction: 82.5 --> 3.25 (82.5 --> 3.25 )
[LOG] Overall execution time: 6.79648 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.96 sec (Real time) / 6.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 590 3 87 1 499
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 33.923 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 22 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 22 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 33.8544/34 sec (33.8544/34 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.431645/0 sec (0.431645/0.431645 sec )
[LOG] Total clause minimization time: 33.4208/34 sec (33.4208/33.4208 sec )
[LOG] Total clause size reduction: 1428 --> 33 (1428 --> 33 )
[LOG] Average clause size reduction: 109.846 --> 2.53846 (109.846 --> 2.53846 )
[LOG] Overall execution time: 33.9298 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.17 sec (Real time) / 34.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 771 3 116 1 651
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 4.00822 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.98877/4 sec (3.98877/4 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.077093/0 sec (0.077093/0.077093 sec )
[LOG] Total clause minimization time: 3.91068/4 sec (3.91068/3.91068 sec )
[LOG] Total clause size reduction: 756 --> 33 (756 --> 33 )
[LOG] Average clause size reduction: 58.1538 --> 2.53846 (58.1538 --> 2.53846 )
[LOG] Overall execution time: 4.01146 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.16 sec (Real time) / 4.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 466 3 60 1 402
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 28.9372 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 28.8466/29 sec (28.8466/29 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.503082/2 sec (0.503082/0.503082 sec )
[LOG] Total clause minimization time: 28.3415/27 sec (28.3415/28.3415 sec )
[LOG] Total clause size reduction: 1012 --> 36 (1012 --> 36 )
[LOG] Average clause size reduction: 84.3333 --> 3 (84.3333 --> 3 )
[LOG] Overall execution time: 28.9431 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.18 sec (Real time) / 29.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 790 4 88 1 697
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 37.2151 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 37.0472/37 sec (37.0472/37 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.477305/0 sec (0.477305/0.477305 sec )
[LOG] Total clause minimization time: 36.5652/37 sec (36.5652/36.5652 sec )
[LOG] Total clause size reduction: 264 --> 7 (264 --> 7 )
[LOG] Average clause size reduction: 88 --> 2.33333 (88 --> 2.33333 )
[LOG] Overall execution time: 37.2231 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.47 sec (Real time) / 37.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 860 4 128 1 728
=====================  ltl2dba_07_2_REAL.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9967.82 sec (User CPU time)
Timeout: 1
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 67.7082 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 67.6262/68 sec (67.6262/68 sec )
[LOG] Nr of iterations: 37 (37 )
[LOG] Total clause computation time: 1.07954/2 sec (1.07954/1.07954 sec )
[LOG] Total clause minimization time: 66.5426/66 sec (66.5426/66.5426 sec )
[LOG] Total clause size reduction: 4068 --> 134 (4068 --> 134 )
[LOG] Average clause size reduction: 109.946 --> 3.62162 (109.946 --> 3.62162 )
[LOG] Overall execution time: 67.7151 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.07 sec (Real time) / 67.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 878 5 108 1 764
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.192982 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.189062/1 sec (0.189062/1 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.005128/0 sec (0.005128/0.005128 sec )
[LOG] Total clause minimization time: 0.1836/1 sec (0.1836/0.1836 sec )
[LOG] Total clause size reduction: 141 --> 7 (141 --> 7 )
[LOG] Average clause size reduction: 35.25 --> 1.75 (35.25 --> 1.75 )
[LOG] Overall execution time: 0.195113 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 247 3 44 1 199
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.418006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.408554/0 sec (0.408554/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.012775/0 sec (0.012775/0.012775 sec )
[LOG] Total clause minimization time: 0.395263/0 sec (0.395263/0.395263 sec )
[LOG] Total clause size reduction: 162 --> 7 (162 --> 7 )
[LOG] Average clause size reduction: 40.5 --> 1.75 (40.5 --> 1.75 )
[LOG] Overall execution time: 0.420799 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 308.01 sec CPU time.
[LOG] Relation determinization time: 310 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 65 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 307.779/308 sec (307.779/308 sec )
[LOG] Nr of iterations: 23 (23 )
[LOG] Total clause computation time: 1.88089/2 sec (1.88089/1.88089 sec )
[LOG] Total clause minimization time: 305.858/306 sec (305.858/305.858 sec )
[LOG] Total clause size reduction: 2596 --> 65 (2596 --> 65 )
[LOG] Average clause size reduction: 112.87 --> 2.82609 (112.87 --> 2.82609 )
[LOG] Overall execution time: 308.018 sec CPU time.
[LOG] Overall execution time: 310 sec real time.
Synthesis time: 309.10 sec (Real time) / 307.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1091 2 116 1 972
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 8.75879 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 24 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.70423/9 sec (8.70423/9 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.175964/0 sec (0.175964/0.175964 sec )
[LOG] Total clause minimization time: 8.5268/9 sec (8.5268/8.5268 sec )
[LOG] Total clause size reduction: 630 --> 44 (630 --> 44 )
[LOG] Average clause size reduction: 63 --> 4.4 (63 --> 4.4 )
[LOG] Overall execution time: 8.76311 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.93 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 547 2 68 1 476
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.97685 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 4 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.91454/4 sec (3.91454/4 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.051878/0 sec (0.051878/0.051878 sec )
[LOG] Total clause minimization time: 3.86131/4 sec (3.86131/3.86131 sec )
[LOG] Total clause size reduction: 333 --> 4 (333 --> 4 )
[LOG] Average clause size reduction: 83.25 --> 1 (83.25 --> 1 )
[LOG] Overall execution time: 3.98412 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.14 sec (Real time) / 4.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 917 3 108 1 805
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 1.65104 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.63049/1 sec (1.63049/1 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.034749/0 sec (0.034749/0.034749 sec )
[LOG] Total clause minimization time: 1.59499/1 sec (1.59499/1.59499 sec )
[LOG] Total clause size reduction: 315 --> 12 (315 --> 12 )
[LOG] Average clause size reduction: 52.5 --> 2 (52.5 --> 2 )
[LOG] Overall execution time: 1.65435 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.80 sec (Real time) / 1.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 435 3 60 1 371
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 8.75421 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.68756/8 sec (8.68756/8 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.122075/0 sec (0.122075/0.122075 sec )
[LOG] Total clause minimization time: 8.56368/8 sec (8.56368/8.56368 sec )
[LOG] Total clause size reduction: 686 --> 20 (686 --> 20 )
[LOG] Average clause size reduction: 85.75 --> 2.5 (85.75 --> 2.5 )
[LOG] Overall execution time: 8.76157 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.94 sec (Real time) / 8.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 863
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 3989.75 sec CPU time.
[LOG] Relation determinization time: 3998 sec real time.
[LOG] Final circuit size: 274 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 274 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3989.14/3998 sec (3989.14/3998 sec )
[LOG] Nr of iterations: 53 (53 )
[LOG] Total clause computation time: 31.9589/36 sec (31.9589/31.9589 sec )
[LOG] Total clause minimization time: 3956.9/3962 sec (3956.9/3956.9 sec )
[LOG] Total clause size reduction: 9880 --> 465 (9880 --> 465 )
[LOG] Average clause size reduction: 186.415 --> 8.77358 (186.415 --> 8.77358 )
[LOG] Overall execution time: 3989.77 sec CPU time.
[LOG] Overall execution time: 3998 sec real time.
Synthesis time: 3998.62 sec (Real time) / 3987.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1932 2 188 1 1741
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 19.231 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.1298/19 sec (19.1298/19 sec )
[LOG] Nr of iterations: 9 (9 )
[LOG] Total clause computation time: 0.243725/0 sec (0.243725/0.243725 sec )
[LOG] Total clause minimization time: 18.8841/19 sec (18.8841/18.8841 sec )
[LOG] Total clause size reduction: 856 --> 25 (856 --> 25 )
[LOG] Average clause size reduction: 95.1111 --> 2.77778 (95.1111 --> 2.77778 )
[LOG] Overall execution time: 19.2388 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.40 sec (Real time) / 19.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1095 3 104 1 987
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 27.2954 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 27.1363/27 sec (27.1363/27 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.678028/0 sec (0.678028/0.678028 sec )
[LOG] Total clause minimization time: 26.4536/27 sec (26.4536/26.4536 sec )
[LOG] Total clause size reduction: 268 --> 2 (268 --> 2 )
[LOG] Average clause size reduction: 89.3333 --> 0.666667 (89.3333 --> 0.666667 )
[LOG] Overall execution time: 27.3035 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.48 sec (Real time) / 27.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 36.8488 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 31 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 36.698/37 sec (36.698/37 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.424385/0 sec (0.424385/0.424385 sec )
[LOG] Total clause minimization time: 36.2711/37 sec (36.2711/36.2711 sec )
[LOG] Total clause size reduction: 1120 --> 43 (1120 --> 43 )
[LOG] Average clause size reduction: 101.818 --> 3.90909 (101.818 --> 3.90909 )
[LOG] Overall execution time: 36.8575 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.05 sec (Real time) / 36.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1209 4 108 1 1096
=====================  ltl2dpa_01_2_REAL.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9971.51 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 1.53365 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.52095/2 sec (0.783611/1 sec, 0.737343/1 sec )
[LOG] Nr of iterations: 9 (4, 5 )
[LOG] Total clause computation time: 0.043721/0 sec (0.027977/0.027977 sec, 0.015744/0.015744 sec )
[LOG] Total clause minimization time: 1.47614/2 sec (0.755065/0.755065 sec, 0.721074/0.721074 sec )
[LOG] Total clause size reduction: 434 --> 15 (186 --> 7, 248 --> 8 )
[LOG] Average clause size reduction: 48.2222 --> 1.66667 (46.5 --> 1.75, 49.6 --> 1.6 )
[LOG] Overall execution time: 1.53672 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.68 sec (Real time) / 1.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9974.40 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 1.45422 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.44706/2 sec (0.401672/1 sec, 1.04539/1 sec )
[LOG] Nr of iterations: 17 (5, 12 )
[LOG] Total clause computation time: 0.040679/0 sec (0.019056/0.019056 sec, 0.021623/0.021623 sec )
[LOG] Total clause minimization time: 1.40532/2 sec (0.382171/0.382171 sec, 1.02315/1.02315 sec )
[LOG] Total clause size reduction: 750 --> 37 (200 --> 13, 550 --> 24 )
[LOG] Average clause size reduction: 44.1176 --> 2.17647 (40 --> 2.6, 45.8333 --> 2 )
[LOG] Overall execution time: 1.45653 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.60 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 304 2 48 1 252
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.526618 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.522329/1 sec (0.213546/0 sec, 0.308783/1 sec )
[LOG] Nr of iterations: 8 (3, 5 )
[LOG] Total clause computation time: 0.013543/0 sec (0.00652/0.00652 sec, 0.007023/0.007023 sec )
[LOG] Total clause minimization time: 0.508126/1 sec (0.2067/0.2067 sec, 0.301426/0.301426 sec )
[LOG] Total clause size reduction: 324 --> 12 (108 --> 4, 216 --> 8 )
[LOG] Average clause size reduction: 40.5 --> 1.5 (36 --> 1.33333, 43.2 --> 1.6 )
[LOG] Overall execution time: 0.528804 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 284 2 52 1 229
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.46874 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.462784/0 sec (0.308356/0 sec, 0.154428/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.015842/0 sec (0.010036/0.010036 sec, 0.005806/0.005806 sec )
[LOG] Total clause minimization time: 0.446337/0 sec (0.297975/0.297975 sec, 0.148362/0.148362 sec )
[LOG] Total clause size reduction: 235 --> 6 (141 --> 4, 94 --> 2 )
[LOG] Average clause size reduction: 33.5714 --> 0.857143 (35.25 --> 1, 31.3333 --> 0.666667 )
[LOG] Overall execution time: 0.470695 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 243 3 44 1 194
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 1.02303 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.01089/1 sec (0.469542/1 sec, 0.541351/0 sec )
[LOG] Nr of iterations: 7 (3, 4 )
[LOG] Total clause computation time: 0.037837/0 sec (0.02665/0.02665 sec, 0.011187/0.011187 sec )
[LOG] Total clause minimization time: 0.972087/1 sec (0.442386/0.442386 sec, 0.529701/0.529701 sec )
[LOG] Total clause size reduction: 315 --> 10 (126 --> 6, 189 --> 4 )
[LOG] Average clause size reduction: 45 --> 1.42857 (42 --> 2, 47.25 --> 1 )
[LOG] Overall execution time: 1.0259 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.16 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 394 3 60 1 330
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 2.26528 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.24714/2 sec (1.34833/1 sec, 0.898812/1 sec )
[LOG] Nr of iterations: 8 (4, 4 )
[LOG] Total clause computation time: 0.047674/0 sec (0.029192/0.029192 sec, 0.018482/0.018482 sec )
[LOG] Total clause minimization time: 2.19829/2 sec (1.31852/1.31852 sec, 0.879762/0.879762 sec )
[LOG] Total clause size reduction: 420 --> 12 (210 --> 7, 210 --> 5 )
[LOG] Average clause size reduction: 52.5 --> 1.5 (52.5 --> 1.75, 52.5 --> 1.25 )
[LOG] Overall execution time: 2.26841 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.41 sec (Real time) / 2.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 413 2 68 1 342
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 1.4434 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.42981/2 sec (1.03866/1 sec, 0.391148/1 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.04556/0 sec (0.035766/0.035766 sec, 0.009794/0.009794 sec )
[LOG] Total clause minimization time: 1.38321/2 sec (1.00231/1.00231 sec, 0.380893/0.380893 sec )
[LOG] Total clause size reduction: 378 --> 12 (252 --> 8, 126 --> 4 )
[LOG] Average clause size reduction: 47.25 --> 1.5 (50.4 --> 1.6, 42 --> 1.33333 )
[LOG] Overall execution time: 1.44627 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.58 sec (Real time) / 1.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 396 3 60 1 332
=====================  ltl2dpa_10_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9975.44 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 13.3812 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 46 new AND gates.
[LOG] Size before ABC: 102 AND gates.
[LOG] Size after ABC: 46 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.3641/13 sec (9.2314/9 sec, 4.13272/4 sec )
[LOG] Nr of iterations: 30 (14, 16 )
[LOG] Total clause computation time: 0.184489/0 sec (0.125064/0.125064 sec, 0.059425/0.059425 sec )
[LOG] Total clause minimization time: 13.1775/13 sec (9.10528/9.10528 sec, 4.07219/4.07219 sec )
[LOG] Total clause size reduction: 1988 --> 102 (923 --> 41, 1065 --> 61 )
[LOG] Average clause size reduction: 66.2667 --> 3.4 (65.9286 --> 2.92857, 66.5625 --> 3.8125 )
[LOG] Overall execution time: 13.3848 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.55 sec (Real time) / 13.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 456 3 68 1 383
=====================  ltl2dpa_12_2_REAL.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9981.84 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_13_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9974.87 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_14_2_REAL.aag =====================
Synthesis time: 10000.00 sec (Real time) / 9980.92 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 10.5681 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 34 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.5531/10 sec (8.34404/8 sec, 2.20905/2 sec )
[LOG] Nr of iterations: 24 (13, 11 )
[LOG] Total clause computation time: 0.090533/0 sec (0.054682/0.054682 sec, 0.035851/0.035851 sec )
[LOG] Total clause minimization time: 10.4608/10 sec (8.28839/8.28839 sec, 2.17238/2.17238 sec )
[LOG] Total clause size reduction: 1540 --> 76 (840 --> 30, 700 --> 46 )
[LOG] Average clause size reduction: 64.1667 --> 3.16667 (64.6154 --> 2.30769, 63.6364 --> 4.18182 )
[LOG] Overall execution time: 10.5715 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.74 sec (Real time) / 10.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 438 2 68 1 366
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 22.0757 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 36 new AND gates.
[LOG] Size before ABC: 70 AND gates.
[LOG] Size after ABC: 36 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 22.0325/22 sec (10.6008/10 sec, 11.4317/12 sec )
[LOG] Nr of iterations: 24 (9, 15 )
[LOG] Total clause computation time: 0.340771/0 sec (0.190013/0.190013 sec, 0.150758/0.150758 sec )
[LOG] Total clause minimization time: 21.6889/22 sec (10.4095/10.4095 sec, 11.2794/11.2794 sec )
[LOG] Total clause size reduction: 1892 --> 70 (688 --> 28, 1204 --> 42 )
[LOG] Average clause size reduction: 78.8333 --> 2.91667 (76.4444 --> 3.11111, 80.2667 --> 2.8 )
[LOG] Overall execution time: 22.0806 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.28 sec (Real time) / 22.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 651 3 84 1 562
=====================  ltl2dpa_17_2_REAL.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9968.08 sec (User CPU time)
Timeout: 1
=====================  ltl2dpa_18_2_REAL.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9970.90 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_8x8_0glitches.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9958.24 sec (User CPU time)
Timeout: 1
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 334.19 sec (Real time) / 327.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  driver_a8y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9980.90 sec (User CPU time)
Timeout: 1
=====================  driver_b8y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9987.91 sec (User CPU time)
Timeout: 1
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 164.085 sec CPU time.
[LOG] Relation determinization time: 165 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 164.069/165 sec (3.31981/4 sec, 91.255/91 sec, 47.156/47 sec, 15.156/16 sec, 0.435097/0 sec, 0.220242/0 sec, 0.118981/0 sec, 0.068933/0 sec, 0.068436/0 sec, 0.068619/1 sec, 0.066758/0 sec, 0.041552/0 sec, 0.028577/0 sec, 0.018333/0 sec, 0.017641/0 sec, 0.016208/0 sec, 0.017463/0 sec, 0.016034/0 sec, 0.016758/0 sec, 0.979562/1 sec, 0.524079/0 sec, 0.490466/1 sec, 3.5357/3 sec, 0.432461/1 sec )
[LOG] Nr of iterations: 40 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 2, 2, 9, 2 )
[LOG] Total clause computation time: 9.03893/10 sec (3.3191/3.3191 sec, 2.22471/2.22471 sec, 1.13442/1.13442 sec, 1.07353/1.07353 sec, 0.434592/0.434592 sec, 0.219736/0.219736 sec, 0.118442/0.118442 sec, 0.068384/0.068384 sec, 0.067906/0.067906 sec, 0.0681/0.0681 sec, 0.066237/0.066237 sec, 0.041029/0.041029 sec, 0.028055/0.028055 sec, 0.017786/0.017786 sec, 0.017092/0.017092 sec, 0.015633/0.015633 sec, 0.016921/0.016921 sec, 0.015498/0.015498 sec, 0.016244/0.016244 sec, 0.019222/0.019222 sec, 0.007731/0.007731 sec, 0.006825/0.006825 sec, 0.033732/0.033732 sec, 0.008006/0.008006 sec )
[LOG] Total clause minimization time: 155.015/155 sec (0/0 sec, 89.0297/89.0297 sec, 46.0209/46.0209 sec, 14.0819/14.0819 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.959597/0.959597 sec, 0.515714/0.515714 sec, 0.482913/0.482913 sec, 3.50061/3.50061 sec, 0.423836/0.423836 sec )
[LOG] Total clause size reduction: 1728 --> 22 (0 --> 0, 108 --> 0, 108 --> 0, 108 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 216 --> 7, 108 --> 1, 108 --> 0, 864 --> 12, 108 --> 1 )
[LOG] Average clause size reduction: 43.2 --> 0.55 (0 --> 0, 54 --> 0, 54 --> 0, 54 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 2.33333, 54 --> 0.5, 54 --> 0, 96 --> 1.33333, 54 --> 0.5 )
[LOG] Overall execution time: 164.091 sec CPU time.
[LOG] Overall execution time: 165 sec real time.
Synthesis time: 164.50 sec (Real time) / 164.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 734 28 80 1 625
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 83.2941 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 37 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.282/84 sec (1.21121/1 sec, 43.4658/44 sec, 21.1874/21 sec, 13.7721/14 sec, 0.352243/0 sec, 0.176886/0 sec, 0.092171/1 sec, 0.052884/0 sec, 0.052687/0 sec, 0.052081/0 sec, 0.050701/0 sec, 0.030485/0 sec, 0.020777/0 sec, 0.013464/0 sec, 0.013004/0 sec, 0.011734/0 sec, 0.013021/0 sec, 0.012307/0 sec, 0.012041/0 sec, 0.493195/0 sec, 0.246048/1 sec, 0.211091/0 sec, 1.52076/1 sec, 0.21791/1 sec )
[LOG] Nr of iterations: 40 (1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 3, 2, 2, 9, 2 )
[LOG] Total clause computation time: 5.34408/5 sec (1.21072/1.21072 sec, 1.70914/1.70914 sec, 0.859383/0.859383 sec, 0.561183/0.561183 sec, 0.351852/0.351852 sec, 0.176462/0.176462 sec, 0.091759/0.091759 sec, 0.052456/0.052456 sec, 0.052268/0.052268 sec, 0.051679/0.051679 sec, 0.050305/0.050305 sec, 0.0301/0.0301 sec, 0.020332/0.020332 sec, 0.01307/0.01307 sec, 0.012593/0.012593 sec, 0.011323/0.011323 sec, 0.012618/0.012618 sec, 0.011912/0.011912 sec, 0.011639/0.011639 sec, 0.014507/0.014507 sec, 0.005494/0.005494 sec, 0.004594/0.004594 sec, 0.022558/0.022558 sec, 0.006127/0.006127 sec )
[LOG] Total clause minimization time: 77.9271/79 sec (0/0 sec, 41.7562/41.7562 sec, 20.3275/20.3275 sec, 13.2105/13.2105 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.478087/0.478087 sec, 0.240087/0.240087 sec, 0.206004/0.206004 sec, 1.49745/1.49745 sec, 0.211277/0.211277 sec )
[LOG] Total clause size reduction: 1152 --> 22 (0 --> 0, 72 --> 0, 72 --> 0, 72 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 144 --> 7, 72 --> 1, 72 --> 0, 576 --> 12, 72 --> 1 )
[LOG] Average clause size reduction: 28.8 --> 0.55 (0 --> 0, 36 --> 0, 36 --> 0, 36 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 48 --> 2.33333, 36 --> 0.5, 36 --> 0, 64 --> 1.33333, 36 --> 0.5 )
[LOG] Overall execution time: 83.2985 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 83.58 sec (Real time) / 83.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 550 16 56 1 477
