#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan  6 19:50:39 2020
# Process ID: 29297
# Current directory: /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.dcp' for cell 'design_1_i/rst_ps8_0_96M'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/constrs_1/new/custom.xdc]
Finished Parsing XDC File [/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.srcs/constrs_1/new/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.727 ; gain = 0.000 ; free physical = 5178 ; free virtual = 10538
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2551.727 ; gain = 1174.363 ; free physical = 5178 ; free virtual = 10538
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2551.727 ; gain = 0.000 ; free physical = 5164 ; free virtual = 10524

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c0ee9f12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2551.727 ; gain = 0.000 ; free physical = 4982 ; free virtual = 10342

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 69 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13d7f41ed

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4918 ; free virtual = 10278
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 284 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 149009ed3

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4918 ; free virtual = 10278
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 3 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16767983a

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4918 ; free virtual = 10279
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16767983a

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4918 ; free virtual = 10279
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b05afd6a

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10278
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1928776bc

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10278
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             284  |                                              0  |
|  Constant propagation         |               1  |               3  |                                              0  |
|  Sweep                        |               8  |             190  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10278
Ending Logic Optimization Task | Checksum: 1928776bc

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10278

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1928776bc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10277

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1928776bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10277

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10277
Ending Netlist Obfuscation Task | Checksum: 1928776bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10277
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.707 ; gain = 41.980 ; free physical = 4917 ; free virtual = 10277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2593.707 ; gain = 0.000 ; free physical = 4917 ; free virtual = 10277
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2625.723 ; gain = 0.000 ; free physical = 4909 ; free virtual = 10273
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.723 ; gain = 0.000 ; free physical = 4910 ; free virtual = 10274
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.758 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10260
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135abdf55

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2697.758 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10260
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.758 ; gain = 0.000 ; free physical = 4899 ; free virtual = 10260

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3d5fe4bf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 3850.527 ; gain = 1152.770 ; free physical = 3996 ; free virtual = 9359

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5ee74645

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3889.570 ; gain = 1191.812 ; free physical = 3963 ; free virtual = 9326

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5ee74645

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3889.570 ; gain = 1191.812 ; free physical = 3963 ; free virtual = 9326
Phase 1 Placer Initialization | Checksum: 5ee74645

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3889.570 ; gain = 1191.812 ; free physical = 3963 ; free virtual = 9326

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: fcc3e27c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 3889.570 ; gain = 1191.812 ; free physical = 3890 ; free virtual = 9253

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3889 ; free virtual = 9252

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d9214ce3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3888 ; free virtual = 9251
Phase 2 Global Placement | Checksum: f3bd5eaa

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3885 ; free virtual = 9248

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f3bd5eaa

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3885 ; free virtual = 9248

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 143d2345a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3881 ; free virtual = 9244

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1585eef2e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3881 ; free virtual = 9244

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1a8338708

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3870 ; free virtual = 9233

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1a77585a1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 12d7f03a5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3851 ; free virtual = 9214

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 172448b4d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10c30951a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d360ac49

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234
Phase 3 Detail Placement | Checksum: d360ac49

Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b589e769

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: b589e769

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3870 ; free virtual = 9233
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.934. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9e9c9088

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234
Phase 4.1 Post Commit Optimization | Checksum: 9e9c9088

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3871 ; free virtual = 9234

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e9c9088

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3883 ; free virtual = 9246
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3852 ; free virtual = 9215

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e972b74a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3852 ; free virtual = 9215

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3852 ; free virtual = 9215
Phase 4.4 Final Placement Cleanup | Checksum: 14f99385c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3852 ; free virtual = 9215
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14f99385c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3852 ; free virtual = 9215
Ending Placer Task | Checksum: 1288abf67

Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3929 ; free virtual = 9292
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 3897.574 ; gain = 1199.816 ; free physical = 3929 ; free virtual = 9292
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3929 ; free virtual = 9292
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3925 ; free virtual = 9289
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3921 ; free virtual = 9290
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3900 ; free virtual = 9265
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3897.574 ; gain = 0.000 ; free physical = 3926 ; free virtual = 9291
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5be58036 ConstDB: 0 ShapeSum: 81cf186f RouteDB: 4ad626c2

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 110a4d427

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4059.016 ; gain = 161.441 ; free physical = 3652 ; free virtual = 9018
Post Restoration Checksum: NetGraph: a7b439d0 NumContArr: 71efe013 Constraints: 35e11e75 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14f853858

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4060.012 ; gain = 162.438 ; free physical = 3637 ; free virtual = 9003

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14f853858

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4108.059 ; gain = 210.484 ; free physical = 3580 ; free virtual = 8946

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14f853858

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 4108.059 ; gain = 210.484 ; free physical = 3580 ; free virtual = 8946

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 83f84fe3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 4147.387 ; gain = 249.812 ; free physical = 3561 ; free virtual = 8927

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1818c2845

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4147.387 ; gain = 249.812 ; free physical = 3567 ; free virtual = 8933
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.012  | TNS=0.000  | WHS=-0.059 | THS=-0.355 |

Phase 2 Router Initialization | Checksum: 15a5668f0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 4147.387 ; gain = 249.812 ; free physical = 3569 ; free virtual = 8935

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2731f051b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3568 ; free virtual = 8934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2d0b977d5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3581 ; free virtual = 8947

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 216a75b29

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3581 ; free virtual = 8947
Phase 4 Rip-up And Reroute | Checksum: 216a75b29

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3581 ; free virtual = 8947

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a1775927

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3585 ; free virtual = 8951

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a1775927

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3585 ; free virtual = 8951
Phase 5 Delay and Skew Optimization | Checksum: 1a1775927

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3585 ; free virtual = 8951

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25eee36c2

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3587 ; free virtual = 8953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20f57b35f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3587 ; free virtual = 8953
Phase 6 Post Hold Fix | Checksum: 20f57b35f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3587 ; free virtual = 8953

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0816777 %
  Global Horizontal Routing Utilization  = 0.0644723 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2554874a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3583 ; free virtual = 8949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2554874a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3584 ; free virtual = 8950

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2554874a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3583 ; free virtual = 8949

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.218  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2554874a4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3586 ; free virtual = 8952
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3660 ; free virtual = 9025

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4148.723 ; gain = 251.148 ; free physical = 3660 ; free virtual = 9025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4148.723 ; gain = 0.000 ; free physical = 3660 ; free virtual = 9025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4148.723 ; gain = 0.000 ; free physical = 3656 ; free virtual = 9023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4148.723 ; gain = 0.000 ; free physical = 3649 ; free virtual = 9021
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shubham/Vivado_Exercises/customWalaProject/customWalaProject.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 19:52:58 2020...
