<stg><name>FFT_stage_spatial_unroll<5></name>


<trans_list>

<trans id="477" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvar_flatten190 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten190"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %m191 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m191"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %k192 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k192"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %add_ln368194 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln368194"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %store_ln0 = store i9 32, i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln0 = store i5 0, i5 %k192

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %store_ln0 = store i9 0, i9 %m191

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln0 = store i5 0, i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln0 = br void %for.inc116.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc116.i:0 %icmp_ln371193 = phi i1 1, void %entry, i1 %xor_ln371, void %fpga_resource_hint.for.inc113.67

]]></Node>
<StgValue><ssdm name="icmp_ln371193"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:1 %indvar_flatten190_load = load i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="indvar_flatten190_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:2 %m191_load = load i9 %m191

]]></Node>
<StgValue><ssdm name="m191_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc116.i:3 %k192_load = load i5 %k192

]]></Node>
<StgValue><ssdm name="k192_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc116.i:4 %add_ln368194_load = load i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="add_ln368194_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc116.i:5 %add_ln368_3 = add i5 %indvar_flatten190_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln368_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc116.i:9 %select_ln368 = select i1 %icmp_ln371193, i5 %k192_load, i5 0

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc116.i:10 %m = select i1 %icmp_ln371193, i9 %m191_load, i9 %add_ln368194_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5">
<![CDATA[
for.inc116.i:11 %trunc_ln371 = trunc i5 %select_ln368

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
for.inc116.i:13 %c = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 1, i4 4, i32 0.707107, i4 8, i32 6.12323e-17, i4 12, i32 -0.707107, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
for.inc116.i:14 %d = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0, i4 4, i32 -0.707107, i4 8, i32 -1, i4 12, i32 -0.707107, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:15 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %m, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:16 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln368, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc116.i:17 %lshr_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp, i2 %tmp_s

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:18 %zext_ln381 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc116.i:19 %tmp_225 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %m, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="1" op_3_bw="2">
<![CDATA[
for.inc116.i:20 %or_ln7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i1.i2, i3 %tmp_225, i1 1, i2 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="6">
<![CDATA[
for.inc116.i:21 %zext_ln7 = zext i6 %or_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:22 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:23 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:24 %muxLogicRAMAddr_to_d0_real = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0_real"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:25 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:26 %muxLogicRAMAddr_to_d0_imag = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d0_imag"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc116.i:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:30 %muxLogicRAMAddr_to_a = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_a"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:31 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:32 %muxLogicRAMAddr_to_d1_real_10 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_real_10"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:33 %d1_real_10 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:30 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:31 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:33 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:38 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:39 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:40 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:41 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:46 %tw_36_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.980785, i4 4, i32 0.55557, i4 8, i32 -0.19509, i4 12, i32 -0.83147, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_36_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:47 %tw_38_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.92388, i4 4, i32 0.382683, i4 8, i32 -0.382683, i4 12, i32 -0.92388, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_38_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:48 %tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 0.83147, i4 4, i32 0.19509, i4 8, i32 -0.55557, i4 12, i32 -0.980785, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:49 %tw_37_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.19509, i4 4, i32 -0.83147, i4 8, i32 -0.980785, i4 12, i32 -0.55557, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_37_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:50 %tw_39_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.382683, i4 4, i32 -0.92388, i4 8, i32 -0.92388, i4 12, i32 -0.382683, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_39_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="32" op_10_bw="4">
<![CDATA[
fpga_resource_hint.for.inc113.67:51 %tw_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i4, i4 0, i32 -0.55557, i4 4, i32 -0.980785, i4 8, i32 -0.83147, i4 12, i32 -0.19509, i32 <undef>, i4 %trunc_ln371

]]></Node>
<StgValue><ssdm name="tw_18"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:52 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:53 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:54 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:55 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:56 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:58 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:60 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:62 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:64 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:65 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:66 %muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:67 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:68 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:69 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:70 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:71 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:104 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:105 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:106 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:107 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:140 %muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:141 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:142 %muxLogicRAMAddr_to_d1_18 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_d1_18"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:143 %d1_18 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_18"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.67:240 %k = add i5 %select_ln368, i5 4

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:241 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %k, i32 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc113.67:242 %xor_ln371 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln371"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc113.67:243 %add_ln368 = add i9 %m, i9 32

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc113.67:244 %icmp_ln368 = icmp_eq  i5 %indvar_flatten190_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:245 %store_ln368 = store i9 %add_ln368, i9 %add_ln368194

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:246 %store_ln371 = store i5 %k, i5 %k192

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:247 %store_ln368 = store i9 %m, i9 %m191

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:248 %store_ln368 = store i5 %add_ln368_3, i5 %indvar_flatten190

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:249 %br_ln368 = br i1 %icmp_ln368, void %for.inc116.i, void %FFT_stage_spatial_unroll<5>.exit

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc116.i:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @R_Pair_loop_R_Group_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc116.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc116.i:8 %specperformance_ln369 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specperformance_ln369"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc116.i:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:25 %d0_real = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr

]]></Node>
<StgValue><ssdm name="d0_real"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:27 %d0_imag = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr

]]></Node>
<StgValue><ssdm name="d0_imag"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:31 %a = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
for.inc116.i:33 %d1_real_10 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1

]]></Node>
<StgValue><ssdm name="d1_real_10"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
for.inc116.i:34 %switch_ln13 = switch i4 %trunc_ln371, void %fpga_resource_hint.if.then4.i.69, i4 8, void %if.then.i.i, i4 0, void %fpga_resource_hint.for.inc113.67

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:0 %muxLogicI0_to_bd = muxlogic i32 %d1_real_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:1 %muxLogicI1_to_bd = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:2 %bd = fmul i32 %d1_real_10, i32 %d

]]></Node>
<StgValue><ssdm name="bd"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:3 %muxLogicI0_to_bc = muxlogic i32 %d1_real_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:4 %muxLogicI1_to_bc = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:5 %bc = fmul i32 %d1_real_10, i32 %c

]]></Node>
<StgValue><ssdm name="bc"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:57 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:59 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:61 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:63 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:65 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:67 %d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:69 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:71 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:72 %muxLogicI0_to_bd_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_11_i"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:73 %muxLogicI1_to_bd_11_i = muxlogic i32 %tw_37_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_11_i"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:74 %bd_11_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1, i32 %tw_37_i

]]></Node>
<StgValue><ssdm name="bd_11_i"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:75 %muxLogicI0_to_bc_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_11_i"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:76 %muxLogicI1_to_bc_11_i = muxlogic i32 %tw_36_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_11_i"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:77 %bc_11_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1, i32 %tw_36_i

]]></Node>
<StgValue><ssdm name="bc_11_i"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:105 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:107 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:108 %muxLogicI0_to_bd_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_1_i"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:109 %muxLogicI1_to_bd_1_i = muxlogic i32 %tw_39_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_1_i"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:110 %bd_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1, i32 %tw_39_i

]]></Node>
<StgValue><ssdm name="bd_1_i"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:111 %muxLogicI0_to_bc_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_1_i"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:112 %muxLogicI1_to_bc_1_i = muxlogic i32 %tw_38_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_1_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:113 %bc_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1, i32 %tw_38_i

]]></Node>
<StgValue><ssdm name="bc_1_i"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:141 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:143 %d1_18 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1

]]></Node>
<StgValue><ssdm name="d1_18"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:144 %muxLogicI0_to_bd_4 = muxlogic i32 %d1_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bd_4"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:145 %muxLogicI1_to_bd_4 = muxlogic i32 %tw_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bd_4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:146 %bd_4 = fmul i32 %d1_18, i32 %tw_18

]]></Node>
<StgValue><ssdm name="bd_4"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:147 %muxLogicI0_to_bc_4 = muxlogic i32 %d1_18

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_bc_4"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:148 %muxLogicI1_to_bc_4 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_bc_4"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:149 %bc_4 = fmul i32 %d1_18, i32 %tw

]]></Node>
<StgValue><ssdm name="bc_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:0 %bitcast_ln16 = bitcast i32 %a

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i.i:1 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then.i.i:2 %xor_ln16 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="32">
<![CDATA[
if.then.i.i:3 %trunc_ln16 = trunc i32 %bitcast_ln16

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
if.then.i.i:4 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
if.then.i.i:5 %d1_imag_10 = bitcast i32 %xor_ln

]]></Node>
<StgValue><ssdm name="d1_imag_10"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i:6 %br_ln17 = br void %fpga_resource_hint.for.inc113.67

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:10 %d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %a, i32 %c, i32 %bd

]]></Node>
<StgValue><ssdm name="d1_real"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.69:11 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:17 %d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %a, i32 %d, i32 %bc

]]></Node>
<StgValue><ssdm name="d1_imag"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then4.i.69:18 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:78 %muxLogicI0_to_d1_real_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:79 %muxLogicI1_to_d1_real_18_i = muxlogic i32 %tw_36_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:80 %muxLogicI2_to_d1_real_18_i = muxlogic i32 %bd_11_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:81 %d1_real_18_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1, i32 %tw_36_i, i32 %bd_11_i

]]></Node>
<StgValue><ssdm name="d1_real_18_i"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:82 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_18_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:83 %muxLogicI0_to_d1_imag_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:84 %muxLogicI1_to_d1_imag_18_i = muxlogic i32 %tw_37_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:85 %muxLogicI2_to_d1_imag_18_i = muxlogic i32 %bc_11_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:86 %d1_imag_18_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1, i32 %tw_37_i, i32 %bc_11_i

]]></Node>
<StgValue><ssdm name="d1_imag_18_i"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:87 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_18_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:114 %muxLogicI0_to_d1_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:115 %muxLogicI1_to_d1_real_2_i = muxlogic i32 %tw_38_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:116 %muxLogicI2_to_d1_real_2_i = muxlogic i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:117 %d1_real_2_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1, i32 %tw_38_i, i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="d1_real_2_i"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:118 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_2_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:119 %muxLogicI0_to_d1_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:120 %muxLogicI1_to_d1_imag_2_i = muxlogic i32 %tw_39_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:121 %muxLogicI2_to_d1_imag_2_i = muxlogic i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:122 %d1_imag_2_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1, i32 %tw_39_i, i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="d1_imag_2_i"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:123 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_2_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:151 %muxLogicI0_to_d1_real_12 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_12"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:152 %muxLogicI1_to_d1_real_12 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_12"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:153 %muxLogicI2_to_d1_real_12 = muxlogic i32 %bd_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_12"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:154 %d1_real_12 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd_4

]]></Node>
<StgValue><ssdm name="d1_real_12"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:155 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_12, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:158 %muxLogicI0_to_d1_imag_12 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_12"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:159 %muxLogicI1_to_d1_imag_12 = muxlogic i32 %tw_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_12"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:160 %muxLogicI2_to_d1_imag_12 = muxlogic i32 %bc_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_12"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>fma_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:161 %d1_imag_12 = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_18, i32 %bc_4

]]></Node>
<StgValue><ssdm name="d1_imag_12"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:162 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_12, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="196" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:7 %muxLogicI0_to_d1_real = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:8 %muxLogicI1_to_d1_real = muxlogic i32 %c

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:9 %muxLogicI2_to_d1_real = muxlogic i32 %bd

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:14 %muxLogicI0_to_d1_imag = muxlogic i32 %a

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:15 %muxLogicI1_to_d1_imag = muxlogic i32 %d

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:16 %muxLogicI2_to_d1_imag = muxlogic i32 %bc

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:78 %muxLogicI0_to_d1_real_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:79 %muxLogicI1_to_d1_real_18_i = muxlogic i32 %tw_36_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:80 %muxLogicI2_to_d1_real_18_i = muxlogic i32 %bd_11_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_18_i"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:83 %muxLogicI0_to_d1_imag_18_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:84 %muxLogicI1_to_d1_imag_18_i = muxlogic i32 %tw_37_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:85 %muxLogicI2_to_d1_imag_18_i = muxlogic i32 %bc_11_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_18_i"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:114 %muxLogicI0_to_d1_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:115 %muxLogicI1_to_d1_real_2_i = muxlogic i32 %tw_38_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:116 %muxLogicI2_to_d1_real_2_i = muxlogic i32 %bd_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_2_i"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:119 %muxLogicI0_to_d1_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:120 %muxLogicI1_to_d1_imag_2_i = muxlogic i32 %tw_39_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:121 %muxLogicI2_to_d1_imag_2_i = muxlogic i32 %bc_1_i

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_2_i"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:151 %muxLogicI0_to_d1_real_12 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_real_12"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:152 %muxLogicI1_to_d1_real_12 = muxlogic i32 %tw

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_real_12"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:153 %muxLogicI2_to_d1_real_12 = muxlogic i32 %bd_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_real_12"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:158 %muxLogicI0_to_d1_imag_12 = muxlogic i32 %d1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d1_imag_12"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:159 %muxLogicI1_to_d1_imag_12 = muxlogic i32 %tw_18

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d1_imag_12"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:160 %muxLogicI2_to_d1_imag_12 = muxlogic i32 %bc_4

]]></Node>
<StgValue><ssdm name="muxLogicI2_to_d1_imag_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.69:6 %rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin20_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:12 %rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin20_i

]]></Node>
<StgValue><ssdm name="rend22_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.69:13 %rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin19_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then4.i.69:19 %rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin19_i

]]></Node>
<StgValue><ssdm name="rend20_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.then4.i.69:20 %br_ln30 = br void %fpga_resource_hint.for.inc113.67

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:0 %d1_real_11 = phi i32 %d1_real_10, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.69, i32 %a, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_real_11"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:1 %d1_imag_11 = phi i32 %d1_imag_10, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.69, i32 %d1_real_10, void %for.inc116.i

]]></Node>
<StgValue><ssdm name="d1_imag_11"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:88 %muxLogicI0_to_d2_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11_i"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:89 %muxLogicI1_to_d2_real_11_i = muxlogic i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11_i"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:92 %muxLogicI0_to_d2_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11_i"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:93 %muxLogicI1_to_d2_imag_11_i = muxlogic i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11_i"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:96 %muxLogicI0_to_d3_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11_i"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:97 %muxLogicI1_to_d3_real_11_i = muxlogic i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11_i"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:100 %muxLogicI0_to_d3_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11_i"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:101 %muxLogicI1_to_d3_imag_11_i = muxlogic i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:124 %muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:125 %muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:128 %muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:129 %muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:132 %muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:133 %muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:136 %muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:137 %muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:165 %muxLogicI0_to_d2_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_4"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:166 %muxLogicI1_to_d2_real_4 = muxlogic i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_4"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:171 %muxLogicI0_to_d2_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_4"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:172 %muxLogicI1_to_d2_imag_4 = muxlogic i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_4"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:177 %muxLogicI0_to_d3_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_4"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:178 %muxLogicI1_to_d3_real_4 = muxlogic i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_4"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:183 %muxLogicI0_to_d3_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_4"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:184 %muxLogicI1_to_d3_imag_4 = muxlogic i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="259" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:3 %muxLogicI0_to_d2_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:4 %muxLogicI1_to_d2_real = muxlogic i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:9 %muxLogicI0_to_d2_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:10 %muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:15 %muxLogicI0_to_d3_real = muxlogic i32 %d0_real

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:16 %muxLogicI1_to_d3_real = muxlogic i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:21 %muxLogicI0_to_d3_imag = muxlogic i32 %d0_imag

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:22 %muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:88 %muxLogicI0_to_d2_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_11_i"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:89 %muxLogicI1_to_d2_real_11_i = muxlogic i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_11_i"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:90 %d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d2_real_11_i"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:92 %muxLogicI0_to_d2_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_11_i"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:93 %muxLogicI1_to_d2_imag_11_i = muxlogic i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_11_i"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:94 %d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d2_imag_11_i"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:96 %muxLogicI0_to_d3_real_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_11_i"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:97 %muxLogicI1_to_d3_real_11_i = muxlogic i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_11_i"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:98 %d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d3_real_11_i"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:100 %muxLogicI0_to_d3_imag_11_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_11_i"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:101 %muxLogicI1_to_d3_imag_11_i = muxlogic i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_11_i"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:102 %d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d3_imag_11_i"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:124 %muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:125 %muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_1_i"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:126 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:128 %muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:129 %muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_1_i"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:130 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:132 %muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:133 %muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_1_i"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:134 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:136 %muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:137 %muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_1_i"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:138 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:165 %muxLogicI0_to_d2_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_real_4"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:166 %muxLogicI1_to_d2_real_4 = muxlogic i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_real_4"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:167 %d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d2_real_4"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:171 %muxLogicI0_to_d2_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d2_imag_4"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:172 %muxLogicI1_to_d2_imag_4 = muxlogic i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d2_imag_4"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:173 %d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d2_imag_4"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:177 %muxLogicI0_to_d3_real_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_real_4"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:178 %muxLogicI1_to_d3_real_4 = muxlogic i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_real_4"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:179 %d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d3_real_4"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:183 %muxLogicI0_to_d3_imag_4 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_d3_imag_4"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:184 %muxLogicI1_to_d3_imag_4 = muxlogic i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_d3_imag_4"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="4" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:185 %d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d3_imag_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="307" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:90 %d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d2_real_11_i"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:94 %d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d2_imag_11_i"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:98 %d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d3_real_11_i"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:102 %d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d3_imag_11_i"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:126 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:130 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:134 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:138 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:167 %d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d2_real_4"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:173 %d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d2_imag_4"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:179 %d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d3_real_4"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="3" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:185 %d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d3_imag_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="323" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:90 %d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d2_real_11_i"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:94 %d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d2_imag_11_i"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:98 %d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d3_real_11_i"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:102 %d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d3_imag_11_i"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:126 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:130 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:134 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:138 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:167 %d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d2_real_4"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:173 %d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d2_imag_4"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:179 %d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d3_real_4"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="2" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:185 %d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d3_imag_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="339" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:5 %d2_real = fadd i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:6 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:11 %d2_imag = fadd i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:12 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:17 %d3_real = fsub i32 %d0_real, i32 %d1_real_11

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:18 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:23 %d3_imag = fsub i32 %d0_imag, i32 %d1_imag_11

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:24 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:26 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:27 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:34 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:35 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:42 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:43 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:90 %d2_real_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d2_real_11_i"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:91 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_11_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:94 %d2_imag_11_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d2_imag_11_i"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:95 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_11_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:98 %d3_real_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load, i32 %d1_real_18_i

]]></Node>
<StgValue><ssdm name="d3_real_11_i"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:99 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_11_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:102 %d3_imag_11_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load, i32 %d1_imag_18_i

]]></Node>
<StgValue><ssdm name="d3_imag_11_i"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:103 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_11_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:126 %d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d2_real_1_i"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:127 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:130 %d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d2_imag_1_i"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:131 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1_i, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:134 %d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load, i32 %d1_real_2_i

]]></Node>
<StgValue><ssdm name="d3_real_1_i"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:135 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:138 %d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load, i32 %d1_imag_2_i

]]></Node>
<StgValue><ssdm name="d3_imag_1_i"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:139 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1_i, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:167 %d2_real_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d2_real_4"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:168 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_4, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:173 %d2_imag_4 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d2_imag_4"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:174 %specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_4, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln36"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:179 %d3_real_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load, i32 %d1_real_12

]]></Node>
<StgValue><ssdm name="d3_real_4"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:180 %specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_4, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln37"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="4">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:185 %d3_imag_4 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load, i32 %d1_imag_12

]]></Node>
<StgValue><ssdm name="d3_imag_4"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:186 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_4, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:188 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:189 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:192 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:193 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:194 %store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:198 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_11_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:199 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:200 %store_ln46 = store i32 %d2_real_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:204 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:205 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:206 %store_ln46 = store i32 %d2_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:210 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:211 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:212 %store_ln46 = store i32 %d2_real_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:216 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:217 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:218 %store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:222 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_11_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:223 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:224 %store_ln46 = store i32 %d2_imag_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:228 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:229 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:230 %store_ln46 = store i32 %d2_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:234 %muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln46"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:235 %muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln46"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:236 %store_ln46 = store i32 %d2_imag_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:2 %rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87

]]></Node>
<StgValue><ssdm name="rbegin17_i"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:7 %rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin17_i

]]></Node>
<StgValue><ssdm name="rend18_i"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:8 %rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86

]]></Node>
<StgValue><ssdm name="rbegin15_i"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:13 %rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin15_i

]]></Node>
<StgValue><ssdm name="rend16_i"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:14 %rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85

]]></Node>
<StgValue><ssdm name="rbegin13_i"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:19 %rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin13_i

]]></Node>
<StgValue><ssdm name="rend14_i"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:20 %rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84

]]></Node>
<StgValue><ssdm name="rbegin11_i"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:25 %rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin11_i

]]></Node>
<StgValue><ssdm name="rend12_i"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:28 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:29 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:36 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:37 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:44 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:45 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:150 %rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83

]]></Node>
<StgValue><ssdm name="rbegin9_i"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:156 %rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin9_i

]]></Node>
<StgValue><ssdm name="rend10_i"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:157 %rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin7_i"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:163 %rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin7_i

]]></Node>
<StgValue><ssdm name="rend8_i"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:164 %rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin5_i"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:169 %rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin5_i

]]></Node>
<StgValue><ssdm name="rend6_i"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:170 %rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin3_i"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:175 %rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin3_i

]]></Node>
<StgValue><ssdm name="rend4_i"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:176 %rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108

]]></Node>
<StgValue><ssdm name="rbegin1_i"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:181 %rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin1_i

]]></Node>
<StgValue><ssdm name="rend2_i"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:182 %rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:187 %rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin_i

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:190 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc113.67:191 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:195 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:196 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:197 %store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:201 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_11_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:202 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:203 %store_ln47 = store i32 %d3_real_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:207 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:208 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:209 %store_ln47 = store i32 %d3_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:213 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:214 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:215 %store_ln47 = store i32 %d3_real_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:219 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:220 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:221 %store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:225 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_11_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:226 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:227 %store_ln47 = store i32 %d3_imag_11_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:231 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:232 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:233 %store_ln47 = store i32 %d3_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc113.67:237 %muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_4

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln47"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc113.67:238 %muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln47"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc113.67:239 %store_ln47 = store i32 %d3_imag_4, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0">
<![CDATA[
FFT_stage_spatial_unroll<5>.exit:0 %ret_ln368 = ret

]]></Node>
<StgValue><ssdm name="ret_ln368"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="488" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="489" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="490" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="491" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="492" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="493" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="494" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="495" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="496" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="497" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="498" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="499" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="500" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="501" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="502" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="503" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="505" from="StgValue_504" to="indvar_flatten190" fromId="504" toId="13">
</dataflow>
<dataflow id="506" from="StgValue_504" to="m191" fromId="504" toId="14">
</dataflow>
<dataflow id="507" from="StgValue_504" to="k192" fromId="504" toId="15">
</dataflow>
<dataflow id="508" from="StgValue_504" to="add_ln368194" fromId="504" toId="16">
</dataflow>
<dataflow id="510" from="StgValue_509" to="store_ln0" fromId="509" toId="17">
</dataflow>
<dataflow id="511" from="add_ln368194" to="store_ln0" fromId="16" toId="17">
</dataflow>
<dataflow id="513" from="StgValue_512" to="store_ln0" fromId="512" toId="18">
</dataflow>
<dataflow id="514" from="k192" to="store_ln0" fromId="15" toId="18">
</dataflow>
<dataflow id="516" from="StgValue_515" to="store_ln0" fromId="515" toId="19">
</dataflow>
<dataflow id="517" from="m191" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="518" from="StgValue_512" to="store_ln0" fromId="512" toId="20">
</dataflow>
<dataflow id="519" from="indvar_flatten190" to="store_ln0" fromId="13" toId="20">
</dataflow>
<dataflow id="521" from="StgValue_520" to="icmp_ln371193" fromId="520" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="522" from="br_ln0" to="icmp_ln371193" fromId="21" toId="22">
</dataflow>
<dataflow id="523" from="xor_ln371" to="icmp_ln371193" fromId="96" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="524" from="br_ln368" to="icmp_ln371193" fromId="103" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="525" from="indvar_flatten190" to="indvar_flatten190_load" fromId="13" toId="23">
</dataflow>
<dataflow id="526" from="m191" to="m191_load" fromId="14" toId="24">
</dataflow>
<dataflow id="527" from="k192" to="k192_load" fromId="15" toId="25">
</dataflow>
<dataflow id="528" from="add_ln368194" to="add_ln368194_load" fromId="16" toId="26">
</dataflow>
<dataflow id="529" from="indvar_flatten190_load" to="add_ln368_3" fromId="23" toId="27">
</dataflow>
<dataflow id="531" from="StgValue_530" to="add_ln368_3" fromId="530" toId="27">
</dataflow>
<dataflow id="532" from="icmp_ln371193" to="select_ln368" fromId="22" toId="28">
</dataflow>
<dataflow id="533" from="k192_load" to="select_ln368" fromId="25" toId="28">
</dataflow>
<dataflow id="534" from="StgValue_512" to="select_ln368" fromId="512" toId="28">
</dataflow>
<dataflow id="535" from="icmp_ln371193" to="m" fromId="22" toId="29">
</dataflow>
<dataflow id="536" from="m191_load" to="m" fromId="24" toId="29">
</dataflow>
<dataflow id="537" from="add_ln368194_load" to="m" fromId="26" toId="29">
</dataflow>
<dataflow id="538" from="select_ln368" to="trunc_ln371" fromId="28" toId="30">
</dataflow>
<dataflow id="540" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="c" fromId="539" toId="31">
</dataflow>
<dataflow id="542" from="StgValue_541" to="c" fromId="541" toId="31">
</dataflow>
<dataflow id="544" from="StgValue_543" to="c" fromId="543" toId="31">
</dataflow>
<dataflow id="546" from="StgValue_545" to="c" fromId="545" toId="31">
</dataflow>
<dataflow id="548" from="StgValue_547" to="c" fromId="547" toId="31">
</dataflow>
<dataflow id="550" from="StgValue_549" to="c" fromId="549" toId="31">
</dataflow>
<dataflow id="552" from="StgValue_551" to="c" fromId="551" toId="31">
</dataflow>
<dataflow id="554" from="StgValue_553" to="c" fromId="553" toId="31">
</dataflow>
<dataflow id="556" from="StgValue_555" to="c" fromId="555" toId="31">
</dataflow>
<dataflow id="558" from="StgValue_557" to="c" fromId="557" toId="31">
</dataflow>
<dataflow id="559" from="trunc_ln371" to="c" fromId="30" toId="31">
</dataflow>
<dataflow id="560" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="d" fromId="539" toId="32">
</dataflow>
<dataflow id="561" from="StgValue_541" to="d" fromId="541" toId="32">
</dataflow>
<dataflow id="563" from="StgValue_562" to="d" fromId="562" toId="32">
</dataflow>
<dataflow id="564" from="StgValue_545" to="d" fromId="545" toId="32">
</dataflow>
<dataflow id="565" from="StgValue_555" to="d" fromId="555" toId="32">
</dataflow>
<dataflow id="566" from="StgValue_549" to="d" fromId="549" toId="32">
</dataflow>
<dataflow id="568" from="StgValue_567" to="d" fromId="567" toId="32">
</dataflow>
<dataflow id="569" from="StgValue_553" to="d" fromId="553" toId="32">
</dataflow>
<dataflow id="570" from="StgValue_555" to="d" fromId="555" toId="32">
</dataflow>
<dataflow id="571" from="StgValue_557" to="d" fromId="557" toId="32">
</dataflow>
<dataflow id="572" from="trunc_ln371" to="d" fromId="30" toId="32">
</dataflow>
<dataflow id="574" from="_ssdm_op_PartSelect.i4.i9.i32.i32" to="tmp" fromId="573" toId="33">
</dataflow>
<dataflow id="575" from="m" to="tmp" fromId="29" toId="33">
</dataflow>
<dataflow id="577" from="StgValue_576" to="tmp" fromId="576" toId="33">
</dataflow>
<dataflow id="579" from="StgValue_578" to="tmp" fromId="578" toId="33">
</dataflow>
<dataflow id="581" from="_ssdm_op_PartSelect.i2.i5.i32.i32" to="tmp_s" fromId="580" toId="34">
</dataflow>
<dataflow id="582" from="select_ln368" to="tmp_s" fromId="28" toId="34">
</dataflow>
<dataflow id="584" from="StgValue_583" to="tmp_s" fromId="583" toId="34">
</dataflow>
<dataflow id="586" from="StgValue_585" to="tmp_s" fromId="585" toId="34">
</dataflow>
<dataflow id="588" from="_ssdm_op_BitConcatenate.i6.i4.i2" to="lshr_ln" fromId="587" toId="35">
</dataflow>
<dataflow id="589" from="tmp" to="lshr_ln" fromId="33" toId="35">
</dataflow>
<dataflow id="590" from="tmp_s" to="lshr_ln" fromId="34" toId="35">
</dataflow>
<dataflow id="591" from="lshr_ln" to="zext_ln381" fromId="35" toId="36">
</dataflow>
<dataflow id="593" from="_ssdm_op_PartSelect.i3.i9.i32.i32" to="tmp_225" fromId="592" toId="37">
</dataflow>
<dataflow id="594" from="m" to="tmp_225" fromId="29" toId="37">
</dataflow>
<dataflow id="596" from="StgValue_595" to="tmp_225" fromId="595" toId="37">
</dataflow>
<dataflow id="597" from="StgValue_578" to="tmp_225" fromId="578" toId="37">
</dataflow>
<dataflow id="599" from="_ssdm_op_BitConcatenate.i6.i3.i1.i2" to="or_ln7" fromId="598" toId="38">
</dataflow>
<dataflow id="600" from="tmp_225" to="or_ln7" fromId="37" toId="38">
</dataflow>
<dataflow id="601" from="StgValue_520" to="or_ln7" fromId="520" toId="38">
</dataflow>
<dataflow id="602" from="tmp_s" to="or_ln7" fromId="34" toId="38">
</dataflow>
<dataflow id="603" from="or_ln7" to="zext_ln7" fromId="38" toId="39">
</dataflow>
<dataflow id="604" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" fromId="502" toId="40">
</dataflow>
<dataflow id="606" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" fromId="605" toId="40">
</dataflow>
<dataflow id="607" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" fromId="36" toId="40">
</dataflow>
<dataflow id="608" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" fromId="503" toId="41">
</dataflow>
<dataflow id="609" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" fromId="605" toId="41">
</dataflow>
<dataflow id="610" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" fromId="36" toId="41">
</dataflow>
<dataflow id="611" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" to="muxLogicRAMAddr_to_d0_real" fromId="40" toId="42">
</dataflow>
<dataflow id="612" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" to="d0_real" fromId="40" toId="43">
</dataflow>
<dataflow id="613" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" to="muxLogicRAMAddr_to_d0_imag" fromId="41" toId="44">
</dataflow>
<dataflow id="614" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" to="d0_imag" fromId="41" toId="45">
</dataflow>
<dataflow id="615" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" fromId="502" toId="46">
</dataflow>
<dataflow id="616" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" fromId="605" toId="46">
</dataflow>
<dataflow id="617" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" fromId="39" toId="46">
</dataflow>
<dataflow id="618" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" fromId="503" toId="47">
</dataflow>
<dataflow id="619" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" fromId="605" toId="47">
</dataflow>
<dataflow id="620" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" fromId="39" toId="47">
</dataflow>
<dataflow id="621" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" to="muxLogicRAMAddr_to_a" fromId="46" toId="48">
</dataflow>
<dataflow id="622" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" to="a" fromId="46" toId="49">
</dataflow>
<dataflow id="623" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" to="muxLogicRAMAddr_to_d1_real_10" fromId="47" toId="50">
</dataflow>
<dataflow id="624" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" to="d1_real_10" fromId="47" toId="51">
</dataflow>
<dataflow id="625" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" fromId="496" toId="52">
</dataflow>
<dataflow id="626" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" fromId="605" toId="52">
</dataflow>
<dataflow id="627" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" fromId="36" toId="52">
</dataflow>
<dataflow id="628" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" fromId="499" toId="53">
</dataflow>
<dataflow id="629" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" fromId="605" toId="53">
</dataflow>
<dataflow id="630" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" fromId="36" toId="53">
</dataflow>
<dataflow id="631" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" fromId="496" toId="54">
</dataflow>
<dataflow id="632" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" fromId="605" toId="54">
</dataflow>
<dataflow id="633" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" fromId="39" toId="54">
</dataflow>
<dataflow id="634" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" fromId="499" toId="55">
</dataflow>
<dataflow id="635" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" fromId="605" toId="55">
</dataflow>
<dataflow id="636" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" fromId="39" toId="55">
</dataflow>
<dataflow id="637" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" fromId="497" toId="56">
</dataflow>
<dataflow id="638" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" fromId="605" toId="56">
</dataflow>
<dataflow id="639" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" fromId="36" toId="56">
</dataflow>
<dataflow id="640" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" fromId="500" toId="57">
</dataflow>
<dataflow id="641" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" fromId="605" toId="57">
</dataflow>
<dataflow id="642" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" fromId="36" toId="57">
</dataflow>
<dataflow id="643" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" fromId="497" toId="58">
</dataflow>
<dataflow id="644" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" fromId="605" toId="58">
</dataflow>
<dataflow id="645" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" fromId="39" toId="58">
</dataflow>
<dataflow id="646" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" fromId="500" toId="59">
</dataflow>
<dataflow id="647" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" fromId="605" toId="59">
</dataflow>
<dataflow id="648" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" fromId="39" toId="59">
</dataflow>
<dataflow id="649" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw_36_i" fromId="539" toId="60">
</dataflow>
<dataflow id="650" from="StgValue_541" to="tw_36_i" fromId="541" toId="60">
</dataflow>
<dataflow id="652" from="StgValue_651" to="tw_36_i" fromId="651" toId="60">
</dataflow>
<dataflow id="653" from="StgValue_545" to="tw_36_i" fromId="545" toId="60">
</dataflow>
<dataflow id="655" from="StgValue_654" to="tw_36_i" fromId="654" toId="60">
</dataflow>
<dataflow id="656" from="StgValue_549" to="tw_36_i" fromId="549" toId="60">
</dataflow>
<dataflow id="658" from="StgValue_657" to="tw_36_i" fromId="657" toId="60">
</dataflow>
<dataflow id="659" from="StgValue_553" to="tw_36_i" fromId="553" toId="60">
</dataflow>
<dataflow id="661" from="StgValue_660" to="tw_36_i" fromId="660" toId="60">
</dataflow>
<dataflow id="662" from="StgValue_557" to="tw_36_i" fromId="557" toId="60">
</dataflow>
<dataflow id="663" from="trunc_ln371" to="tw_36_i" fromId="30" toId="60">
</dataflow>
<dataflow id="664" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw_38_i" fromId="539" toId="61">
</dataflow>
<dataflow id="665" from="StgValue_541" to="tw_38_i" fromId="541" toId="61">
</dataflow>
<dataflow id="667" from="StgValue_666" to="tw_38_i" fromId="666" toId="61">
</dataflow>
<dataflow id="668" from="StgValue_545" to="tw_38_i" fromId="545" toId="61">
</dataflow>
<dataflow id="670" from="StgValue_669" to="tw_38_i" fromId="669" toId="61">
</dataflow>
<dataflow id="671" from="StgValue_549" to="tw_38_i" fromId="549" toId="61">
</dataflow>
<dataflow id="673" from="StgValue_672" to="tw_38_i" fromId="672" toId="61">
</dataflow>
<dataflow id="674" from="StgValue_553" to="tw_38_i" fromId="553" toId="61">
</dataflow>
<dataflow id="676" from="StgValue_675" to="tw_38_i" fromId="675" toId="61">
</dataflow>
<dataflow id="677" from="StgValue_557" to="tw_38_i" fromId="557" toId="61">
</dataflow>
<dataflow id="678" from="trunc_ln371" to="tw_38_i" fromId="30" toId="61">
</dataflow>
<dataflow id="679" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw" fromId="539" toId="62">
</dataflow>
<dataflow id="680" from="StgValue_541" to="tw" fromId="541" toId="62">
</dataflow>
<dataflow id="682" from="StgValue_681" to="tw" fromId="681" toId="62">
</dataflow>
<dataflow id="683" from="StgValue_545" to="tw" fromId="545" toId="62">
</dataflow>
<dataflow id="685" from="StgValue_684" to="tw" fromId="684" toId="62">
</dataflow>
<dataflow id="686" from="StgValue_549" to="tw" fromId="549" toId="62">
</dataflow>
<dataflow id="688" from="StgValue_687" to="tw" fromId="687" toId="62">
</dataflow>
<dataflow id="689" from="StgValue_553" to="tw" fromId="553" toId="62">
</dataflow>
<dataflow id="691" from="StgValue_690" to="tw" fromId="690" toId="62">
</dataflow>
<dataflow id="692" from="StgValue_557" to="tw" fromId="557" toId="62">
</dataflow>
<dataflow id="693" from="trunc_ln371" to="tw" fromId="30" toId="62">
</dataflow>
<dataflow id="694" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw_37_i" fromId="539" toId="63">
</dataflow>
<dataflow id="695" from="StgValue_541" to="tw_37_i" fromId="541" toId="63">
</dataflow>
<dataflow id="696" from="StgValue_657" to="tw_37_i" fromId="657" toId="63">
</dataflow>
<dataflow id="697" from="StgValue_545" to="tw_37_i" fromId="545" toId="63">
</dataflow>
<dataflow id="698" from="StgValue_660" to="tw_37_i" fromId="660" toId="63">
</dataflow>
<dataflow id="699" from="StgValue_549" to="tw_37_i" fromId="549" toId="63">
</dataflow>
<dataflow id="700" from="StgValue_690" to="tw_37_i" fromId="690" toId="63">
</dataflow>
<dataflow id="701" from="StgValue_553" to="tw_37_i" fromId="553" toId="63">
</dataflow>
<dataflow id="702" from="StgValue_687" to="tw_37_i" fromId="687" toId="63">
</dataflow>
<dataflow id="703" from="StgValue_557" to="tw_37_i" fromId="557" toId="63">
</dataflow>
<dataflow id="704" from="trunc_ln371" to="tw_37_i" fromId="30" toId="63">
</dataflow>
<dataflow id="705" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw_39_i" fromId="539" toId="64">
</dataflow>
<dataflow id="706" from="StgValue_541" to="tw_39_i" fromId="541" toId="64">
</dataflow>
<dataflow id="707" from="StgValue_672" to="tw_39_i" fromId="672" toId="64">
</dataflow>
<dataflow id="708" from="StgValue_545" to="tw_39_i" fromId="545" toId="64">
</dataflow>
<dataflow id="709" from="StgValue_675" to="tw_39_i" fromId="675" toId="64">
</dataflow>
<dataflow id="710" from="StgValue_549" to="tw_39_i" fromId="549" toId="64">
</dataflow>
<dataflow id="711" from="StgValue_675" to="tw_39_i" fromId="675" toId="64">
</dataflow>
<dataflow id="712" from="StgValue_553" to="tw_39_i" fromId="553" toId="64">
</dataflow>
<dataflow id="713" from="StgValue_672" to="tw_39_i" fromId="672" toId="64">
</dataflow>
<dataflow id="714" from="StgValue_557" to="tw_39_i" fromId="557" toId="64">
</dataflow>
<dataflow id="715" from="trunc_ln371" to="tw_39_i" fromId="30" toId="64">
</dataflow>
<dataflow id="716" from="_ssdm_op_SparseMux.ap_auto.4float.float.i4" to="tw_18" fromId="539" toId="65">
</dataflow>
<dataflow id="717" from="StgValue_541" to="tw_18" fromId="541" toId="65">
</dataflow>
<dataflow id="718" from="StgValue_687" to="tw_18" fromId="687" toId="65">
</dataflow>
<dataflow id="719" from="StgValue_545" to="tw_18" fromId="545" toId="65">
</dataflow>
<dataflow id="720" from="StgValue_690" to="tw_18" fromId="690" toId="65">
</dataflow>
<dataflow id="721" from="StgValue_549" to="tw_18" fromId="549" toId="65">
</dataflow>
<dataflow id="722" from="StgValue_660" to="tw_18" fromId="660" toId="65">
</dataflow>
<dataflow id="723" from="StgValue_553" to="tw_18" fromId="553" toId="65">
</dataflow>
<dataflow id="724" from="StgValue_657" to="tw_18" fromId="657" toId="65">
</dataflow>
<dataflow id="725" from="StgValue_557" to="tw_18" fromId="557" toId="65">
</dataflow>
<dataflow id="726" from="trunc_ln371" to="tw_18" fromId="30" toId="65">
</dataflow>
<dataflow id="727" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" fromId="498" toId="66">
</dataflow>
<dataflow id="728" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" fromId="605" toId="66">
</dataflow>
<dataflow id="729" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" fromId="36" toId="66">
</dataflow>
<dataflow id="730" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" fromId="501" toId="67">
</dataflow>
<dataflow id="731" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" fromId="605" toId="67">
</dataflow>
<dataflow id="732" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" fromId="36" toId="67">
</dataflow>
<dataflow id="733" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" fromId="498" toId="68">
</dataflow>
<dataflow id="734" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" fromId="605" toId="68">
</dataflow>
<dataflow id="735" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" fromId="39" toId="68">
</dataflow>
<dataflow id="736" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" fromId="501" toId="69">
</dataflow>
<dataflow id="737" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" fromId="605" toId="69">
</dataflow>
<dataflow id="738" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" fromId="39" toId="69">
</dataflow>
<dataflow id="739" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" fromId="52" toId="70">
</dataflow>
<dataflow id="740" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" fromId="52" toId="71">
</dataflow>
<dataflow id="741" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" fromId="54" toId="72">
</dataflow>
<dataflow id="742" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" fromId="54" toId="73">
</dataflow>
<dataflow id="743" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" fromId="56" toId="74">
</dataflow>
<dataflow id="744" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" fromId="56" toId="75">
</dataflow>
<dataflow id="745" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" fromId="58" toId="76">
</dataflow>
<dataflow id="746" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" fromId="58" toId="77">
</dataflow>
<dataflow id="747" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" fromId="66" toId="78">
</dataflow>
<dataflow id="748" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" fromId="66" toId="79">
</dataflow>
<dataflow id="749" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" to="muxLogicRAMAddr_to_d1" fromId="68" toId="80">
</dataflow>
<dataflow id="750" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" to="d1" fromId="68" toId="81">
</dataflow>
<dataflow id="751" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" fromId="53" toId="82">
</dataflow>
<dataflow id="752" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" fromId="53" toId="83">
</dataflow>
<dataflow id="753" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" fromId="55" toId="84">
</dataflow>
<dataflow id="754" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" fromId="55" toId="85">
</dataflow>
<dataflow id="755" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" fromId="57" toId="86">
</dataflow>
<dataflow id="756" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" fromId="57" toId="87">
</dataflow>
<dataflow id="757" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" fromId="59" toId="88">
</dataflow>
<dataflow id="758" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" fromId="59" toId="89">
</dataflow>
<dataflow id="759" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" to="muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" fromId="67" toId="90">
</dataflow>
<dataflow id="760" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" fromId="67" toId="91">
</dataflow>
<dataflow id="761" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" to="muxLogicRAMAddr_to_d1_18" fromId="69" toId="92">
</dataflow>
<dataflow id="762" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" to="d1_18" fromId="69" toId="93">
</dataflow>
<dataflow id="763" from="select_ln368" to="k" fromId="28" toId="94">
</dataflow>
<dataflow id="765" from="StgValue_764" to="k" fromId="764" toId="94">
</dataflow>
<dataflow id="767" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_4" fromId="766" toId="95">
</dataflow>
<dataflow id="768" from="k" to="tmp_4" fromId="94" toId="95">
</dataflow>
<dataflow id="769" from="StgValue_576" to="tmp_4" fromId="576" toId="95">
</dataflow>
<dataflow id="770" from="tmp_4" to="xor_ln371" fromId="95" toId="96">
</dataflow>
<dataflow id="771" from="StgValue_520" to="xor_ln371" fromId="520" toId="96">
</dataflow>
<dataflow id="772" from="m" to="add_ln368" fromId="29" toId="97">
</dataflow>
<dataflow id="773" from="StgValue_509" to="add_ln368" fromId="509" toId="97">
</dataflow>
<dataflow id="774" from="indvar_flatten190_load" to="icmp_ln368" fromId="23" toId="98">
</dataflow>
<dataflow id="776" from="StgValue_775" to="icmp_ln368" fromId="775" toId="98">
</dataflow>
<dataflow id="777" from="add_ln368" to="store_ln368" fromId="97" toId="99">
</dataflow>
<dataflow id="778" from="add_ln368194" to="store_ln368" fromId="16" toId="99">
</dataflow>
<dataflow id="779" from="k" to="store_ln371" fromId="94" toId="100">
</dataflow>
<dataflow id="780" from="k192" to="store_ln371" fromId="15" toId="100">
</dataflow>
<dataflow id="781" from="m" to="store_ln368" fromId="29" toId="101">
</dataflow>
<dataflow id="782" from="m191" to="store_ln368" fromId="14" toId="101">
</dataflow>
<dataflow id="783" from="add_ln368_3" to="store_ln368" fromId="27" toId="102">
</dataflow>
<dataflow id="784" from="indvar_flatten190" to="store_ln368" fromId="13" toId="102">
</dataflow>
<dataflow id="785" from="icmp_ln368" to="br_ln368" fromId="98" toId="103">
</dataflow>
<dataflow id="787" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="786" toId="104">
</dataflow>
<dataflow id="789" from="R_Pair_loop_R_Group_loop_str" to="specloopname_ln0" fromId="788" toId="104">
</dataflow>
<dataflow id="791" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="790" toId="105">
</dataflow>
<dataflow id="793" from="StgValue_792" to="speclooptripcount_ln0" fromId="792" toId="105">
</dataflow>
<dataflow id="794" from="StgValue_792" to="speclooptripcount_ln0" fromId="792" toId="105">
</dataflow>
<dataflow id="795" from="StgValue_792" to="speclooptripcount_ln0" fromId="792" toId="105">
</dataflow>
<dataflow id="797" from="_ssdm_op_SpecPerformance" to="specperformance_ln369" fromId="796" toId="106">
</dataflow>
<dataflow id="798" from="StgValue_504" to="specperformance_ln369" fromId="504" toId="106">
</dataflow>
<dataflow id="799" from="StgValue_792" to="specperformance_ln369" fromId="792" toId="106">
</dataflow>
<dataflow id="800" from="StgValue_605" to="specperformance_ln369" fromId="605" toId="106">
</dataflow>
<dataflow id="801" from="StgValue_605" to="specperformance_ln369" fromId="605" toId="106">
</dataflow>
<dataflow id="802" from="StgValue_605" to="specperformance_ln369" fromId="605" toId="106">
</dataflow>
<dataflow id="803" from="StgValue_605" to="specperformance_ln369" fromId="605" toId="106">
</dataflow>
<dataflow id="804" from="StgValue_605" to="specperformance_ln369" fromId="605" toId="106">
</dataflow>
<dataflow id="806" from="StgValue_805" to="specperformance_ln369" fromId="805" toId="106">
</dataflow>
<dataflow id="808" from="empty_73" to="specperformance_ln369" fromId="807" toId="106">
</dataflow>
<dataflow id="810" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="809" toId="107">
</dataflow>
<dataflow id="811" from="StgValue_504" to="specpipeline_ln0" fromId="504" toId="107">
</dataflow>
<dataflow id="812" from="StgValue_805" to="specpipeline_ln0" fromId="805" toId="107">
</dataflow>
<dataflow id="813" from="StgValue_805" to="specpipeline_ln0" fromId="805" toId="107">
</dataflow>
<dataflow id="814" from="StgValue_805" to="specpipeline_ln0" fromId="805" toId="107">
</dataflow>
<dataflow id="815" from="empty_73" to="specpipeline_ln0" fromId="807" toId="107">
</dataflow>
<dataflow id="816" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr" to="d0_real" fromId="40" toId="108">
</dataflow>
<dataflow id="817" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr" to="d0_imag" fromId="41" toId="109">
</dataflow>
<dataflow id="818" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_0_addr_1" to="a" fromId="46" toId="110">
</dataflow>
<dataflow id="819" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_0_addr_1" to="d1_real_10" fromId="47" toId="111">
</dataflow>
<dataflow id="820" from="trunc_ln371" to="switch_ln13" fromId="30" toId="112">
</dataflow>
<dataflow id="821" from="StgValue_549" to="switch_ln13" fromId="549" toId="112">
</dataflow>
<dataflow id="822" from="StgValue_541" to="switch_ln13" fromId="541" toId="112">
</dataflow>
<dataflow id="823" from="d1_real_10" to="muxLogicI0_to_bd" fromId="111" toId="113">
</dataflow>
<dataflow id="824" from="d" to="muxLogicI1_to_bd" fromId="32" toId="114">
</dataflow>
<dataflow id="825" from="d1_real_10" to="bd" fromId="111" toId="115">
</dataflow>
<dataflow id="826" from="d" to="bd" fromId="32" toId="115">
</dataflow>
<dataflow id="827" from="d1_real_10" to="muxLogicI0_to_bc" fromId="111" toId="116">
</dataflow>
<dataflow id="828" from="c" to="muxLogicI1_to_bc" fromId="31" toId="117">
</dataflow>
<dataflow id="829" from="d1_real_10" to="bc" fromId="111" toId="118">
</dataflow>
<dataflow id="830" from="c" to="bc" fromId="31" toId="118">
</dataflow>
<dataflow id="831" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" fromId="52" toId="119">
</dataflow>
<dataflow id="832" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" fromId="54" toId="120">
</dataflow>
<dataflow id="833" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" fromId="56" toId="121">
</dataflow>
<dataflow id="834" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" fromId="58" toId="122">
</dataflow>
<dataflow id="835" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" fromId="66" toId="123">
</dataflow>
<dataflow id="836" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_addr_1" to="d1" fromId="68" toId="124">
</dataflow>
<dataflow id="837" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" fromId="53" toId="125">
</dataflow>
<dataflow id="838" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" fromId="55" toId="126">
</dataflow>
<dataflow id="839" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" to="muxLogicI0_to_bd_11_i" fromId="126" toId="127">
</dataflow>
<dataflow id="840" from="tw_37_i" to="muxLogicI1_to_bd_11_i" fromId="63" toId="128">
</dataflow>
<dataflow id="841" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" to="bd_11_i" fromId="126" toId="129">
</dataflow>
<dataflow id="842" from="tw_37_i" to="bd_11_i" fromId="63" toId="129">
</dataflow>
<dataflow id="843" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" to="muxLogicI0_to_bc_11_i" fromId="126" toId="130">
</dataflow>
<dataflow id="844" from="tw_36_i" to="muxLogicI1_to_bc_11_i" fromId="60" toId="131">
</dataflow>
<dataflow id="845" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_1" to="bc_11_i" fromId="126" toId="132">
</dataflow>
<dataflow id="846" from="tw_36_i" to="bc_11_i" fromId="60" toId="132">
</dataflow>
<dataflow id="847" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" fromId="57" toId="133">
</dataflow>
<dataflow id="848" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_addr_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" fromId="59" toId="134">
</dataflow>
<dataflow id="849" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" to="muxLogicI0_to_bd_1_i" fromId="134" toId="135">
</dataflow>
<dataflow id="850" from="tw_39_i" to="muxLogicI1_to_bd_1_i" fromId="64" toId="136">
</dataflow>
<dataflow id="851" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" to="bd_1_i" fromId="134" toId="137">
</dataflow>
<dataflow id="852" from="tw_39_i" to="bd_1_i" fromId="64" toId="137">
</dataflow>
<dataflow id="853" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" to="muxLogicI0_to_bc_1_i" fromId="134" toId="138">
</dataflow>
<dataflow id="854" from="tw_38_i" to="muxLogicI1_to_bc_1_i" fromId="61" toId="139">
</dataflow>
<dataflow id="855" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_1" to="bc_1_i" fromId="134" toId="140">
</dataflow>
<dataflow id="856" from="tw_38_i" to="bc_1_i" fromId="61" toId="140">
</dataflow>
<dataflow id="857" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" fromId="67" toId="141">
</dataflow>
<dataflow id="858" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_addr_1" to="d1_18" fromId="69" toId="142">
</dataflow>
<dataflow id="859" from="d1_18" to="muxLogicI0_to_bd_4" fromId="142" toId="143">
</dataflow>
<dataflow id="860" from="tw_18" to="muxLogicI1_to_bd_4" fromId="65" toId="144">
</dataflow>
<dataflow id="861" from="d1_18" to="bd_4" fromId="142" toId="145">
</dataflow>
<dataflow id="862" from="tw_18" to="bd_4" fromId="65" toId="145">
</dataflow>
<dataflow id="863" from="d1_18" to="muxLogicI0_to_bc_4" fromId="142" toId="146">
</dataflow>
<dataflow id="864" from="tw" to="muxLogicI1_to_bc_4" fromId="62" toId="147">
</dataflow>
<dataflow id="865" from="d1_18" to="bc_4" fromId="142" toId="148">
</dataflow>
<dataflow id="866" from="tw" to="bc_4" fromId="62" toId="148">
</dataflow>
<dataflow id="867" from="a" to="bitcast_ln16" fromId="110" toId="149">
</dataflow>
<dataflow id="869" from="_ssdm_op_BitSelect.i1.i32.i32" to="bit_sel" fromId="868" toId="150">
</dataflow>
<dataflow id="870" from="bitcast_ln16" to="bit_sel" fromId="149" toId="150">
</dataflow>
<dataflow id="872" from="StgValue_871" to="bit_sel" fromId="871" toId="150">
</dataflow>
<dataflow id="873" from="bit_sel" to="xor_ln16" fromId="150" toId="151">
</dataflow>
<dataflow id="874" from="StgValue_520" to="xor_ln16" fromId="520" toId="151">
</dataflow>
<dataflow id="875" from="bitcast_ln16" to="trunc_ln16" fromId="149" toId="152">
</dataflow>
<dataflow id="877" from="_ssdm_op_BitConcatenate.i32.i1.i31" to="xor_ln" fromId="876" toId="153">
</dataflow>
<dataflow id="878" from="xor_ln16" to="xor_ln" fromId="151" toId="153">
</dataflow>
<dataflow id="879" from="trunc_ln16" to="xor_ln" fromId="152" toId="153">
</dataflow>
<dataflow id="880" from="xor_ln" to="d1_imag_10" fromId="153" toId="154">
</dataflow>
<dataflow id="881" from="a" to="muxLogicI0_to_d1_real" fromId="110" toId="156">
</dataflow>
<dataflow id="882" from="c" to="muxLogicI1_to_d1_real" fromId="31" toId="157">
</dataflow>
<dataflow id="883" from="bd" to="muxLogicI2_to_d1_real" fromId="115" toId="158">
</dataflow>
<dataflow id="885" from="_ssdm_op_FMSUB" to="d1_real" fromId="884" toId="159">
</dataflow>
<dataflow id="886" from="a" to="d1_real" fromId="110" toId="159">
</dataflow>
<dataflow id="887" from="c" to="d1_real" fromId="31" toId="159">
</dataflow>
<dataflow id="888" from="bd" to="d1_real" fromId="115" toId="159">
</dataflow>
<dataflow id="890" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="889" toId="160">
</dataflow>
<dataflow id="891" from="d1_real" to="specfucore_ln19" fromId="159" toId="160">
</dataflow>
<dataflow id="893" from="StgValue_892" to="specfucore_ln19" fromId="892" toId="160">
</dataflow>
<dataflow id="895" from="StgValue_894" to="specfucore_ln19" fromId="894" toId="160">
</dataflow>
<dataflow id="897" from="StgValue_896" to="specfucore_ln19" fromId="896" toId="160">
</dataflow>
<dataflow id="898" from="a" to="muxLogicI0_to_d1_imag" fromId="110" toId="161">
</dataflow>
<dataflow id="899" from="d" to="muxLogicI1_to_d1_imag" fromId="32" toId="162">
</dataflow>
<dataflow id="900" from="bc" to="muxLogicI2_to_d1_imag" fromId="118" toId="163">
</dataflow>
<dataflow id="902" from="_ssdm_op_FMADD" to="d1_imag" fromId="901" toId="164">
</dataflow>
<dataflow id="903" from="a" to="d1_imag" fromId="110" toId="164">
</dataflow>
<dataflow id="904" from="d" to="d1_imag" fromId="32" toId="164">
</dataflow>
<dataflow id="905" from="bc" to="d1_imag" fromId="118" toId="164">
</dataflow>
<dataflow id="906" from="_ssdm_op_SpecFUCore" to="specfucore_ln20" fromId="889" toId="165">
</dataflow>
<dataflow id="907" from="d1_imag" to="specfucore_ln20" fromId="164" toId="165">
</dataflow>
<dataflow id="909" from="StgValue_908" to="specfucore_ln20" fromId="908" toId="165">
</dataflow>
<dataflow id="910" from="StgValue_894" to="specfucore_ln20" fromId="894" toId="165">
</dataflow>
<dataflow id="911" from="StgValue_896" to="specfucore_ln20" fromId="896" toId="165">
</dataflow>
<dataflow id="912" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="muxLogicI0_to_d1_real_18_i" fromId="120" toId="166">
</dataflow>
<dataflow id="913" from="tw_36_i" to="muxLogicI1_to_d1_real_18_i" fromId="60" toId="167">
</dataflow>
<dataflow id="914" from="bd_11_i" to="muxLogicI2_to_d1_real_18_i" fromId="129" toId="168">
</dataflow>
<dataflow id="915" from="_ssdm_op_FMSUB" to="d1_real_18_i" fromId="884" toId="169">
</dataflow>
<dataflow id="916" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="d1_real_18_i" fromId="120" toId="169">
</dataflow>
<dataflow id="917" from="tw_36_i" to="d1_real_18_i" fromId="60" toId="169">
</dataflow>
<dataflow id="918" from="bd_11_i" to="d1_real_18_i" fromId="129" toId="169">
</dataflow>
<dataflow id="919" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="889" toId="170">
</dataflow>
<dataflow id="920" from="d1_real_18_i" to="specfucore_ln19" fromId="169" toId="170">
</dataflow>
<dataflow id="921" from="StgValue_892" to="specfucore_ln19" fromId="892" toId="170">
</dataflow>
<dataflow id="922" from="StgValue_894" to="specfucore_ln19" fromId="894" toId="170">
</dataflow>
<dataflow id="923" from="StgValue_896" to="specfucore_ln19" fromId="896" toId="170">
</dataflow>
<dataflow id="924" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="muxLogicI0_to_d1_imag_18_i" fromId="120" toId="171">
</dataflow>
<dataflow id="925" from="tw_37_i" to="muxLogicI1_to_d1_imag_18_i" fromId="63" toId="172">
</dataflow>
<dataflow id="926" from="bc_11_i" to="muxLogicI2_to_d1_imag_18_i" fromId="132" toId="173">
</dataflow>
<dataflow id="927" from="_ssdm_op_FMADD" to="d1_imag_18_i" fromId="901" toId="174">
</dataflow>
<dataflow id="928" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="d1_imag_18_i" fromId="120" toId="174">
</dataflow>
<dataflow id="929" from="tw_37_i" to="d1_imag_18_i" fromId="63" toId="174">
</dataflow>
<dataflow id="930" from="bc_11_i" to="d1_imag_18_i" fromId="132" toId="174">
</dataflow>
<dataflow id="931" from="_ssdm_op_SpecFUCore" to="specfucore_ln20" fromId="889" toId="175">
</dataflow>
<dataflow id="932" from="d1_imag_18_i" to="specfucore_ln20" fromId="174" toId="175">
</dataflow>
<dataflow id="933" from="StgValue_908" to="specfucore_ln20" fromId="908" toId="175">
</dataflow>
<dataflow id="934" from="StgValue_894" to="specfucore_ln20" fromId="894" toId="175">
</dataflow>
<dataflow id="935" from="StgValue_896" to="specfucore_ln20" fromId="896" toId="175">
</dataflow>
<dataflow id="936" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="muxLogicI0_to_d1_real_2_i" fromId="122" toId="176">
</dataflow>
<dataflow id="937" from="tw_38_i" to="muxLogicI1_to_d1_real_2_i" fromId="61" toId="177">
</dataflow>
<dataflow id="938" from="bd_1_i" to="muxLogicI2_to_d1_real_2_i" fromId="137" toId="178">
</dataflow>
<dataflow id="939" from="_ssdm_op_FMSUB" to="d1_real_2_i" fromId="884" toId="179">
</dataflow>
<dataflow id="940" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="d1_real_2_i" fromId="122" toId="179">
</dataflow>
<dataflow id="941" from="tw_38_i" to="d1_real_2_i" fromId="61" toId="179">
</dataflow>
<dataflow id="942" from="bd_1_i" to="d1_real_2_i" fromId="137" toId="179">
</dataflow>
<dataflow id="943" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="889" toId="180">
</dataflow>
<dataflow id="944" from="d1_real_2_i" to="specfucore_ln19" fromId="179" toId="180">
</dataflow>
<dataflow id="945" from="StgValue_892" to="specfucore_ln19" fromId="892" toId="180">
</dataflow>
<dataflow id="946" from="StgValue_894" to="specfucore_ln19" fromId="894" toId="180">
</dataflow>
<dataflow id="947" from="StgValue_896" to="specfucore_ln19" fromId="896" toId="180">
</dataflow>
<dataflow id="948" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="muxLogicI0_to_d1_imag_2_i" fromId="122" toId="181">
</dataflow>
<dataflow id="949" from="tw_39_i" to="muxLogicI1_to_d1_imag_2_i" fromId="64" toId="182">
</dataflow>
<dataflow id="950" from="bc_1_i" to="muxLogicI2_to_d1_imag_2_i" fromId="140" toId="183">
</dataflow>
<dataflow id="951" from="_ssdm_op_FMADD" to="d1_imag_2_i" fromId="901" toId="184">
</dataflow>
<dataflow id="952" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="d1_imag_2_i" fromId="122" toId="184">
</dataflow>
<dataflow id="953" from="tw_39_i" to="d1_imag_2_i" fromId="64" toId="184">
</dataflow>
<dataflow id="954" from="bc_1_i" to="d1_imag_2_i" fromId="140" toId="184">
</dataflow>
<dataflow id="955" from="_ssdm_op_SpecFUCore" to="specfucore_ln20" fromId="889" toId="185">
</dataflow>
<dataflow id="956" from="d1_imag_2_i" to="specfucore_ln20" fromId="184" toId="185">
</dataflow>
<dataflow id="957" from="StgValue_908" to="specfucore_ln20" fromId="908" toId="185">
</dataflow>
<dataflow id="958" from="StgValue_894" to="specfucore_ln20" fromId="894" toId="185">
</dataflow>
<dataflow id="959" from="StgValue_896" to="specfucore_ln20" fromId="896" toId="185">
</dataflow>
<dataflow id="960" from="d1" to="muxLogicI0_to_d1_real_12" fromId="124" toId="186">
</dataflow>
<dataflow id="961" from="tw" to="muxLogicI1_to_d1_real_12" fromId="62" toId="187">
</dataflow>
<dataflow id="962" from="bd_4" to="muxLogicI2_to_d1_real_12" fromId="145" toId="188">
</dataflow>
<dataflow id="963" from="_ssdm_op_FMSUB" to="d1_real_12" fromId="884" toId="189">
</dataflow>
<dataflow id="964" from="d1" to="d1_real_12" fromId="124" toId="189">
</dataflow>
<dataflow id="965" from="tw" to="d1_real_12" fromId="62" toId="189">
</dataflow>
<dataflow id="966" from="bd_4" to="d1_real_12" fromId="145" toId="189">
</dataflow>
<dataflow id="967" from="_ssdm_op_SpecFUCore" to="specfucore_ln19" fromId="889" toId="190">
</dataflow>
<dataflow id="968" from="d1_real_12" to="specfucore_ln19" fromId="189" toId="190">
</dataflow>
<dataflow id="969" from="StgValue_892" to="specfucore_ln19" fromId="892" toId="190">
</dataflow>
<dataflow id="970" from="StgValue_894" to="specfucore_ln19" fromId="894" toId="190">
</dataflow>
<dataflow id="971" from="StgValue_896" to="specfucore_ln19" fromId="896" toId="190">
</dataflow>
<dataflow id="972" from="d1" to="muxLogicI0_to_d1_imag_12" fromId="124" toId="191">
</dataflow>
<dataflow id="973" from="tw_18" to="muxLogicI1_to_d1_imag_12" fromId="65" toId="192">
</dataflow>
<dataflow id="974" from="bc_4" to="muxLogicI2_to_d1_imag_12" fromId="148" toId="193">
</dataflow>
<dataflow id="975" from="_ssdm_op_FMADD" to="d1_imag_12" fromId="901" toId="194">
</dataflow>
<dataflow id="976" from="d1" to="d1_imag_12" fromId="124" toId="194">
</dataflow>
<dataflow id="977" from="tw_18" to="d1_imag_12" fromId="65" toId="194">
</dataflow>
<dataflow id="978" from="bc_4" to="d1_imag_12" fromId="148" toId="194">
</dataflow>
<dataflow id="979" from="_ssdm_op_SpecFUCore" to="specfucore_ln20" fromId="889" toId="195">
</dataflow>
<dataflow id="980" from="d1_imag_12" to="specfucore_ln20" fromId="194" toId="195">
</dataflow>
<dataflow id="981" from="StgValue_908" to="specfucore_ln20" fromId="908" toId="195">
</dataflow>
<dataflow id="982" from="StgValue_894" to="specfucore_ln20" fromId="894" toId="195">
</dataflow>
<dataflow id="983" from="StgValue_896" to="specfucore_ln20" fromId="896" toId="195">
</dataflow>
<dataflow id="984" from="a" to="muxLogicI0_to_d1_real" fromId="110" toId="196">
</dataflow>
<dataflow id="985" from="c" to="muxLogicI1_to_d1_real" fromId="31" toId="197">
</dataflow>
<dataflow id="986" from="bd" to="muxLogicI2_to_d1_real" fromId="115" toId="198">
</dataflow>
<dataflow id="987" from="a" to="muxLogicI0_to_d1_imag" fromId="110" toId="199">
</dataflow>
<dataflow id="988" from="d" to="muxLogicI1_to_d1_imag" fromId="32" toId="200">
</dataflow>
<dataflow id="989" from="bc" to="muxLogicI2_to_d1_imag" fromId="118" toId="201">
</dataflow>
<dataflow id="990" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="muxLogicI0_to_d1_real_18_i" fromId="120" toId="202">
</dataflow>
<dataflow id="991" from="tw_36_i" to="muxLogicI1_to_d1_real_18_i" fromId="60" toId="203">
</dataflow>
<dataflow id="992" from="bd_11_i" to="muxLogicI2_to_d1_real_18_i" fromId="129" toId="204">
</dataflow>
<dataflow id="993" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1" to="muxLogicI0_to_d1_imag_18_i" fromId="120" toId="205">
</dataflow>
<dataflow id="994" from="tw_37_i" to="muxLogicI1_to_d1_imag_18_i" fromId="63" toId="206">
</dataflow>
<dataflow id="995" from="bc_11_i" to="muxLogicI2_to_d1_imag_18_i" fromId="132" toId="207">
</dataflow>
<dataflow id="996" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="muxLogicI0_to_d1_real_2_i" fromId="122" toId="208">
</dataflow>
<dataflow id="997" from="tw_38_i" to="muxLogicI1_to_d1_real_2_i" fromId="61" toId="209">
</dataflow>
<dataflow id="998" from="bd_1_i" to="muxLogicI2_to_d1_real_2_i" fromId="137" toId="210">
</dataflow>
<dataflow id="999" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1" to="muxLogicI0_to_d1_imag_2_i" fromId="122" toId="211">
</dataflow>
<dataflow id="1000" from="tw_39_i" to="muxLogicI1_to_d1_imag_2_i" fromId="64" toId="212">
</dataflow>
<dataflow id="1001" from="bc_1_i" to="muxLogicI2_to_d1_imag_2_i" fromId="140" toId="213">
</dataflow>
<dataflow id="1002" from="d1" to="muxLogicI0_to_d1_real_12" fromId="124" toId="214">
</dataflow>
<dataflow id="1003" from="tw" to="muxLogicI1_to_d1_real_12" fromId="62" toId="215">
</dataflow>
<dataflow id="1004" from="bd_4" to="muxLogicI2_to_d1_real_12" fromId="145" toId="216">
</dataflow>
<dataflow id="1005" from="d1" to="muxLogicI0_to_d1_imag_12" fromId="124" toId="217">
</dataflow>
<dataflow id="1006" from="tw_18" to="muxLogicI1_to_d1_imag_12" fromId="65" toId="218">
</dataflow>
<dataflow id="1007" from="bc_4" to="muxLogicI2_to_d1_imag_12" fromId="148" toId="219">
</dataflow>
<dataflow id="1009" from="_ssdm_op_SpecRegionBegin" to="rbegin20_i" fromId="1008" toId="220">
</dataflow>
<dataflow id="1011" from="empty_41" to="rbegin20_i" fromId="1010" toId="220">
</dataflow>
<dataflow id="1013" from="_ssdm_op_SpecRegionEnd" to="rend22_i" fromId="1012" toId="221">
</dataflow>
<dataflow id="1014" from="empty_41" to="rend22_i" fromId="1010" toId="221">
</dataflow>
<dataflow id="1015" from="rbegin20_i" to="rend22_i" fromId="220" toId="221">
</dataflow>
<dataflow id="1016" from="_ssdm_op_SpecRegionBegin" to="rbegin19_i" fromId="1008" toId="222">
</dataflow>
<dataflow id="1018" from="empty_77" to="rbegin19_i" fromId="1017" toId="222">
</dataflow>
<dataflow id="1019" from="_ssdm_op_SpecRegionEnd" to="rend20_i" fromId="1012" toId="223">
</dataflow>
<dataflow id="1020" from="empty_77" to="rend20_i" fromId="1017" toId="223">
</dataflow>
<dataflow id="1021" from="rbegin19_i" to="rend20_i" fromId="222" toId="223">
</dataflow>
<dataflow id="1022" from="d1_real_10" to="d1_real_11" fromId="111" toId="225">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1023" from="br_ln17" to="d1_real_11" fromId="155" toId="225">
</dataflow>
<dataflow id="1024" from="d1_real" to="d1_real_11" fromId="159" toId="225">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1025" from="br_ln30" to="d1_real_11" fromId="224" toId="225">
</dataflow>
<dataflow id="1026" from="a" to="d1_real_11" fromId="110" toId="225">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1027" from="switch_ln13" to="d1_real_11" fromId="112" toId="225">
</dataflow>
<dataflow id="1028" from="d1_imag_10" to="d1_imag_11" fromId="154" toId="226">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="-8"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1029" from="br_ln17" to="d1_imag_11" fromId="155" toId="226">
</dataflow>
<dataflow id="1030" from="d1_imag" to="d1_imag_11" fromId="164" toId="226">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="!8"/>
<literal name="trunc_ln371" val="!0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1031" from="br_ln30" to="d1_imag_11" fromId="224" toId="226">
</dataflow>
<dataflow id="1032" from="d1_real_10" to="d1_imag_11" fromId="111" toId="226">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1033" from="switch_ln13" to="d1_imag_11" fromId="112" toId="226">
</dataflow>
<dataflow id="1034" from="d0_real" to="muxLogicI0_to_d2_real" fromId="108" toId="227">
</dataflow>
<dataflow id="1035" from="d1_real_11" to="muxLogicI1_to_d2_real" fromId="225" toId="228">
</dataflow>
<dataflow id="1036" from="d0_imag" to="muxLogicI0_to_d2_imag" fromId="109" toId="229">
</dataflow>
<dataflow id="1037" from="d1_imag_11" to="muxLogicI1_to_d2_imag" fromId="226" toId="230">
</dataflow>
<dataflow id="1038" from="d0_real" to="muxLogicI0_to_d3_real" fromId="108" toId="231">
</dataflow>
<dataflow id="1039" from="d1_real_11" to="muxLogicI1_to_d3_real" fromId="225" toId="232">
</dataflow>
<dataflow id="1040" from="d0_imag" to="muxLogicI0_to_d3_imag" fromId="109" toId="233">
</dataflow>
<dataflow id="1041" from="d1_imag_11" to="muxLogicI1_to_d3_imag" fromId="226" toId="234">
</dataflow>
<dataflow id="1042" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="muxLogicI0_to_d2_real_11_i" fromId="119" toId="235">
</dataflow>
<dataflow id="1043" from="d1_real_18_i" to="muxLogicI1_to_d2_real_11_i" fromId="169" toId="236">
</dataflow>
<dataflow id="1044" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="muxLogicI0_to_d2_imag_11_i" fromId="125" toId="237">
</dataflow>
<dataflow id="1045" from="d1_imag_18_i" to="muxLogicI1_to_d2_imag_11_i" fromId="174" toId="238">
</dataflow>
<dataflow id="1046" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="muxLogicI0_to_d3_real_11_i" fromId="119" toId="239">
</dataflow>
<dataflow id="1047" from="d1_real_18_i" to="muxLogicI1_to_d3_real_11_i" fromId="169" toId="240">
</dataflow>
<dataflow id="1048" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="muxLogicI0_to_d3_imag_11_i" fromId="125" toId="241">
</dataflow>
<dataflow id="1049" from="d1_imag_18_i" to="muxLogicI1_to_d3_imag_11_i" fromId="174" toId="242">
</dataflow>
<dataflow id="1050" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="muxLogicI0_to_d2_real_1_i" fromId="121" toId="243">
</dataflow>
<dataflow id="1051" from="d1_real_2_i" to="muxLogicI1_to_d2_real_1_i" fromId="179" toId="244">
</dataflow>
<dataflow id="1052" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="muxLogicI0_to_d2_imag_1_i" fromId="133" toId="245">
</dataflow>
<dataflow id="1053" from="d1_imag_2_i" to="muxLogicI1_to_d2_imag_1_i" fromId="184" toId="246">
</dataflow>
<dataflow id="1054" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="muxLogicI0_to_d3_real_1_i" fromId="121" toId="247">
</dataflow>
<dataflow id="1055" from="d1_real_2_i" to="muxLogicI1_to_d3_real_1_i" fromId="179" toId="248">
</dataflow>
<dataflow id="1056" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="muxLogicI0_to_d3_imag_1_i" fromId="133" toId="249">
</dataflow>
<dataflow id="1057" from="d1_imag_2_i" to="muxLogicI1_to_d3_imag_1_i" fromId="184" toId="250">
</dataflow>
<dataflow id="1058" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="muxLogicI0_to_d2_real_4" fromId="123" toId="251">
</dataflow>
<dataflow id="1059" from="d1_real_12" to="muxLogicI1_to_d2_real_4" fromId="189" toId="252">
</dataflow>
<dataflow id="1060" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="muxLogicI0_to_d2_imag_4" fromId="141" toId="253">
</dataflow>
<dataflow id="1061" from="d1_imag_12" to="muxLogicI1_to_d2_imag_4" fromId="194" toId="254">
</dataflow>
<dataflow id="1062" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="muxLogicI0_to_d3_real_4" fromId="123" toId="255">
</dataflow>
<dataflow id="1063" from="d1_real_12" to="muxLogicI1_to_d3_real_4" fromId="189" toId="256">
</dataflow>
<dataflow id="1064" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="muxLogicI0_to_d3_imag_4" fromId="141" toId="257">
</dataflow>
<dataflow id="1065" from="d1_imag_12" to="muxLogicI1_to_d3_imag_4" fromId="194" toId="258">
</dataflow>
<dataflow id="1066" from="d0_real" to="muxLogicI0_to_d2_real" fromId="108" toId="259">
</dataflow>
<dataflow id="1067" from="d1_real_11" to="muxLogicI1_to_d2_real" fromId="225" toId="260">
</dataflow>
<dataflow id="1068" from="d0_real" to="d2_real" fromId="108" toId="261">
</dataflow>
<dataflow id="1069" from="d1_real_11" to="d2_real" fromId="225" toId="261">
</dataflow>
<dataflow id="1070" from="d0_imag" to="muxLogicI0_to_d2_imag" fromId="109" toId="262">
</dataflow>
<dataflow id="1071" from="d1_imag_11" to="muxLogicI1_to_d2_imag" fromId="226" toId="263">
</dataflow>
<dataflow id="1072" from="d0_imag" to="d2_imag" fromId="109" toId="264">
</dataflow>
<dataflow id="1073" from="d1_imag_11" to="d2_imag" fromId="226" toId="264">
</dataflow>
<dataflow id="1074" from="d0_real" to="muxLogicI0_to_d3_real" fromId="108" toId="265">
</dataflow>
<dataflow id="1075" from="d1_real_11" to="muxLogicI1_to_d3_real" fromId="225" toId="266">
</dataflow>
<dataflow id="1076" from="d0_real" to="d3_real" fromId="108" toId="267">
</dataflow>
<dataflow id="1077" from="d1_real_11" to="d3_real" fromId="225" toId="267">
</dataflow>
<dataflow id="1078" from="d0_imag" to="muxLogicI0_to_d3_imag" fromId="109" toId="268">
</dataflow>
<dataflow id="1079" from="d1_imag_11" to="muxLogicI1_to_d3_imag" fromId="226" toId="269">
</dataflow>
<dataflow id="1080" from="d0_imag" to="d3_imag" fromId="109" toId="270">
</dataflow>
<dataflow id="1081" from="d1_imag_11" to="d3_imag" fromId="226" toId="270">
</dataflow>
<dataflow id="1082" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="muxLogicI0_to_d2_real_11_i" fromId="119" toId="271">
</dataflow>
<dataflow id="1083" from="d1_real_18_i" to="muxLogicI1_to_d2_real_11_i" fromId="169" toId="272">
</dataflow>
<dataflow id="1084" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d2_real_11_i" fromId="119" toId="273">
</dataflow>
<dataflow id="1085" from="d1_real_18_i" to="d2_real_11_i" fromId="169" toId="273">
</dataflow>
<dataflow id="1086" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="muxLogicI0_to_d2_imag_11_i" fromId="125" toId="274">
</dataflow>
<dataflow id="1087" from="d1_imag_18_i" to="muxLogicI1_to_d2_imag_11_i" fromId="174" toId="275">
</dataflow>
<dataflow id="1088" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d2_imag_11_i" fromId="125" toId="276">
</dataflow>
<dataflow id="1089" from="d1_imag_18_i" to="d2_imag_11_i" fromId="174" toId="276">
</dataflow>
<dataflow id="1090" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="muxLogicI0_to_d3_real_11_i" fromId="119" toId="277">
</dataflow>
<dataflow id="1091" from="d1_real_18_i" to="muxLogicI1_to_d3_real_11_i" fromId="169" toId="278">
</dataflow>
<dataflow id="1092" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d3_real_11_i" fromId="119" toId="279">
</dataflow>
<dataflow id="1093" from="d1_real_18_i" to="d3_real_11_i" fromId="169" toId="279">
</dataflow>
<dataflow id="1094" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="muxLogicI0_to_d3_imag_11_i" fromId="125" toId="280">
</dataflow>
<dataflow id="1095" from="d1_imag_18_i" to="muxLogicI1_to_d3_imag_11_i" fromId="174" toId="281">
</dataflow>
<dataflow id="1096" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d3_imag_11_i" fromId="125" toId="282">
</dataflow>
<dataflow id="1097" from="d1_imag_18_i" to="d3_imag_11_i" fromId="174" toId="282">
</dataflow>
<dataflow id="1098" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="muxLogicI0_to_d2_real_1_i" fromId="121" toId="283">
</dataflow>
<dataflow id="1099" from="d1_real_2_i" to="muxLogicI1_to_d2_real_1_i" fromId="179" toId="284">
</dataflow>
<dataflow id="1100" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d2_real_1_i" fromId="121" toId="285">
</dataflow>
<dataflow id="1101" from="d1_real_2_i" to="d2_real_1_i" fromId="179" toId="285">
</dataflow>
<dataflow id="1102" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="muxLogicI0_to_d2_imag_1_i" fromId="133" toId="286">
</dataflow>
<dataflow id="1103" from="d1_imag_2_i" to="muxLogicI1_to_d2_imag_1_i" fromId="184" toId="287">
</dataflow>
<dataflow id="1104" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d2_imag_1_i" fromId="133" toId="288">
</dataflow>
<dataflow id="1105" from="d1_imag_2_i" to="d2_imag_1_i" fromId="184" toId="288">
</dataflow>
<dataflow id="1106" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="muxLogicI0_to_d3_real_1_i" fromId="121" toId="289">
</dataflow>
<dataflow id="1107" from="d1_real_2_i" to="muxLogicI1_to_d3_real_1_i" fromId="179" toId="290">
</dataflow>
<dataflow id="1108" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d3_real_1_i" fromId="121" toId="291">
</dataflow>
<dataflow id="1109" from="d1_real_2_i" to="d3_real_1_i" fromId="179" toId="291">
</dataflow>
<dataflow id="1110" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="muxLogicI0_to_d3_imag_1_i" fromId="133" toId="292">
</dataflow>
<dataflow id="1111" from="d1_imag_2_i" to="muxLogicI1_to_d3_imag_1_i" fromId="184" toId="293">
</dataflow>
<dataflow id="1112" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d3_imag_1_i" fromId="133" toId="294">
</dataflow>
<dataflow id="1113" from="d1_imag_2_i" to="d3_imag_1_i" fromId="184" toId="294">
</dataflow>
<dataflow id="1114" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="muxLogicI0_to_d2_real_4" fromId="123" toId="295">
</dataflow>
<dataflow id="1115" from="d1_real_12" to="muxLogicI1_to_d2_real_4" fromId="189" toId="296">
</dataflow>
<dataflow id="1116" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d2_real_4" fromId="123" toId="297">
</dataflow>
<dataflow id="1117" from="d1_real_12" to="d2_real_4" fromId="189" toId="297">
</dataflow>
<dataflow id="1118" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="muxLogicI0_to_d2_imag_4" fromId="141" toId="298">
</dataflow>
<dataflow id="1119" from="d1_imag_12" to="muxLogicI1_to_d2_imag_4" fromId="194" toId="299">
</dataflow>
<dataflow id="1120" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d2_imag_4" fromId="141" toId="300">
</dataflow>
<dataflow id="1121" from="d1_imag_12" to="d2_imag_4" fromId="194" toId="300">
</dataflow>
<dataflow id="1122" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="muxLogicI0_to_d3_real_4" fromId="123" toId="301">
</dataflow>
<dataflow id="1123" from="d1_real_12" to="muxLogicI1_to_d3_real_4" fromId="189" toId="302">
</dataflow>
<dataflow id="1124" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d3_real_4" fromId="123" toId="303">
</dataflow>
<dataflow id="1125" from="d1_real_12" to="d3_real_4" fromId="189" toId="303">
</dataflow>
<dataflow id="1126" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="muxLogicI0_to_d3_imag_4" fromId="141" toId="304">
</dataflow>
<dataflow id="1127" from="d1_imag_12" to="muxLogicI1_to_d3_imag_4" fromId="194" toId="305">
</dataflow>
<dataflow id="1128" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d3_imag_4" fromId="141" toId="306">
</dataflow>
<dataflow id="1129" from="d1_imag_12" to="d3_imag_4" fromId="194" toId="306">
</dataflow>
<dataflow id="1130" from="d0_real" to="d2_real" fromId="108" toId="307">
</dataflow>
<dataflow id="1131" from="d1_real_11" to="d2_real" fromId="225" toId="307">
</dataflow>
<dataflow id="1132" from="d0_imag" to="d2_imag" fromId="109" toId="308">
</dataflow>
<dataflow id="1133" from="d1_imag_11" to="d2_imag" fromId="226" toId="308">
</dataflow>
<dataflow id="1134" from="d0_real" to="d3_real" fromId="108" toId="309">
</dataflow>
<dataflow id="1135" from="d1_real_11" to="d3_real" fromId="225" toId="309">
</dataflow>
<dataflow id="1136" from="d0_imag" to="d3_imag" fromId="109" toId="310">
</dataflow>
<dataflow id="1137" from="d1_imag_11" to="d3_imag" fromId="226" toId="310">
</dataflow>
<dataflow id="1138" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d2_real_11_i" fromId="119" toId="311">
</dataflow>
<dataflow id="1139" from="d1_real_18_i" to="d2_real_11_i" fromId="169" toId="311">
</dataflow>
<dataflow id="1140" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d2_imag_11_i" fromId="125" toId="312">
</dataflow>
<dataflow id="1141" from="d1_imag_18_i" to="d2_imag_11_i" fromId="174" toId="312">
</dataflow>
<dataflow id="1142" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d3_real_11_i" fromId="119" toId="313">
</dataflow>
<dataflow id="1143" from="d1_real_18_i" to="d3_real_11_i" fromId="169" toId="313">
</dataflow>
<dataflow id="1144" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d3_imag_11_i" fromId="125" toId="314">
</dataflow>
<dataflow id="1145" from="d1_imag_18_i" to="d3_imag_11_i" fromId="174" toId="314">
</dataflow>
<dataflow id="1146" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d2_real_1_i" fromId="121" toId="315">
</dataflow>
<dataflow id="1147" from="d1_real_2_i" to="d2_real_1_i" fromId="179" toId="315">
</dataflow>
<dataflow id="1148" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d2_imag_1_i" fromId="133" toId="316">
</dataflow>
<dataflow id="1149" from="d1_imag_2_i" to="d2_imag_1_i" fromId="184" toId="316">
</dataflow>
<dataflow id="1150" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d3_real_1_i" fromId="121" toId="317">
</dataflow>
<dataflow id="1151" from="d1_real_2_i" to="d3_real_1_i" fromId="179" toId="317">
</dataflow>
<dataflow id="1152" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d3_imag_1_i" fromId="133" toId="318">
</dataflow>
<dataflow id="1153" from="d1_imag_2_i" to="d3_imag_1_i" fromId="184" toId="318">
</dataflow>
<dataflow id="1154" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d2_real_4" fromId="123" toId="319">
</dataflow>
<dataflow id="1155" from="d1_real_12" to="d2_real_4" fromId="189" toId="319">
</dataflow>
<dataflow id="1156" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d2_imag_4" fromId="141" toId="320">
</dataflow>
<dataflow id="1157" from="d1_imag_12" to="d2_imag_4" fromId="194" toId="320">
</dataflow>
<dataflow id="1158" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d3_real_4" fromId="123" toId="321">
</dataflow>
<dataflow id="1159" from="d1_real_12" to="d3_real_4" fromId="189" toId="321">
</dataflow>
<dataflow id="1160" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d3_imag_4" fromId="141" toId="322">
</dataflow>
<dataflow id="1161" from="d1_imag_12" to="d3_imag_4" fromId="194" toId="322">
</dataflow>
<dataflow id="1162" from="d0_real" to="d2_real" fromId="108" toId="323">
</dataflow>
<dataflow id="1163" from="d1_real_11" to="d2_real" fromId="225" toId="323">
</dataflow>
<dataflow id="1164" from="d0_imag" to="d2_imag" fromId="109" toId="324">
</dataflow>
<dataflow id="1165" from="d1_imag_11" to="d2_imag" fromId="226" toId="324">
</dataflow>
<dataflow id="1166" from="d0_real" to="d3_real" fromId="108" toId="325">
</dataflow>
<dataflow id="1167" from="d1_real_11" to="d3_real" fromId="225" toId="325">
</dataflow>
<dataflow id="1168" from="d0_imag" to="d3_imag" fromId="109" toId="326">
</dataflow>
<dataflow id="1169" from="d1_imag_11" to="d3_imag" fromId="226" toId="326">
</dataflow>
<dataflow id="1170" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d2_real_11_i" fromId="119" toId="327">
</dataflow>
<dataflow id="1171" from="d1_real_18_i" to="d2_real_11_i" fromId="169" toId="327">
</dataflow>
<dataflow id="1172" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d2_imag_11_i" fromId="125" toId="328">
</dataflow>
<dataflow id="1173" from="d1_imag_18_i" to="d2_imag_11_i" fromId="174" toId="328">
</dataflow>
<dataflow id="1174" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d3_real_11_i" fromId="119" toId="329">
</dataflow>
<dataflow id="1175" from="d1_real_18_i" to="d3_real_11_i" fromId="169" toId="329">
</dataflow>
<dataflow id="1176" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d3_imag_11_i" fromId="125" toId="330">
</dataflow>
<dataflow id="1177" from="d1_imag_18_i" to="d3_imag_11_i" fromId="174" toId="330">
</dataflow>
<dataflow id="1178" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d2_real_1_i" fromId="121" toId="331">
</dataflow>
<dataflow id="1179" from="d1_real_2_i" to="d2_real_1_i" fromId="179" toId="331">
</dataflow>
<dataflow id="1180" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d2_imag_1_i" fromId="133" toId="332">
</dataflow>
<dataflow id="1181" from="d1_imag_2_i" to="d2_imag_1_i" fromId="184" toId="332">
</dataflow>
<dataflow id="1182" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d3_real_1_i" fromId="121" toId="333">
</dataflow>
<dataflow id="1183" from="d1_real_2_i" to="d3_real_1_i" fromId="179" toId="333">
</dataflow>
<dataflow id="1184" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d3_imag_1_i" fromId="133" toId="334">
</dataflow>
<dataflow id="1185" from="d1_imag_2_i" to="d3_imag_1_i" fromId="184" toId="334">
</dataflow>
<dataflow id="1186" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d2_real_4" fromId="123" toId="335">
</dataflow>
<dataflow id="1187" from="d1_real_12" to="d2_real_4" fromId="189" toId="335">
</dataflow>
<dataflow id="1188" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d2_imag_4" fromId="141" toId="336">
</dataflow>
<dataflow id="1189" from="d1_imag_12" to="d2_imag_4" fromId="194" toId="336">
</dataflow>
<dataflow id="1190" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d3_real_4" fromId="123" toId="337">
</dataflow>
<dataflow id="1191" from="d1_real_12" to="d3_real_4" fromId="189" toId="337">
</dataflow>
<dataflow id="1192" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d3_imag_4" fromId="141" toId="338">
</dataflow>
<dataflow id="1193" from="d1_imag_12" to="d3_imag_4" fromId="194" toId="338">
</dataflow>
<dataflow id="1194" from="d0_real" to="d2_real" fromId="108" toId="339">
</dataflow>
<dataflow id="1195" from="d1_real_11" to="d2_real" fromId="225" toId="339">
</dataflow>
<dataflow id="1196" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="889" toId="340">
</dataflow>
<dataflow id="1197" from="d2_real" to="specfucore_ln35" fromId="339" toId="340">
</dataflow>
<dataflow id="1198" from="StgValue_908" to="specfucore_ln35" fromId="908" toId="340">
</dataflow>
<dataflow id="1199" from="StgValue_894" to="specfucore_ln35" fromId="894" toId="340">
</dataflow>
<dataflow id="1200" from="StgValue_896" to="specfucore_ln35" fromId="896" toId="340">
</dataflow>
<dataflow id="1201" from="d0_imag" to="d2_imag" fromId="109" toId="341">
</dataflow>
<dataflow id="1202" from="d1_imag_11" to="d2_imag" fromId="226" toId="341">
</dataflow>
<dataflow id="1203" from="_ssdm_op_SpecFUCore" to="specfucore_ln36" fromId="889" toId="342">
</dataflow>
<dataflow id="1204" from="d2_imag" to="specfucore_ln36" fromId="341" toId="342">
</dataflow>
<dataflow id="1205" from="StgValue_908" to="specfucore_ln36" fromId="908" toId="342">
</dataflow>
<dataflow id="1206" from="StgValue_894" to="specfucore_ln36" fromId="894" toId="342">
</dataflow>
<dataflow id="1207" from="StgValue_896" to="specfucore_ln36" fromId="896" toId="342">
</dataflow>
<dataflow id="1208" from="d0_real" to="d3_real" fromId="108" toId="343">
</dataflow>
<dataflow id="1209" from="d1_real_11" to="d3_real" fromId="225" toId="343">
</dataflow>
<dataflow id="1210" from="_ssdm_op_SpecFUCore" to="specfucore_ln37" fromId="889" toId="344">
</dataflow>
<dataflow id="1211" from="d3_real" to="specfucore_ln37" fromId="343" toId="344">
</dataflow>
<dataflow id="1212" from="StgValue_892" to="specfucore_ln37" fromId="892" toId="344">
</dataflow>
<dataflow id="1213" from="StgValue_894" to="specfucore_ln37" fromId="894" toId="344">
</dataflow>
<dataflow id="1214" from="StgValue_896" to="specfucore_ln37" fromId="896" toId="344">
</dataflow>
<dataflow id="1215" from="d0_imag" to="d3_imag" fromId="109" toId="345">
</dataflow>
<dataflow id="1216" from="d1_imag_11" to="d3_imag" fromId="226" toId="345">
</dataflow>
<dataflow id="1217" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="889" toId="346">
</dataflow>
<dataflow id="1218" from="d3_imag" to="specfucore_ln38" fromId="345" toId="346">
</dataflow>
<dataflow id="1219" from="StgValue_892" to="specfucore_ln38" fromId="892" toId="346">
</dataflow>
<dataflow id="1220" from="StgValue_894" to="specfucore_ln38" fromId="894" toId="346">
</dataflow>
<dataflow id="1221" from="StgValue_896" to="specfucore_ln38" fromId="896" toId="346">
</dataflow>
<dataflow id="1222" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" fromId="488" toId="347">
</dataflow>
<dataflow id="1223" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" fromId="605" toId="347">
</dataflow>
<dataflow id="1224" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" fromId="36" toId="347">
</dataflow>
<dataflow id="1225" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" fromId="492" toId="348">
</dataflow>
<dataflow id="1226" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" fromId="605" toId="348">
</dataflow>
<dataflow id="1227" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" fromId="36" toId="348">
</dataflow>
<dataflow id="1228" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" fromId="489" toId="349">
</dataflow>
<dataflow id="1229" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" fromId="605" toId="349">
</dataflow>
<dataflow id="1230" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" fromId="36" toId="349">
</dataflow>
<dataflow id="1231" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" fromId="493" toId="350">
</dataflow>
<dataflow id="1232" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" fromId="605" toId="350">
</dataflow>
<dataflow id="1233" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" fromId="36" toId="350">
</dataflow>
<dataflow id="1234" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" fromId="490" toId="351">
</dataflow>
<dataflow id="1235" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" fromId="605" toId="351">
</dataflow>
<dataflow id="1236" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" fromId="36" toId="351">
</dataflow>
<dataflow id="1237" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" fromId="494" toId="352">
</dataflow>
<dataflow id="1238" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" fromId="605" toId="352">
</dataflow>
<dataflow id="1239" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" fromId="36" toId="352">
</dataflow>
<dataflow id="1240" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d2_real_11_i" fromId="119" toId="353">
</dataflow>
<dataflow id="1241" from="d1_real_18_i" to="d2_real_11_i" fromId="169" toId="353">
</dataflow>
<dataflow id="1242" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="889" toId="354">
</dataflow>
<dataflow id="1243" from="d2_real_11_i" to="specfucore_ln35" fromId="353" toId="354">
</dataflow>
<dataflow id="1244" from="StgValue_908" to="specfucore_ln35" fromId="908" toId="354">
</dataflow>
<dataflow id="1245" from="StgValue_894" to="specfucore_ln35" fromId="894" toId="354">
</dataflow>
<dataflow id="1246" from="StgValue_896" to="specfucore_ln35" fromId="896" toId="354">
</dataflow>
<dataflow id="1247" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d2_imag_11_i" fromId="125" toId="355">
</dataflow>
<dataflow id="1248" from="d1_imag_18_i" to="d2_imag_11_i" fromId="174" toId="355">
</dataflow>
<dataflow id="1249" from="_ssdm_op_SpecFUCore" to="specfucore_ln36" fromId="889" toId="356">
</dataflow>
<dataflow id="1250" from="d2_imag_11_i" to="specfucore_ln36" fromId="355" toId="356">
</dataflow>
<dataflow id="1251" from="StgValue_908" to="specfucore_ln36" fromId="908" toId="356">
</dataflow>
<dataflow id="1252" from="StgValue_894" to="specfucore_ln36" fromId="894" toId="356">
</dataflow>
<dataflow id="1253" from="StgValue_896" to="specfucore_ln36" fromId="896" toId="356">
</dataflow>
<dataflow id="1254" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load" to="d3_real_11_i" fromId="119" toId="357">
</dataflow>
<dataflow id="1255" from="d1_real_18_i" to="d3_real_11_i" fromId="169" toId="357">
</dataflow>
<dataflow id="1256" from="_ssdm_op_SpecFUCore" to="specfucore_ln37" fromId="889" toId="358">
</dataflow>
<dataflow id="1257" from="d3_real_11_i" to="specfucore_ln37" fromId="357" toId="358">
</dataflow>
<dataflow id="1258" from="StgValue_892" to="specfucore_ln37" fromId="892" toId="358">
</dataflow>
<dataflow id="1259" from="StgValue_894" to="specfucore_ln37" fromId="894" toId="358">
</dataflow>
<dataflow id="1260" from="StgValue_896" to="specfucore_ln37" fromId="896" toId="358">
</dataflow>
<dataflow id="1261" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load" to="d3_imag_11_i" fromId="125" toId="359">
</dataflow>
<dataflow id="1262" from="d1_imag_18_i" to="d3_imag_11_i" fromId="174" toId="359">
</dataflow>
<dataflow id="1263" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="889" toId="360">
</dataflow>
<dataflow id="1264" from="d3_imag_11_i" to="specfucore_ln38" fromId="359" toId="360">
</dataflow>
<dataflow id="1265" from="StgValue_892" to="specfucore_ln38" fromId="892" toId="360">
</dataflow>
<dataflow id="1266" from="StgValue_894" to="specfucore_ln38" fromId="894" toId="360">
</dataflow>
<dataflow id="1267" from="StgValue_896" to="specfucore_ln38" fromId="896" toId="360">
</dataflow>
<dataflow id="1268" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d2_real_1_i" fromId="121" toId="361">
</dataflow>
<dataflow id="1269" from="d1_real_2_i" to="d2_real_1_i" fromId="179" toId="361">
</dataflow>
<dataflow id="1270" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="889" toId="362">
</dataflow>
<dataflow id="1271" from="d2_real_1_i" to="specfucore_ln35" fromId="361" toId="362">
</dataflow>
<dataflow id="1272" from="StgValue_908" to="specfucore_ln35" fromId="908" toId="362">
</dataflow>
<dataflow id="1273" from="StgValue_894" to="specfucore_ln35" fromId="894" toId="362">
</dataflow>
<dataflow id="1274" from="StgValue_896" to="specfucore_ln35" fromId="896" toId="362">
</dataflow>
<dataflow id="1275" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d2_imag_1_i" fromId="133" toId="363">
</dataflow>
<dataflow id="1276" from="d1_imag_2_i" to="d2_imag_1_i" fromId="184" toId="363">
</dataflow>
<dataflow id="1277" from="_ssdm_op_SpecFUCore" to="specfucore_ln36" fromId="889" toId="364">
</dataflow>
<dataflow id="1278" from="d2_imag_1_i" to="specfucore_ln36" fromId="363" toId="364">
</dataflow>
<dataflow id="1279" from="StgValue_908" to="specfucore_ln36" fromId="908" toId="364">
</dataflow>
<dataflow id="1280" from="StgValue_894" to="specfucore_ln36" fromId="894" toId="364">
</dataflow>
<dataflow id="1281" from="StgValue_896" to="specfucore_ln36" fromId="896" toId="364">
</dataflow>
<dataflow id="1282" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load" to="d3_real_1_i" fromId="121" toId="365">
</dataflow>
<dataflow id="1283" from="d1_real_2_i" to="d3_real_1_i" fromId="179" toId="365">
</dataflow>
<dataflow id="1284" from="_ssdm_op_SpecFUCore" to="specfucore_ln37" fromId="889" toId="366">
</dataflow>
<dataflow id="1285" from="d3_real_1_i" to="specfucore_ln37" fromId="365" toId="366">
</dataflow>
<dataflow id="1286" from="StgValue_892" to="specfucore_ln37" fromId="892" toId="366">
</dataflow>
<dataflow id="1287" from="StgValue_894" to="specfucore_ln37" fromId="894" toId="366">
</dataflow>
<dataflow id="1288" from="StgValue_896" to="specfucore_ln37" fromId="896" toId="366">
</dataflow>
<dataflow id="1289" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load" to="d3_imag_1_i" fromId="133" toId="367">
</dataflow>
<dataflow id="1290" from="d1_imag_2_i" to="d3_imag_1_i" fromId="184" toId="367">
</dataflow>
<dataflow id="1291" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="889" toId="368">
</dataflow>
<dataflow id="1292" from="d3_imag_1_i" to="specfucore_ln38" fromId="367" toId="368">
</dataflow>
<dataflow id="1293" from="StgValue_892" to="specfucore_ln38" fromId="892" toId="368">
</dataflow>
<dataflow id="1294" from="StgValue_894" to="specfucore_ln38" fromId="894" toId="368">
</dataflow>
<dataflow id="1295" from="StgValue_896" to="specfucore_ln38" fromId="896" toId="368">
</dataflow>
<dataflow id="1296" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d2_real_4" fromId="123" toId="369">
</dataflow>
<dataflow id="1297" from="d1_real_12" to="d2_real_4" fromId="189" toId="369">
</dataflow>
<dataflow id="1298" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="889" toId="370">
</dataflow>
<dataflow id="1299" from="d2_real_4" to="specfucore_ln35" fromId="369" toId="370">
</dataflow>
<dataflow id="1300" from="StgValue_908" to="specfucore_ln35" fromId="908" toId="370">
</dataflow>
<dataflow id="1301" from="StgValue_894" to="specfucore_ln35" fromId="894" toId="370">
</dataflow>
<dataflow id="1302" from="StgValue_896" to="specfucore_ln35" fromId="896" toId="370">
</dataflow>
<dataflow id="1303" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d2_imag_4" fromId="141" toId="371">
</dataflow>
<dataflow id="1304" from="d1_imag_12" to="d2_imag_4" fromId="194" toId="371">
</dataflow>
<dataflow id="1305" from="_ssdm_op_SpecFUCore" to="specfucore_ln36" fromId="889" toId="372">
</dataflow>
<dataflow id="1306" from="d2_imag_4" to="specfucore_ln36" fromId="371" toId="372">
</dataflow>
<dataflow id="1307" from="StgValue_908" to="specfucore_ln36" fromId="908" toId="372">
</dataflow>
<dataflow id="1308" from="StgValue_894" to="specfucore_ln36" fromId="894" toId="372">
</dataflow>
<dataflow id="1309" from="StgValue_896" to="specfucore_ln36" fromId="896" toId="372">
</dataflow>
<dataflow id="1310" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load" to="d3_real_4" fromId="123" toId="373">
</dataflow>
<dataflow id="1311" from="d1_real_12" to="d3_real_4" fromId="189" toId="373">
</dataflow>
<dataflow id="1312" from="_ssdm_op_SpecFUCore" to="specfucore_ln37" fromId="889" toId="374">
</dataflow>
<dataflow id="1313" from="d3_real_4" to="specfucore_ln37" fromId="373" toId="374">
</dataflow>
<dataflow id="1314" from="StgValue_892" to="specfucore_ln37" fromId="892" toId="374">
</dataflow>
<dataflow id="1315" from="StgValue_894" to="specfucore_ln37" fromId="894" toId="374">
</dataflow>
<dataflow id="1316" from="StgValue_896" to="specfucore_ln37" fromId="896" toId="374">
</dataflow>
<dataflow id="1317" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load" to="d3_imag_4" fromId="141" toId="375">
</dataflow>
<dataflow id="1318" from="d1_imag_12" to="d3_imag_4" fromId="194" toId="375">
</dataflow>
<dataflow id="1319" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="889" toId="376">
</dataflow>
<dataflow id="1320" from="d3_imag_4" to="specfucore_ln38" fromId="375" toId="376">
</dataflow>
<dataflow id="1321" from="StgValue_892" to="specfucore_ln38" fromId="892" toId="376">
</dataflow>
<dataflow id="1322" from="StgValue_894" to="specfucore_ln38" fromId="894" toId="376">
</dataflow>
<dataflow id="1323" from="StgValue_896" to="specfucore_ln38" fromId="896" toId="376">
</dataflow>
<dataflow id="1324" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" fromId="491" toId="377">
</dataflow>
<dataflow id="1325" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" fromId="605" toId="377">
</dataflow>
<dataflow id="1326" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" fromId="36" toId="377">
</dataflow>
<dataflow id="1327" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" fromId="495" toId="378">
</dataflow>
<dataflow id="1328" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" fromId="605" toId="378">
</dataflow>
<dataflow id="1329" from="zext_ln381" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" fromId="36" toId="378">
</dataflow>
<dataflow id="1330" from="d2_real" to="muxLogicRAMData_to_store_ln46" fromId="339" toId="379">
</dataflow>
<dataflow id="1331" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="347" toId="380">
</dataflow>
<dataflow id="1332" from="d2_real" to="store_ln46" fromId="339" toId="381">
</dataflow>
<dataflow id="1333" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr" to="store_ln46" fromId="347" toId="381">
</dataflow>
<dataflow id="1334" from="d2_real_11_i" to="muxLogicRAMData_to_store_ln46" fromId="353" toId="382">
</dataflow>
<dataflow id="1335" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="349" toId="383">
</dataflow>
<dataflow id="1336" from="d2_real_11_i" to="store_ln46" fromId="353" toId="384">
</dataflow>
<dataflow id="1337" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr" to="store_ln46" fromId="349" toId="384">
</dataflow>
<dataflow id="1338" from="d2_real_1_i" to="muxLogicRAMData_to_store_ln46" fromId="361" toId="385">
</dataflow>
<dataflow id="1339" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="351" toId="386">
</dataflow>
<dataflow id="1340" from="d2_real_1_i" to="store_ln46" fromId="361" toId="387">
</dataflow>
<dataflow id="1341" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr" to="store_ln46" fromId="351" toId="387">
</dataflow>
<dataflow id="1342" from="d2_real_4" to="muxLogicRAMData_to_store_ln46" fromId="369" toId="388">
</dataflow>
<dataflow id="1343" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="377" toId="389">
</dataflow>
<dataflow id="1344" from="d2_real_4" to="store_ln46" fromId="369" toId="390">
</dataflow>
<dataflow id="1345" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr" to="store_ln46" fromId="377" toId="390">
</dataflow>
<dataflow id="1346" from="d2_imag" to="muxLogicRAMData_to_store_ln46" fromId="341" toId="391">
</dataflow>
<dataflow id="1347" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="348" toId="392">
</dataflow>
<dataflow id="1348" from="d2_imag" to="store_ln46" fromId="341" toId="393">
</dataflow>
<dataflow id="1349" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr" to="store_ln46" fromId="348" toId="393">
</dataflow>
<dataflow id="1350" from="d2_imag_11_i" to="muxLogicRAMData_to_store_ln46" fromId="355" toId="394">
</dataflow>
<dataflow id="1351" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="350" toId="395">
</dataflow>
<dataflow id="1352" from="d2_imag_11_i" to="store_ln46" fromId="355" toId="396">
</dataflow>
<dataflow id="1353" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr" to="store_ln46" fromId="350" toId="396">
</dataflow>
<dataflow id="1354" from="d2_imag_1_i" to="muxLogicRAMData_to_store_ln46" fromId="363" toId="397">
</dataflow>
<dataflow id="1355" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="352" toId="398">
</dataflow>
<dataflow id="1356" from="d2_imag_1_i" to="store_ln46" fromId="363" toId="399">
</dataflow>
<dataflow id="1357" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr" to="store_ln46" fromId="352" toId="399">
</dataflow>
<dataflow id="1358" from="d2_imag_4" to="muxLogicRAMData_to_store_ln46" fromId="371" toId="400">
</dataflow>
<dataflow id="1359" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" to="muxLogicRAMAddr_to_store_ln46" fromId="378" toId="401">
</dataflow>
<dataflow id="1360" from="d2_imag_4" to="store_ln46" fromId="371" toId="402">
</dataflow>
<dataflow id="1361" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr" to="store_ln46" fromId="378" toId="402">
</dataflow>
<dataflow id="1362" from="_ssdm_op_SpecRegionBegin" to="rbegin17_i" fromId="1008" toId="403">
</dataflow>
<dataflow id="1364" from="empty_87" to="rbegin17_i" fromId="1363" toId="403">
</dataflow>
<dataflow id="1365" from="_ssdm_op_SpecRegionEnd" to="rend18_i" fromId="1012" toId="404">
</dataflow>
<dataflow id="1366" from="empty_87" to="rend18_i" fromId="1363" toId="404">
</dataflow>
<dataflow id="1367" from="rbegin17_i" to="rend18_i" fromId="403" toId="404">
</dataflow>
<dataflow id="1368" from="_ssdm_op_SpecRegionBegin" to="rbegin15_i" fromId="1008" toId="405">
</dataflow>
<dataflow id="1370" from="empty_86" to="rbegin15_i" fromId="1369" toId="405">
</dataflow>
<dataflow id="1371" from="_ssdm_op_SpecRegionEnd" to="rend16_i" fromId="1012" toId="406">
</dataflow>
<dataflow id="1372" from="empty_86" to="rend16_i" fromId="1369" toId="406">
</dataflow>
<dataflow id="1373" from="rbegin15_i" to="rend16_i" fromId="405" toId="406">
</dataflow>
<dataflow id="1374" from="_ssdm_op_SpecRegionBegin" to="rbegin13_i" fromId="1008" toId="407">
</dataflow>
<dataflow id="1376" from="empty_85" to="rbegin13_i" fromId="1375" toId="407">
</dataflow>
<dataflow id="1377" from="_ssdm_op_SpecRegionEnd" to="rend14_i" fromId="1012" toId="408">
</dataflow>
<dataflow id="1378" from="empty_85" to="rend14_i" fromId="1375" toId="408">
</dataflow>
<dataflow id="1379" from="rbegin13_i" to="rend14_i" fromId="407" toId="408">
</dataflow>
<dataflow id="1380" from="_ssdm_op_SpecRegionBegin" to="rbegin11_i" fromId="1008" toId="409">
</dataflow>
<dataflow id="1382" from="empty_84" to="rbegin11_i" fromId="1381" toId="409">
</dataflow>
<dataflow id="1383" from="_ssdm_op_SpecRegionEnd" to="rend12_i" fromId="1012" toId="410">
</dataflow>
<dataflow id="1384" from="empty_84" to="rend12_i" fromId="1381" toId="410">
</dataflow>
<dataflow id="1385" from="rbegin11_i" to="rend12_i" fromId="409" toId="410">
</dataflow>
<dataflow id="1386" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" fromId="488" toId="411">
</dataflow>
<dataflow id="1387" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" fromId="605" toId="411">
</dataflow>
<dataflow id="1388" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" fromId="39" toId="411">
</dataflow>
<dataflow id="1389" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" fromId="492" toId="412">
</dataflow>
<dataflow id="1390" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" fromId="605" toId="412">
</dataflow>
<dataflow id="1391" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" fromId="39" toId="412">
</dataflow>
<dataflow id="1392" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" fromId="489" toId="413">
</dataflow>
<dataflow id="1393" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" fromId="605" toId="413">
</dataflow>
<dataflow id="1394" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" fromId="39" toId="413">
</dataflow>
<dataflow id="1395" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" fromId="493" toId="414">
</dataflow>
<dataflow id="1396" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" fromId="605" toId="414">
</dataflow>
<dataflow id="1397" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" fromId="39" toId="414">
</dataflow>
<dataflow id="1398" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" fromId="490" toId="415">
</dataflow>
<dataflow id="1399" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" fromId="605" toId="415">
</dataflow>
<dataflow id="1400" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" fromId="39" toId="415">
</dataflow>
<dataflow id="1401" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" fromId="494" toId="416">
</dataflow>
<dataflow id="1402" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" fromId="605" toId="416">
</dataflow>
<dataflow id="1403" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" fromId="39" toId="416">
</dataflow>
<dataflow id="1404" from="_ssdm_op_SpecRegionBegin" to="rbegin9_i" fromId="1008" toId="417">
</dataflow>
<dataflow id="1406" from="empty_83" to="rbegin9_i" fromId="1405" toId="417">
</dataflow>
<dataflow id="1407" from="_ssdm_op_SpecRegionEnd" to="rend10_i" fromId="1012" toId="418">
</dataflow>
<dataflow id="1408" from="empty_83" to="rend10_i" fromId="1405" toId="418">
</dataflow>
<dataflow id="1409" from="rbegin9_i" to="rend10_i" fromId="417" toId="418">
</dataflow>
<dataflow id="1410" from="_ssdm_op_SpecRegionBegin" to="rbegin7_i" fromId="1008" toId="419">
</dataflow>
<dataflow id="1412" from="empty_82" to="rbegin7_i" fromId="1411" toId="419">
</dataflow>
<dataflow id="1413" from="_ssdm_op_SpecRegionEnd" to="rend8_i" fromId="1012" toId="420">
</dataflow>
<dataflow id="1414" from="empty_82" to="rend8_i" fromId="1411" toId="420">
</dataflow>
<dataflow id="1415" from="rbegin7_i" to="rend8_i" fromId="419" toId="420">
</dataflow>
<dataflow id="1416" from="_ssdm_op_SpecRegionBegin" to="rbegin5_i" fromId="1008" toId="421">
</dataflow>
<dataflow id="1418" from="empty_81" to="rbegin5_i" fromId="1417" toId="421">
</dataflow>
<dataflow id="1419" from="_ssdm_op_SpecRegionEnd" to="rend6_i" fromId="1012" toId="422">
</dataflow>
<dataflow id="1420" from="empty_81" to="rend6_i" fromId="1417" toId="422">
</dataflow>
<dataflow id="1421" from="rbegin5_i" to="rend6_i" fromId="421" toId="422">
</dataflow>
<dataflow id="1422" from="_ssdm_op_SpecRegionBegin" to="rbegin3_i" fromId="1008" toId="423">
</dataflow>
<dataflow id="1424" from="empty_60" to="rbegin3_i" fromId="1423" toId="423">
</dataflow>
<dataflow id="1425" from="_ssdm_op_SpecRegionEnd" to="rend4_i" fromId="1012" toId="424">
</dataflow>
<dataflow id="1426" from="empty_60" to="rend4_i" fromId="1423" toId="424">
</dataflow>
<dataflow id="1427" from="rbegin3_i" to="rend4_i" fromId="423" toId="424">
</dataflow>
<dataflow id="1428" from="_ssdm_op_SpecRegionBegin" to="rbegin1_i" fromId="1008" toId="425">
</dataflow>
<dataflow id="1430" from="empty_108" to="rbegin1_i" fromId="1429" toId="425">
</dataflow>
<dataflow id="1431" from="_ssdm_op_SpecRegionEnd" to="rend2_i" fromId="1012" toId="426">
</dataflow>
<dataflow id="1432" from="empty_108" to="rend2_i" fromId="1429" toId="426">
</dataflow>
<dataflow id="1433" from="rbegin1_i" to="rend2_i" fromId="425" toId="426">
</dataflow>
<dataflow id="1434" from="_ssdm_op_SpecRegionBegin" to="rbegin_i" fromId="1008" toId="427">
</dataflow>
<dataflow id="1436" from="empty_22" to="rbegin_i" fromId="1435" toId="427">
</dataflow>
<dataflow id="1437" from="_ssdm_op_SpecRegionEnd" to="rend_i" fromId="1012" toId="428">
</dataflow>
<dataflow id="1438" from="empty_22" to="rend_i" fromId="1435" toId="428">
</dataflow>
<dataflow id="1439" from="rbegin_i" to="rend_i" fromId="427" toId="428">
</dataflow>
<dataflow id="1440" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" fromId="491" toId="429">
</dataflow>
<dataflow id="1441" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" fromId="605" toId="429">
</dataflow>
<dataflow id="1442" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" fromId="39" toId="429">
</dataflow>
<dataflow id="1443" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" fromId="495" toId="430">
</dataflow>
<dataflow id="1444" from="StgValue_605" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" fromId="605" toId="430">
</dataflow>
<dataflow id="1445" from="zext_ln7" to="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" fromId="39" toId="430">
</dataflow>
<dataflow id="1446" from="d3_real" to="muxLogicRAMData_to_store_ln47" fromId="343" toId="431">
</dataflow>
<dataflow id="1447" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="411" toId="432">
</dataflow>
<dataflow id="1448" from="d3_real" to="store_ln47" fromId="343" toId="433">
</dataflow>
<dataflow id="1449" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_0_addr_2" to="store_ln47" fromId="411" toId="433">
</dataflow>
<dataflow id="1450" from="d3_real_11_i" to="muxLogicRAMData_to_store_ln47" fromId="357" toId="434">
</dataflow>
<dataflow id="1451" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="413" toId="435">
</dataflow>
<dataflow id="1452" from="d3_real_11_i" to="store_ln47" fromId="357" toId="436">
</dataflow>
<dataflow id="1453" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_1_addr_2" to="store_ln47" fromId="413" toId="436">
</dataflow>
<dataflow id="1454" from="d3_real_1_i" to="muxLogicRAMData_to_store_ln47" fromId="365" toId="437">
</dataflow>
<dataflow id="1455" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="415" toId="438">
</dataflow>
<dataflow id="1456" from="d3_real_1_i" to="store_ln47" fromId="365" toId="439">
</dataflow>
<dataflow id="1457" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_2_addr_2" to="store_ln47" fromId="415" toId="439">
</dataflow>
<dataflow id="1458" from="d3_real_4" to="muxLogicRAMData_to_store_ln47" fromId="373" toId="440">
</dataflow>
<dataflow id="1459" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="429" toId="441">
</dataflow>
<dataflow id="1460" from="d3_real_4" to="store_ln47" fromId="373" toId="442">
</dataflow>
<dataflow id="1461" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_0_3_addr_2" to="store_ln47" fromId="429" toId="442">
</dataflow>
<dataflow id="1462" from="d3_imag" to="muxLogicRAMData_to_store_ln47" fromId="345" toId="443">
</dataflow>
<dataflow id="1463" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="412" toId="444">
</dataflow>
<dataflow id="1464" from="d3_imag" to="store_ln47" fromId="345" toId="445">
</dataflow>
<dataflow id="1465" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_0_addr_2" to="store_ln47" fromId="412" toId="445">
</dataflow>
<dataflow id="1466" from="d3_imag_11_i" to="muxLogicRAMData_to_store_ln47" fromId="359" toId="446">
</dataflow>
<dataflow id="1467" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="414" toId="447">
</dataflow>
<dataflow id="1468" from="d3_imag_11_i" to="store_ln47" fromId="359" toId="448">
</dataflow>
<dataflow id="1469" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_1_addr_2" to="store_ln47" fromId="414" toId="448">
</dataflow>
<dataflow id="1470" from="d3_imag_1_i" to="muxLogicRAMData_to_store_ln47" fromId="367" toId="449">
</dataflow>
<dataflow id="1471" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="416" toId="450">
</dataflow>
<dataflow id="1472" from="d3_imag_1_i" to="store_ln47" fromId="367" toId="451">
</dataflow>
<dataflow id="1473" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_2_addr_2" to="store_ln47" fromId="416" toId="451">
</dataflow>
<dataflow id="1474" from="d3_imag_4" to="muxLogicRAMData_to_store_ln47" fromId="375" toId="452">
</dataflow>
<dataflow id="1475" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" to="muxLogicRAMAddr_to_store_ln47" fromId="430" toId="453">
</dataflow>
<dataflow id="1476" from="d3_imag_4" to="store_ln47" fromId="375" toId="454">
</dataflow>
<dataflow id="1477" from="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_3_1_3_addr_2" to="store_ln47" fromId="430" toId="454">
</dataflow>
<dataflow id="1478" from="trunc_ln371" to="StgValue_3" fromId="30" toId="3">
</dataflow>
<dataflow id="1479" from="trunc_ln371" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="1480" from="trunc_ln371" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="1481" from="trunc_ln371" to="StgValue_6" fromId="30" toId="6">
</dataflow>
<dataflow id="1482" from="icmp_ln368" to="StgValue_11" fromId="98" toId="11">
</dataflow>
<dataflow id="1483" from="icmp_ln368" to="StgValue_2" fromId="98" toId="2">
</dataflow>
<dataflow id="1484" from="icmp_ln368" to="StgValue_3" fromId="98" toId="3">
</dataflow>
<dataflow id="1485" from="icmp_ln368" to="StgValue_4" fromId="98" toId="4">
</dataflow>
<dataflow id="1486" from="icmp_ln368" to="StgValue_5" fromId="98" toId="5">
</dataflow>
<dataflow id="1487" from="icmp_ln368" to="StgValue_6" fromId="98" toId="6">
</dataflow>
<dataflow id="1488" from="icmp_ln368" to="StgValue_7" fromId="98" toId="7">
</dataflow>
<dataflow id="1489" from="icmp_ln368" to="StgValue_8" fromId="98" toId="8">
</dataflow>
<dataflow id="1490" from="icmp_ln368" to="StgValue_9" fromId="98" toId="9">
</dataflow>
<dataflow id="1491" from="icmp_ln368" to="StgValue_10" fromId="98" toId="10">
</dataflow>
<dataflow id="1492" from="trunc_ln371" to="StgValue_7" fromId="30" toId="7">
</dataflow>
<dataflow id="1493" from="trunc_ln371" to="StgValue_8" fromId="30" toId="8">
</dataflow>
<dataflow id="1494" from="trunc_ln371" to="StgValue_9" fromId="30" toId="9">
</dataflow>
<dataflow id="1495" from="trunc_ln371" to="StgValue_10" fromId="30" toId="10">
</dataflow>
<dataflow id="1496" from="trunc_ln371" to="StgValue_11" fromId="30" toId="11">
</dataflow>
</dataflows>


</stg>
