// Format:
//	[35:32]	state machine
//      0000: stop, no further valid commands
//      0001: valid command to send
//      others: reserved
//  CDCE command components
//	[31:4] 	28 Bit Data
//	[3:0]	ADDRESS
//
//
//

// 0x07:	unchanged from default eeprom
//
//	[35:32]		state machine				valid,more coming
//	[31:25]		status,smart mux, reserved
//	[24:4]		VCO Core loop filter control settings
//	[3:0]		ADDRESS
//
1BD0037F7

// 0x06:	VCO,FEEDBACK DIVIDER SETTINGS
//
//	[35:32]		state machine				Valid,more coming
//	[31:4]		unchanged from default
//	[3:0]		ADDRESS
//
104BE19A6

// 0x05: 	INPUT SETTINGS
//
//	[35:32]		state machine				valid,more coming
//	[31:26]		PLL stuff
//	[25:18]		VCO core input divider
//	[17:16]		reserved
//	[15:10]		input buffer SETTINGS
//	[9:6]		smart MUX 					0001: internal eeprom clock settings ignored, select primary reference
//	[5:4]		input buffer select			00: cmos oscillator
//	[3:0]		ADDRESS 					0101
//
114609845

// 0x04: UNUSED CLOCK OUTPUT
//	[35:32]		state machine				valid,more coming
//	[31:26] 	OUTPUT SETTINGS:			011010: disable output
//	[25:4]		dont care
//	[3:0]		ADDRESS 					0100: register 0x04
//
169860314

// 0x03: 125Mhz LVPECL to CDCE_CONV_CLK to AFE
//
//	[35:32]		state machine				0001: valid,more coming
//	[31:26] 	OUTPUT SETTINGS: 			100000: lvpecl
//	[25]		high swing lvpecl: 			0: disable
//	[24]	 	output divider:				1: enabled
//	[23:17]		OUTPUT DIVIDER RATIO:		default
//	[16:10]		COURSE PHASE ADJUST:		default
//	[9:8]		OUTPUT MUX:					00: primary reference
//	[7:5]		reserved					000
//	[4]			reference divider bit:		0: [3.4 , 2.5, 2.1] = [000]  ---> ratio /1
//	[3:0]		ADDRESS 					0011: register 0x03
181860003

// 0x02: 125 MHz LVDS to FPGA
//
//	[35:32]		state machine				valid,more coming
//	[31:26] 	OUTPUT SETTINGS: 			111010: lvds
//	[25]		high swing lvpecl: 			disable
//	[24]	 	output divider:				enable
//	[23:17]		OUTPUT DIVIDER RATIO:		default
//	[16:10]		COURSE PHASE ADJUST:		default
//	[9:8]		OUTPUT MUX SEL:				00: primary reference
//	[7:6]		reserved					00
//	[5:4]		reference divider bits:		00: [3.0 , 2.1 , 2.0] = [000]  ---> ratio /1
//	[3:0]		ADDRESS
1E9860002

// 0x01: 125 MHz CMOS to TEST_CLK
//
//	[35:32]		state machine				valid,more coming
//	[31:26] 	OUTPUT SETTINGS: 			lvcmos ,  negative pin low positive pin active
//	[25]		high swing lvpecl: 			disabled
//	[24]	 	output divider:				enabled
//	[23:17]		OUTPUT DIVIDER RATIO:		default
//	[16:10]		COURSE PHASE ADJUST:		default
//	[9:8]		OUTPUT MUX:					00: primary reference
//	[7:6]		reserved					00
//	[5:4]		OUTPUT MUX:					01: pre divider for secondary reference /1
//	[3:0]		ADDRESS 					0001: register 0x01
131860021

// 0x00: 125 Mhz LVDS to CDCE_OUT
//
//	[35:32]		state machine				last update
//	[31:26] 	OUTPUT SETTINGS: 			011010: disable
//	[25]		high swing lvpecl: 			disabled
//	[24]	 	output divider:				enabled
//	[23:17]		OUTPUT DIVIDER RATIO:		default
//	[16:10]		COURSE PHASE ADJUST:		default
//	[9:8]		OUTPUT MUX:					00: primary reference
//	[7:6]		reserved					00
//	[5:4]		OUTPUT MUX:					10: pre divider for primiary reference /1
//	[3:0]		ADDRESS 					0000: register 0x00
1698A0020

//terminate
000000000
