# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../intelight.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../intelight.gen/sources_1/bd/system/ipshared/f42d/hdl" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../intelight.srcs/sources_1/new/register_file.v" \
"../../../../intelight.srcs/sim_1/new/reg_32bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
