{"Source Block": ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@80:90@HdlStmAssign", "\n   //reg [15:0] iob_data_next = 16'b0;\n   output [15:0] data_out;    assign data_out       = data_out_reg;\n\n   reg data_out_ready_reg;\n   output data_out_ready;     assign data_out_ready = data_out_ready_reg;\n\n   output SDRAM_CLK;          // Assigned by a primative\n   output SDRAM_CKE;          assign SDRAM_CKE = iob_cke;\n   output SDRAM_CS;           assign SDRAM_CS   = iob_command[3];\n   output SDRAM_RAS;          assign SDRAM_RAS  = iob_command[2];\n"], "Clone Blocks": [["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@78:88", "   //synthesis attribute IOB of iob_bank    is \"TRUE\" \n\n   reg [15:0] iob_data_next = 16'b0;\n   output [31:0] data_out;    assign data_out       = data_out_reg;\n\n   reg data_out_ready_reg;\n   output data_out_ready;     assign data_out_ready = data_out_ready_reg;\n\n   output SDRAM_CLK;          // Assigned by a primative\n   output SDRAM_CKE;          assign SDRAM_CKE = iob_cke;\n   output SDRAM_CS;           assign SDRAM_CS   = iob_command[3];\n"], ["amiga2000-gfxcard/z2-minispartan/SDRAM_Controller_v.v@79:89", "   //synthesis attribute IOB of iob_bank    is \"TRUE\" \n\n   //reg [15:0] iob_data_next = 16'b0;\n   output [15:0] data_out;    assign data_out       = data_out_reg;\n\n   reg data_out_ready_reg;\n   output data_out_ready;     assign data_out_ready = data_out_ready_reg;\n\n   output SDRAM_CLK;          // Assigned by a primative\n   output SDRAM_CKE;          assign SDRAM_CKE = iob_cke;\n   output SDRAM_CS;           assign SDRAM_CS   = iob_command[3];\n"], ["amiga2000-gfxcard/attic/PapPro-sdram_verilog_v0.1/SDRAM_Controller_v.v@79:89", "\n   reg [15:0] iob_data_next = 16'b0;\n   output [31:0] data_out;    assign data_out       = data_out_reg;\n\n   reg data_out_ready_reg;\n   output data_out_ready;     assign data_out_ready = data_out_ready_reg;\n\n   output SDRAM_CLK;          // Assigned by a primative\n   output SDRAM_CKE;          assign SDRAM_CKE = iob_cke;\n   output SDRAM_CS;           assign SDRAM_CS   = iob_command[3];\n   output SDRAM_RAS;          assign SDRAM_RAS  = iob_command[2];\n"]], "Diff Content": {"Delete": [], "Add": [[85, "   reg data_out_queue_empty_reg = 1;\n"], [85, "   output data_out_queue_empty; \n"], [85, "   assign data_out_queue_empty = data_out_queue_empty_reg;\n"]]}}