{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748660068687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748660068688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 09:54:28 2025 " "Processing started: Sat May 31 09:54:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748660068688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660068688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660068688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748660068785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748660068785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(382) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(382): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 382 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748660073920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP_LCD_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP_LCD_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748660073921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073921 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(316) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(316): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 316 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660073921 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(377) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(377): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 377 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660073921 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(393) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(393): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 393 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660073921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_timer_counter " "Elaborating entity \"IP_LCD_timer_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748660073947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(395) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(395): truncated value with size 32 to match size of target (9)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748660073948 "|IP_LCD_timer_counter"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IP_LCD_timer_counter.sv(457) " "Verilog HDL Case Statement warning at IP_LCD_timer_counter.sv(457): can't check case statement for completeness because the case expression has too many possible states" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 457 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1748660073950 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(523) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(523): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 523 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660073951 "|IP_LCD_timer_counter"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "IP_LCD_timer_counter.sv(538) " "Verilog HDL Case Statement warning at IP_LCD_timer_counter.sv(538): can't check case statement for completeness because the case expression has too many possible states" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 538 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1748660073951 "|IP_LCD_timer_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ndelay IP_LCD_timer_counter.sv(400) " "Verilog HDL Always Construct warning at IP_LCD_timer_counter.sv(400): inferring latch(es) for variable \"ndelay\", which holds its previous value in one or more paths through the always construct" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1748660073952 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(743) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(743): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 743 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660073954 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(799) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(799): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 799 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660073954 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(823) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(823): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 823 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660073954 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[0\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[0\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[1\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[1\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[2\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[2\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[3\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[3\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[4\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[4\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[5\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[5\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[6\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[6\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[7\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[7\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[8\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[8\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[9\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[9\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073958 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[10\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[10\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[11\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[11\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[12\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[12\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[13\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[13\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[14\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[14\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[15\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[15\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[16\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[16\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[17\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[17\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[18\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[18\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[19\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[19\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[20\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[20\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[21\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[21\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[22\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[22\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[23\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[23\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[24\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[24\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[25\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[25\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[26\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[26\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[27\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[27\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[28\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[28\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[29\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[29\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[30\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[30\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ndelay\[31\] IP_LCD_timer_counter.sv(400) " "Inferred latch for \"ndelay\[31\]\" at IP_LCD_timer_counter.sv(400)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660073959 "|IP_LCD_timer_counter"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ndelay\[2\] " "Latch ndelay\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CMD_SETUP " "Ports D and ENA on the latch are fed by the same signal state.CMD_SETUP" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748660074280 ""}  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748660074280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ndelay\[1\] " "Latch ndelay\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CMD_SETUP " "Ports D and ENA on the latch are fed by the same signal state.CMD_SETUP" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748660074280 ""}  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748660074280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ndelay\[0\] " "Latch ndelay\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.CMD_SETUP " "Ports D and ENA on the latch are fed by the same signal state.CMD_SETUP" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 378 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1748660074280 ""}  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 400 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1748660074280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LCD_RW GND " "Pin \"o_LCD_RW\" is stuck at GND" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748660074322 "|IP_LCD_timer_counter|o_LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748660074322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748660074387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748660074638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748660074697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748660074697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748660074725 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748660074725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748660074725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748660074725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748660074729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 09:54:34 2025 " "Processing ended: Sat May 31 09:54:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748660074729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748660074729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748660074729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660074729 ""}
