Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Mar  3 14:19:53 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|           Instance           |         Module         | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                          |                  (top) |        427 |        387 |      40 |    0 | 287 |      0 |      2 |            0 |
|   (top)                      |                  (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   AudVid                     |                 AudVid |        427 |        387 |      40 |    0 | 287 |      0 |      2 |            0 |
|     (AudVid)                 |                 AudVid |        132 |         92 |      40 |    0 |  60 |      0 |      2 |            0 |
|     audvid_clockmanager      |    AudVid_ClockManager |          2 |          2 |       0 |    0 |  37 |      0 |      0 |            0 |
|       (audvid_clockmanager)  |    AudVid_ClockManager |          2 |          2 |       0 |    0 |   5 |      0 |      0 |            0 |
|       cm1                    |                    CM1 |          0 |          0 |       0 |    0 |  24 |      0 |      0 |            0 |
|       cm2                    |                    CM2 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |            0 |
|     i2s                      |                    I2S |         13 |         13 |       0 |    0 |  36 |      0 |      0 |            0 |
|     sd_spi                   |                 SD_SPI |        153 |        153 |       0 |    0 | 115 |      0 |      0 |            0 |
|       (sd_spi)               |                 SD_SPI |         72 |         72 |       0 |    0 |  69 |      0 |      0 |            0 |
|       InitSpi                |                FullSPI |         46 |         46 |       0 |    0 |  20 |      0 |      0 |            0 |
|       WorkSpi                |              FullSPI_0 |         28 |         28 |       0 |    0 |  20 |      0 |      0 |            0 |
|       spiInitClock           |     FrequencyGenerator |          7 |          7 |       0 |    0 |   6 |      0 |      0 |            0 |
|     tft_spi                  |                TFT_SPI |        127 |        127 |       0 |    0 |  39 |      0 |      0 |            0 |
|       counter                |                Counter |         95 |         95 |       0 |    0 |  26 |      0 |      0 |            0 |
|       initializationRegister | InitializationRegister |         28 |         28 |       0 |    0 |   8 |      0 |      0 |            0 |
|       spi                    |                    SPI |          4 |          4 |       0 |    0 |   5 |      0 |      0 |            0 |
+------------------------------+------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


