// Seed: 2562537738
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1 & 1 or negedge id_3) begin : LABEL_0
    assign id_7 = id_4[-1];
  end
  parameter id_8 = 1;
  wire id_9;
endmodule
module module_2 #(
    parameter id_3 = 32'd38
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  and primCall (id_1, id_2, id_4, id_5);
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : 1 'b0] id_5;
  ;
  module_0 modCall_1 ();
endmodule
