Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Fast_median_filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Fast_median_filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Fast_median_filter"
Output Format                      : NGC
Target Device                      : xc6slx25-2-fgg484

---- Source Options
Top Module Name                    : Fast_median_filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\proj\Fast_median_filter\ipcore_dir\fifo_512x8.v" into library work
Parsing module <fifo_512x8>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v" into library work
Parsing module <shift_line_buffer>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\design\middle.v" into library work
Parsing module <middle>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" into library work
Parsing module <big>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\design\fliter_window.v" into library work
Parsing module <fliter_window>.
Analyzing Verilog file "C:\Users\Administrator\Desktop\Fast median filter\design\Fast_ median_filter.v" into library work
Parsing module <Fast_median_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Fast_median_filter>.

Elaborating module <fliter_window>.

Elaborating module <shift_line_buffer>.

Elaborating module <fifo_512x8>.
WARNING:HDLCompiler:1499 - "C:\Users\Administrator\Desktop\Fast median filter\proj\Fast_median_filter\ipcore_dir\fifo_512x8.v" Line 39: Empty module <fifo_512x8> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v" Line 43: Size mismatch in connection of port <prog_full_thresh>. Formal port size is 9-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v" Line 67: Size mismatch in connection of port <prog_full_thresh>. Formal port size is 9-bit while actual signal size is 32-bit.

Elaborating module <big>.

Elaborating module <middle>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Fast_median_filter>.
    Related source file is "C:\Users\Administrator\Desktop\Fast median filter\design\Fast_ median_filter.v".
    Summary:
	no macro.
Unit <Fast_median_filter> synthesized.

Synthesizing Unit <fliter_window>.
    Related source file is "C:\Users\Administrator\Desktop\Fast median filter\design\fliter_window.v".
    Found 8-bit register for signal <Data01>.
    Found 8-bit register for signal <Data00>.
    Found 8-bit register for signal <Data11>.
    Found 8-bit register for signal <Data10>.
    Found 8-bit register for signal <Data21>.
    Found 8-bit register for signal <Data20>.
    Found 5-bit register for signal <dout_flag_r>.
    Summary:
	inferred  53 D-type flip-flop(s).
Unit <fliter_window> synthesized.

Synthesizing Unit <shift_line_buffer>.
    Related source file is "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v".
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v" line 37: Output port <full> of the instance <fifo_512x8_inst1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\shift_line_buffer.v" line 61: Output port <full> of the instance <fifo_512x8_inst2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd2_en>.
    Found 1-bit register for signal <rd1_en>.
    Found 1-bit register for signal <done_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <shift_line_buffer> synthesized.

Synthesizing Unit <big>.
    Related source file is "C:\Users\Administrator\Desktop\Fast median filter\design\median.v".
    Set property "KEEP = TRUE" for signal <max_max>.
    Set property "KEEP = TRUE" for signal <max_med>.
    Set property "KEEP = TRUE" for signal <med_max>.
    Set property "KEEP = TRUE" for signal <med_min>.
    Set property "KEEP = TRUE" for signal <min_med>.
    Set property "KEEP = TRUE" for signal <min_min>.
    Set property "KEEP = TRUE" for signal <final_max>.
    Set property "KEEP = TRUE" for signal <final_min>.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 57: Output port <max> of the instance <m3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 57: Output port <med> of the instance <m3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 67: Output port <max> of the instance <m4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 67: Output port <min> of the instance <m4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 76: Output port <med> of the instance <m5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 76: Output port <min> of the instance <m5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 85: Output port <max> of the instance <m6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Administrator\Desktop\Fast median filter\design\median.v" line 85: Output port <min> of the instance <m6> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <median>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <big> synthesized.

Synthesizing Unit <middle>.
    Related source file is "C:\Users\Administrator\Desktop\Fast median filter\design\middle.v".
    Found 8-bit register for signal <min>.
    Found 8-bit register for signal <med>.
    Found 8-bit register for signal <max>.
    Found 8-bit comparator lessequal for signal <n0001> created at line 33
    Found 8-bit comparator lessequal for signal <n0004> created at line 33
    Found 8-bit comparator lessequal for signal <n0007> created at line 39
    Found 8-bit comparator lessequal for signal <n0010> created at line 45
    Found 8-bit comparator lessequal for signal <n0012> created at line 45
    Found 8-bit comparator lessequal for signal <n0015> created at line 45
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <middle> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 32
 1-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 28
# Comparators                                          : 42
 8-bit comparator lessequal                            : 42
# Multiplexers                                         : 100
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 98

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_512x8.ngc>.
Loading core <fifo_512x8> for timing and area information for instance <fifo_512x8_inst1>.
Loading core <fifo_512x8> for timing and area information for instance <fifo_512x8_inst2>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 232
 Flip-Flops                                            : 232
# Comparators                                          : 42
 8-bit comparator lessequal                            : 42
# Multiplexers                                         : 100
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 98

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Fast_median_filter> ...

Optimizing unit <fliter_window> ...

Optimizing unit <shift_line_buffer> ...

Optimizing unit <big> ...

Optimizing unit <middle> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Fast_median_filter, actual ratio is 5.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst2> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <fliter_window_inst/shift_line_buffer_inst/fifo_512x8_inst1> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

Processing Unit <Fast_median_filter> :
	Found 6-bit shift register for signal <fliter_window_inst/dout_flag_r_4>.
Unit <Fast_median_filter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 226
 Flip-Flops                                            : 226
# Shift Registers                                      : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Fast_median_filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 945
#      GND                         : 5
#      INV                         : 9
#      LUT2                        : 56
#      LUT3                        : 76
#      LUT4                        : 134
#      LUT5                        : 170
#      LUT6                        : 386
#      MUXCY                       : 82
#      MUXF7                       : 6
#      VCC                         : 3
#      XORCY                       : 18
# FlipFlops/Latches                : 369
#      FD                          : 176
#      FDC                         : 74
#      FDCE                        : 80
#      FDE                         : 1
#      FDP                         : 28
#      FDPE                        : 2
#      FDRE                        : 8
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx25fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:             369  out of  30064     1%  
 Number of Slice LUTs:                  832  out of  15032     5%  
    Number used as Logic:               831  out of  15032     5%  
    Number used as Memory:                1  out of   3664     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    963
   Number with an unused Flip Flop:     594  out of    963    61%  
   Number with an unused LUT:           131  out of    963    13%  
   Number of fully used LUT-FF pairs:   238  out of    963    24%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    266     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     52     1%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sclk                               | BUFGP                  | 372   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.711ns (Maximum Frequency: 114.797MHz)
   Minimum input arrival time before clock: 9.580ns
   Maximum output required time after clock: 4.412ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sclk'
  Clock period: 8.711ns (frequency: 114.797MHz)
  Total number of paths / destination ports: 67738 / 620
-------------------------------------------------------------------------
Delay:               8.711ns (Levels of Logic = 7)
  Source:            big_inst/m5/max_2 (FF)
  Destination:       big_inst/m6/med_7 (FF)
  Source Clock:      sclk rising
  Destination Clock: sclk rising

  Data Path: big_inst/m5/max_2 to big_inst/m6/med_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.365  big_inst/m5/max_2 (big_inst/m5/max_2)
     LUT6:I0->O            1   0.254   0.682  big_inst/m6/c[7]_a[7]_LessThan_10_o3 (big_inst/m6/c[7]_a[7]_LessThan_10_o1)
     LUT3:I2->O            1   0.254   0.682  big_inst/m6/c[7]_a[7]_LessThan_10_o21_SW0_SW0 (N907)
     LUT5:I4->O            3   0.254   0.766  big_inst/m6/c[7]_a[7]_LessThan_10_o21_SW0 (N877)
     LUT5:I4->O            3   0.254   0.994  big_inst/m6/c[7]_a[7]_LessThan_10_o21_2 (big_inst/m6/c[7]_a[7]_LessThan_10_o211)
     LUT3:I0->O           16   0.235   1.182  big_inst/m6/b[7]_b[7]_AND_6_o1 (big_inst/m6/b[7]_b[7]_AND_6_o)
     LUT5:I4->O            1   0.254   0.682  big_inst/m6/Mmux_b[7]_b[7]_mux_29_OUT8_SW0 (N18)
     LUT6:I5->O            1   0.254   0.000  big_inst/m6/Mmux_b[7]_b[7]_mux_29_OUT8 (big_inst/m6/b[7]_b[7]_mux_29_OUT<3>)
     FD:D                      0.074          big_inst/m6/med_3
    ----------------------------------------
    Total                      8.711ns (2.358ns logic, 6.353ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sclk'
  Total number of paths / destination ports: 2936 / 156
-------------------------------------------------------------------------
Offset:              9.580ns (Levels of Logic = 8)
  Source:            din<0> (PAD)
  Destination:       big_inst/m2/med_7 (FF)
  Destination Clock: sclk rising

  Data Path: din<0> to big_inst/m2/med_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.431  din_0_IBUF (din_0_IBUF)
     LUT6:I0->O            1   0.254   0.682  big_inst/m2/c[7]_a[7]_LessThan_10_o3 (big_inst/m2/c[7]_a[7]_LessThan_10_o1)
     LUT3:I2->O            1   0.254   0.682  big_inst/m2/c[7]_a[7]_LessThan_10_o21_SW0_SW0 (N931)
     LUT5:I4->O            3   0.254   0.766  big_inst/m2/c[7]_a[7]_LessThan_10_o21_SW0 (N901)
     LUT5:I4->O            3   0.254   0.994  big_inst/m2/c[7]_a[7]_LessThan_10_o21_2 (big_inst/m2/c[7]_a[7]_LessThan_10_o211)
     LUT3:I0->O           16   0.235   1.182  big_inst/m2/b[7]_b[7]_AND_6_o1 (big_inst/m2/b[7]_b[7]_AND_6_o)
     LUT5:I4->O            1   0.254   0.682  big_inst/m2/Mmux_b[7]_b[7]_mux_29_OUT8_SW0 (N246)
     LUT6:I5->O            1   0.254   0.000  big_inst/m2/Mmux_b[7]_b[7]_mux_29_OUT8 (big_inst/m2/b[7]_b[7]_mux_29_OUT<3>)
     FD:D                      0.074          big_inst/m2/med_3
    ----------------------------------------
    Total                      9.580ns (3.161ns logic, 6.419ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sclk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 1)
  Source:            fliter_window_inst/dout_flag_r_4 (FF)
  Destination:       dout_flag (PAD)
  Source Clock:      sclk rising

  Data Path: fliter_window_inst/dout_flag_r_4 to dout_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   0.975  fliter_window_inst/dout_flag_r_4 (fliter_window_inst/dout_flag_r_4)
     OBUF:I->O                 2.912          dout_flag_OBUF (dout_flag)
    ----------------------------------------
    Total                      4.412ns (3.437ns logic, 0.975ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    8.711|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.45 secs
 
--> 

Total memory usage is 260196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :   22 (   0 filtered)

