/usr/bin/env time -v /home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --input top.parmys.blif --output_list report_clk.out
using input blif: top.parmys.blif
using output clock file: report_clk.out
blackboxing all latches in file
Usage Statistic:
	<Clock UniqID>	#<Number of Latches impacted>
____
Vanilla Latches:
	-None-
____
Black Boxed Latches:
	latch_^_re_^_clk_^_0	#1356

	Command being timed: "/home/wh9297/WDSFPGA/StreamNTT-VTR-benchmark/vtr-verilog-to-routing/vtr_flow/scripts/blackbox_latches.pl --input top.parmys.blif --output_list report_clk.out"
	User time (seconds): 0.06
	System time (seconds): 0.00
	Percent of CPU this job got: 100%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.06
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 6036
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 386
	Voluntary context switches: 1
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 0
	File system outputs: 8
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
