# compile vhdl design source files
vhdl xil_defaultlib  "../../../Projet 1A.srcs/sources_1/new/Assemble_Code.vhd"
vhdl xil_defaultlib  "../../../Projet 1A.srcs/sim_1/new/Assemble_Code_tb.vhd"

# Do not sort compile order
nosort
