
===========================================================
== Synthesis results for tdf10 layer implementations
===========================================================

Implementation: r1_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r1_o1

Total latency (raw)  : 58,807,172 cycles
Total latency (true) : 58,807,172 cycles
Estimated total latency: 58,809,788 cycles
Estimation error: 0.00%

Cost info:
bram: 2.92%
dsp: 1.05%
ff: 0.71%
lut: 1.38%
uram: 1.19%
Total cost: 0.072

Subfunction latencies:
tdf10_l2_writeOutputs3: 96 cycles
tdf10_accum_1: 517 cycles
tdf10_readInputs7: 294 cycles
tdf10_adjust: 22 cycles
tdf10_dot_product: 585 cycles
tdf10_readFilters6: 291 cycles
tdf10_accum_2: 81 cycles
tdf10_l2_multiply4: 72 cycles


Implementation: r1_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r1_o2

Total latency (raw)  : 70,748,424 cycles
Total latency (true) : 70,748,424 cycles
Estimated total latency: 29,406,652 cycles
Estimation error: 58.43%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.26%
dsp: 1.49%
ff: 0.97%
lut: 1.80%
uram: 1.19%
Total cost: 0.087

Subfunction latencies:
tdf10_l2_writeOutputs: 96 cycles
tdf10_accum_1: 517 cycles
tdf10_adjust: 25 cycles
tdf10_readInputs7: 294 cycles
tdf10_dot_product: 585 cycles
tdf10_readFilters6: 291 cycles
tdf10_l2_accum: 1409 cycles
tdf10_accum_2: 81 cycles
tdf10_l2_multiply4: 136 cycles


Implementation: r1_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r1_o4

Total latency (raw)  : 33,768,842 cycles
Total latency (true) : 33,768,842 cycles
Estimated total latency: 14,705,084 cycles
Estimation error: 56.45%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.96%
dsp: 2.28%
ff: 1.42%
lut: 2.54%
uram: 1.31%
Total cost: 0.115

Subfunction latencies:
tdf10_l2_writeOutputs: 96 cycles
tdf10_accum_1: 517 cycles
tdf10_adjust: 27 cycles
tdf10_dot_product: 585 cycles
tdf10_readFilters6: 292 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_accum: 1345 cycles
tdf10_accum_2: 81 cycles
tdf10_l2_multiply4: 264 cycles


Implementation: r1_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r1_o8

Total latency (raw)  : 16,483,214 cycles
Total latency (true) : 16,483,214 cycles
Estimated total latency: 7,354,300 cycles
Estimation error: 55.38%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 5.35%
dsp: 3.95%
ff: 2.29%
lut: 4.16%
uram: 1.56%
Total cost: 0.173

Subfunction latencies:
tdf10_adjust: 31 cycles
tdf10_readFilters6: 292 cycles
tdf10_dot_product: 585 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_l2_accum: 1313 cycles
tdf10_accum_1: 517 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_multiply4: 264 cycles
tdf10_accum_2: 81 cycles


Implementation: r1_o16
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r1_o16

Total latency (raw)  : 8,141,463 cycles
Total latency (true) : 8,141,463 cycles
Estimated total latency: 3,678,908 cycles
Estimation error: 54.81%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 8.12%
dsp: 7.28%
ff: 3.96%
lut: 7.62%
uram: 2.06%
Total cost: 0.290

Subfunction latencies:
tdf10_adjust: 40 cycles
tdf10_readFilters6: 292 cycles
tdf10_dot_product: 585 cycles
tdf10_l2_accum: 1297 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_accum_1: 517 cycles
tdf10_l2_multiply4: 264 cycles
tdf10_readInputs7: 294 cycles
tdf10_accum_2: 81 cycles


Implementation: r2_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r2_o1

Total latency (raw)  : 29,905,630 cycles
Total latency (true) : 29,905,630 cycles
Estimated total latency: 29,906,684 cycles
Estimation error: 0.00%

Cost info:
bram: 3.06%
dsp: 1.23%
ff: 0.87%
lut: 2.07%
uram: 1.19%
Total cost: 0.084

Subfunction latencies:
tdf10_accum_1: 271 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_writeOutputs3: 96 cycles
tdf10_readFilters6: 292 cycles
tdf10_adjust: 22 cycles
tdf10_dot_product: 297 cycles
tdf10_accum_2: 161 cycles
tdf10_l2_multiply4: 72 cycles


Implementation: r2_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r2_o2

Total latency (raw)  : 35,424,582 cycles
Total latency (true) : 35,424,582 cycles
Estimated total latency: 14,954,236 cycles
Estimation error: 57.79%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 3.68%
dsp: 1.93%
ff: 1.25%
lut: 2.89%
uram: 1.19%
Total cost: 0.109

Subfunction latencies:
tdf10_accum_1: 271 cycles
tdf10_readFilters6: 292 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_dot_product: 297 cycles
tdf10_adjust: 25 cycles
tdf10_l2_accum: 705 cycles
tdf10_accum_2: 161 cycles
tdf10_l2_multiply4: 136 cycles


Implementation: r2_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r2_o4

Total latency (raw)  : 16,909,670 cycles
Total latency (true) : 16,909,670 cycles
Estimated total latency: 7,478,012 cycles
Estimation error: 55.78%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 4.79%
dsp: 3.25%
ff: 1.89%
lut: 4.48%
uram: 1.31%
Total cost: 0.157

Subfunction latencies:
tdf10_readFilters6: 293 cycles
tdf10_accum_1: 271 cycles
tdf10_dot_product: 297 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_l2_accum: 673 cycles
tdf10_adjust: 27 cycles
tdf10_l2_multiply4: 136 cycles
tdf10_accum_2: 161 cycles


Implementation: r2_o8
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r2_o8

Total latency (raw)  : 8,254,326 cycles
Total latency (true) : 8,254,326 cycles
Estimated total latency: 3,739,900 cycles
Estimation error: 54.69%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.01%
dsp: 5.88%
ff: 3.13%
lut: 7.65%
uram: 1.56%
Total cost: 0.252

Subfunction latencies:
tdf10_readFilters6: 293 cycles
tdf10_dot_product: 297 cycles
tdf10_l2_accum: 657 cycles
tdf10_accum_1: 271 cycles
tdf10_adjust: 31 cycles
tdf10_readInputs7: 294 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_l2_multiply4: 136 cycles
tdf10_accum_2: 161 cycles


Implementation: r4_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o1

Total latency (raw)  : 15,554,994 cycles
Total latency (true) : 15,554,994 cycles
Estimated total latency: 15,455,132 cycles
Estimation error: 0.64%

Cost info:
bram: 3.61%
dsp: 1.75%
ff: 1.06%
lut: 1.85%
uram: 1.19%
Total cost: 0.095

Subfunction latencies:
tdf10_accum_1: 154 cycles
tdf10_l2_writeOutputs3: 96 cycles
tdf10_accum_2: 41 cycles
tdf10_dot_product: 153 cycles
tdf10_readInputs8: 150 cycles
tdf10_adjust: 22 cycles
tdf10_accum_3: 81 cycles
tdf10_readFilters7: 147 cycles
tdf10_l2_multiply4: 72 cycles


Implementation: r4_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o2

Total latency (raw)  : 17,762,539 cycles
Total latency (true) : 17,762,539 cycles
Estimated total latency: 7,728,028 cycles
Estimation error: 56.49%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 4.93%
dsp: 3.25%
ff: 1.74%
lut: 2.85%
uram: 1.19%
Total cost: 0.140

Subfunction latencies:
tdf10_accum_1: 154 cycles
tdf10_dot_product: 153 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_l2_accum: 353 cycles
tdf10_accum_2: 41 cycles
tdf10_adjust: 25 cycles
tdf10_readInputs7: 150 cycles
tdf10_l2_multiply4: 72 cycles
tdf10_accum_3: 81 cycles
tdf10_readFilters6: 147 cycles


Implementation: r4_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r4_o4

Total latency (raw)  : 8,479,995 cycles
Total latency (true) : 8,479,995 cycles
Estimated total latency: 3,864,476 cycles
Estimation error: 54.43%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.15%
dsp: 5.88%
ff: 2.97%
lut: 4.67%
uram: 1.31%
Total cost: 0.220

Subfunction latencies:
tdf10_accum_1: 154 cycles
tdf10_dot_product: 153 cycles
tdf10_l2_accum: 337 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_adjust: 27 cycles
tdf10_accum_2: 41 cycles
tdf10_readInputs7: 150 cycles
tdf10_l2_multiply4: 72 cycles
tdf10_readFilters6: 148 cycles
tdf10_accum_3: 81 cycles


Implementation: r8_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r8_o1

Total latency (raw)  : 10,938,686 cycles
Total latency (true) : 10,938,686 cycles
Estimated total latency: 8,229,356 cycles
Estimation error: 24.77%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 4.93%
dsp: 2.63%
ff: 1.41%
lut: 2.37%
uram: 1.25%
Total cost: 0.126

Subfunction latencies:
tdf10_accum_1: 108 cycles
tdf10_dot_product: 81 cycles
tdf10_l2_writeOutputs3: 96 cycles
tdf10_accum_2: 69 cycles
tdf10_readInputs8: 78 cycles
tdf10_adjust: 22 cycles
tdf10_l2_multiply4: 40 cycles
tdf10_accum_3: 81 cycles
tdf10_readFilters7: 75 cycles


Implementation: r8_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r8_o2

Total latency (raw)  : 8,931,577 cycles
Total latency (true) : 8,931,577 cycles
Estimated total latency: 4,114,924 cycles
Estimation error: 53.93%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.71%
dsp: 5.35%
ff: 2.54%
lut: 3.92%
uram: 1.38%
Total cost: 0.209

Subfunction latencies:
tdf10_accum_1: 108 cycles
tdf10_dot_product: 81 cycles
tdf10_l2_accum: 177 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_accum_2: 69 cycles
tdf10_readInputs7: 78 cycles
tdf10_adjust: 25 cycles
tdf10_l2_multiply4: 40 cycles
tdf10_accum_3: 81 cycles
tdf10_readFilters6: 75 cycles


Implementation: r16_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r16_o1

Total latency (raw)  : 9,734,399 cycles
Total latency (true) : 9,734,399 cycles
Estimated total latency: 7,426,492 cycles
Estimation error: 23.71%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 5.07%
dsp: 4.30%
ff: 2.28%
lut: 4.32%
uram: 1.50%
Total cost: 0.175

Subfunction latencies:
tdf10_accum_1: 80 cycles
tdf10_dot_product: 45 cycles
tdf10_accum_2: 75 cycles
tdf10_l2_writeOutputs3: 96 cycles
tdf10_readInputs8: 41 cycles
tdf10_adjust: 22 cycles
tdf10_l2_multiply4: 40 cycles
tdf10_accum_3: 19 cycles
tdf10_accum_4: 81 cycles
tdf10_readFilters7: 39 cycles


Implementation: r16_o2
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r16_o2

Total latency (raw)  : 8,931,502 cycles
Total latency (true) : 8,931,502 cycles
Estimated total latency: 3,713,468 cycles
Estimation error: 58.42%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 7.43%
dsp: 8.68%
ff: 4.29%
lut: 7.76%
uram: 1.75%
Total cost: 0.299

Subfunction latencies:
tdf10_accum_1: 80 cycles
tdf10_dot_product: 45 cycles
tdf10_l2_accum: 177 cycles
tdf10_accum_2: 75 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_readInputs7: 41 cycles
tdf10_adjust: 25 cycles
tdf10_l2_multiply4: 40 cycles
tdf10_accum_3: 19 cycles
tdf10_readFilters6: 39 cycles
tdf10_accum_4: 81 cycles


Implementation: r32_o1
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r32_o1

Total latency (raw)  : 9,734,228 cycles
Total latency (true) : 9,734,228 cycles
Estimated total latency: 7,426,492 cycles
Estimation error: 23.71%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 2.71%
dsp: 9.47%
ff: 3.76%
lut: 4.04%
uram: 2.00%
Total cost: 0.220

Subfunction latencies:
tdf10_accum_1: 60 cycles
tdf10_dot_product: 27 cycles
tdf10_l2_writeOutputs3: 96 cycles
tdf10_readInputs8: 23 cycles
tdf10_accum_2: 16 cycles
tdf10_adjust: 22 cycles
tdf10_l2_multiply4: 24 cycles
tdf10_accum_3: 46 cycles
tdf10_readFilters7: 21 cycles


Implementation: r8_o4
Directory: /home/ecelrc/students/drauch/research/scale-cnn/networks/vtr/layers/tdf10/r8_o4

Total latency (raw)  : 4,265,217 cycles
Total latency (true) : 4,265,217 cycles
Estimated total latency: 2,057,708 cycles
Estimation error: 51.76%

WARNING: Latency estimation error unexpectedly high. Check layer synthesis results.

Cost info:
bram: 12.57%
dsp: 10.09%
ff: 4.58%
lut: 6.78%
uram: 1.62%
Total cost: 0.356

Subfunction latencies:
tdf10_accum_1: 108 cycles
tdf10_dot_product: 81 cycles
tdf10_l2_accum: 169 cycles
tdf10_l2_writeOutputs: 96 cycles
tdf10_l2_multiply4: 40 cycles
tdf10_adjust: 27 cycles
tdf10_accum_2: 69 cycles
tdf10_readInputs7: 78 cycles
tdf10_readFilters6: 76 cycles
tdf10_accum_3: 81 cycles
