Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu May  7 20:52:16 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file chip_top_control_sets_placed.rpt
| Design       : chip_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   713 |
|    Minimum number of control sets                        |   628 |
|    Addition due to synthesis replication                 |    85 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2261 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   713 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |   126 |
| >= 6 to < 8        |    76 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     8 |
| >= 16              |   360 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4350 |         1738 |
| No           | No                    | Yes                    |             211 |           77 |
| No           | Yes                   | No                     |            1501 |          665 |
| Yes          | No                    | No                     |           11102 |         3673 |
| Yes          | No                    | Yes                    |             105 |           21 |
| Yes          | Yes                   | No                     |           24278 |         6798 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                 Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                             |                1 |              1 |
| ~jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  | dut/dtm/JtagTapController/stateMachine/AR[0]                                                                                                                                                                    |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                            |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                         |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                1 |              1 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/_T_121                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                            |                1 |              1 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/Queue_1/_T_1_reg_3                                                                                                                                                                             |                                                                                                                                                                                                                 |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                          |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/_T_6                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                1 |              2 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/nackq/_T_6                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                2 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                2 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                        |                1 |              3 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                          |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/mem_reg_valid_reg                                                                                                                                                                                                                           | dut/tile/frontend/fq/SR[0]                                                                                                                                                                                      |                3 |              3 |
|  clk_gen/inst/clk_out1                                      | mem/_T_63_reg_11[0]                                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/entering_normalCase                                                                                                                                                                                                                         | dut/tile/fpuOpt/fpiu/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/p_2_in                                                                                                                                                                           | dut/subsystem_l2_wrapper/shrinker/_T_43[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_8                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/_T_125                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                3 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                               |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_8_0                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                                                                 | dut/tile/frontend/i___520_n_0                                                                                                                                                                                   |                4 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_6                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]_0                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/reg_RW0_ren0                                                                                                                                                                                                             | dut/tile/ptw/state_reg[0]_1                                                                                                                                                                                     |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_2[0]                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                            |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                    |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_13[0]                                                                                                                                                                                                                   | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/full_reg_2                                                                                                                                               |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_13[0]                                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_5[0]                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_7[0]                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                |                3 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/_T_1_reg_2[0]                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_1[0]                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/_T_848                                                                                                                                                                                                                                           | dut/tile/dcache/pstore1_mask[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/busy_3                                                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_576_reg[0]                                                                                                                                                                                            | dut/tile/buffer/Queue/value_1_reg_10[0]                                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/E[0]                                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_6                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                3 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_8                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_8                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                               |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_6_0                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_4/_T_6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mstatus_mxr                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                             |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mstatus_tsr                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                          |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                          |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_2                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_branch_reg_3                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility/_T_8                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_1/_T_8                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_2/_T_8                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_3/_T_8                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4deint/QueueCompatibility_4/_T_8                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_1                                                                                                                                                                                                                    | dut/dtm/JtagTapController/stateMachine/currState_reg[0]_0                                                                                                                                                       |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                              |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_misa                                                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_6                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                 |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/_T_54                                                                                                                                                                                                                                               | dut/tile/core/wb_reg_mem_size_reg[0]_5[0]                                                                                                                                                                       |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mideleg                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                            |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                3 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                     |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                             |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                    |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                 |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
| ~jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/currState_reg[0]_2[0]                                                                                                                                                                                                     | dut/dtm/JtagTapController/stateMachine/AR[0]                                                                                                                                                                    |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                         |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/fq_reset                                                                                                                                                                            |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_1_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                     |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___66_n_0                                                                                                                                    |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                3 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/wb_ctrl_toint_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                 |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                      |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/conv2dPE/_T_177                                                                                                                                                                                                                                   | dut/tile/accel/conv2dPE/stage[4]_i_1_n_0                                                                                                                                                                        |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/value_reg_0[0]                                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                         |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                          |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___341_n_0                                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                        |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s2_req_size                                                                                                                                                                                                                                      | dut/tile/buffer/Queue_1/dcacheArb_io_requestor_3_replay_next                                                                                                                                                    |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                 |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/mem_reg_valid_reg                                                                                                                                                                                         |                                                                                                                                                                                                                 |                4 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |                5 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                       |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                2 |              6 |
|  jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_4_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/_T_121                                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |                4 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/count[5]_i_1_n_0                                                                                                                                                                                                                               | dut/tile/core/_T_121                                                                                                                                                                                            |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_scause[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                    |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_47[5]_i_1_n_0                                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_39[5]_i_1_n_0                                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                    |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/r_btb_updatePipe_valid                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/btb_io_resp_valid                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/wbInfo_1_rd                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                 |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                       |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                               |                                                                                                                                                                                                                 |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                      |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                             |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                    |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                  |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                     |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                 |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/release_ack_addr                                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_4[0]                                                                                                                         |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                      |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_2[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_7[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_8[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                                                       | dut/tile/buffer/Queue/_T_604_1_reg_0                                                                                                                                                                            |                2 |              7 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                  |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mie                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                6 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_6[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              7 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/value_reg[5][0]                                                                                                                                                                     |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                                     | dut/tile/buffer/Queue/_T_604_1_reg_2                                                                                                                                                                            |                4 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                                                     | dut/tile/buffer/Queue/_T_604_1_reg_3                                                                                                                                                                            |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/E[0]                                                                                                                                                                                                     | dut/tile/buffer/Queue/_T_604_1_reg_1                                                                                                                                                                            |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_reg_ctrl_ren2_i_1_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb__T_1904                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/_T_1904                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_1[0]                                                                                                                                                                                                                    | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[0]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[1]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_7[0]                                                                                                                                                                                                                    | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[2]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_3[0]                                                                                                                                                                                                                    | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/resetting                                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[1]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[4]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[7]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[6]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/wrong_path_reg_0[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[7]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[5]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[4]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[3]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_5[2]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[6]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[3]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_4[5]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                        |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                     |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                1 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                             |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |                1 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                 |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                        |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/entering_normalCase                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                2 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/reg_RW0_ren0                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_ra_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                5 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                        |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                          |                3 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                 |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_ra_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                             |                4 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/data/data_arrays_0/data_arrays_0_ext/pstore2_valid_reg                                                                                                                                                                                           |                                                                                                                                                                                                                 |                8 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                          |                4 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |                2 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_cmd_hold_reg_0[0]                                                                                                |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                          |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                     |                3 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                 |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SR[0]                                                                                                                |                5 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_medeleg                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                5 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                   |                6 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/error/a/E[0]                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                5 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue_1/value_reg_0[0]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                5 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg                                                                                                                                                                                                                         | dut/subsystem_cbus/buffer/Queue/SR[0]                                                                                                                                                                           |                4 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                        |                2 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                                     | dut/subsystem_cbus/out_xbar/SR[0]                                                                                                                                                                               |                6 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/value_reg_1                                                                                                                                                                                                                    | dut/subsystem_cbus/buffer/Queue_1/value_reg_0[0]                                                                                                                                                                |                5 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/value_1_reg_18[0]                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                6 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_2178[9]_i_3_0[0]                                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                5 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                7 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/tile/buffer/Queue/SR[0]                                                                                                                                                                                     |                5 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                          |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/tile/tlMasterXbar/_T_154[9]_i_1_n_0                                                                                                                                                                         |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                         |                4 |             11 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_40                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                4 |             11 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                2 |             11 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/state_reg[1]_0[0]                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |             11 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_36_reg_1[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |                6 |             11 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_6                                                                                                                            |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             12 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                3 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_6                                                                                                                            |                3 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                     |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                             |                6 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |               12 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                         |                3 |             12 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/E[0]                                                                                                                                                                                                                      | dut/dtm/dmiAccessChain/SR[0]                                                                                                                                                                                    |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                             |               10 |             13 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/_T_17                                                                                                                                                                                                                                    | dut/tile/dcache/s2_want_victimize                                                                                                                                                                               |                4 |             13 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/uncachedReqs_0_addr                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                6 |             13 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/s2_tlb_resp_miss_reg[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                6 |             14 |
|  jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  | dut/dtm/JtagTapController/stateMachine/AR[0]                                                                                                                                                                    |                5 |             14 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ex_reg_valid                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                7 |             14 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                          |                7 |             14 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_9                                                                                                   |                3 |             15 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                          |                5 |             15 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/blockProbeAfterGrantCount                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |             15 |
|  clk_gen/inst/clk_out2                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                3 |             15 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_6__0                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/shrinker/_T_8__T_91_en                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                        |                3 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_size_reg_0_7_0_3_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_6                                                                                                                                                                       |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/_T_tl_state_size_reg_0_7_0_3_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                5 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |               11 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                       |               10 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                          |                6 |             17 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                             |                8 |             17 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                          |                6 |             17 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_17[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_18[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_14[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_12[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_15[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_11[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                3 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tlb_sectored_entries_1_tag                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_4[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/sectored_entries_1_tag                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |                5 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___612_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___519_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                5 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/count_reg[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_3                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_2                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/pages_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_2_tag[19]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_5[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_6[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_7[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_8[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/count_reg_9[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                4 |             18 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                         |                5 |             20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/refill_fire                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                4 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                8 |             20 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_opcode__T_10_en                                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                8 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                                                     |                5 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                     |                4 |             20 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_8[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             21 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/s2_valid_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                 |               11 |             21 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_satp_mode                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               10 |             21 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/_T_41                                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |                5 |             21 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                         |               13 |             22 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               13 |             22 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_5[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             22 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_reg_flush_pipe_i_1_1                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               14 |             23 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/_T_125                                                                                                                                                                                                    | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/sigX_Z[22]_i_1_n_0                                                                                                                                       |               13 |             23 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/mem_ctrl_sqrt_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               10 |             23 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0[0]                                                                                                                         |                7 |             23 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                             |                6 |             24 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue/_T_opcode__T_10_en                                                                                                                                                                                          |                                                                                                                                                                                                                 |                3 |             24 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__4_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                 |                3 |             24 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/buffer/Queue_1/value_1_reg_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                3 |             24 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                               |               13 |             25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |               15 |             25 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             25 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___79_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___60_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___61_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               18 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___62_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___63_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_665_reg[3]                                                                                                                                                                                            | dut/tile/buffer/Queue/_T_604_1_reg_4                                                                                                                                                                            |                5 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___64_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               15 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___65_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___67_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                9 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___68_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/_T_120                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___69_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/_T_162                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___70_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___78_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___77_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___76_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___75_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               10 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___74_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               10 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___73_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               10 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___72_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___71_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                9 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___25_n_0                                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                5 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/_T_13                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               12 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                9 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                6 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                |               13 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                5 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_0_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               11 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_2_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               13 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___59_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___22_n_0                                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                8 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/sectored_entries_3_data_3                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               12 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/p_0_in10_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                5 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___54_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                9 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___55_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               16 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___56_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___57_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___58_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               14 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |               13 |             27 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                          |               21 |             27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN/_T_52                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                8 |             27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/i___87_n_0                                                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/SR[0]                                                                                                                                                                               |               11 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                          |               16 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |                9 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |               11 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |                7 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |               12 |             28 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb__T_2114                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                8 |             29 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/_T_2114                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             29 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ex_reg_rs_msb_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             30 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_40                                                                                                                                                                                                                   | dut/dtm/JtagTapController/stateMachine/currState_reg[0]_1                                                                                                                                                       |                6 |             30 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_31_0                                                                                                                                                                                                                 | dut/dtm/JtagTapController/stateMachine/dtmInfoChain_io_chainIn_capture                                                                                                                                          |                6 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/mem_reg_valid_reg_0[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               13 |             30 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_31                                                                                                                                                                                                                   | dut/dtm/JtagTapController/stateMachine/currState_reg[2]_0                                                                                                                                                       |                5 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/mem_reg_valid_reg                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               18 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               13 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               14 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               15 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_2_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_0_data_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_0_data_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___339_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               14 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/wb_ctrl_mem_reg_0[0]                                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                9 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_stvec                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               19 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_973_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_973_1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               11 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_973_3                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_973_4                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               10 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/_T_973_5                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                9 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_sepc[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               16 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mtvec                                                                                                                                                                                                                                      | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               15 |             31 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                9 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dpc[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               14 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_4_data_0[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_1_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_5_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               15 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_6_data_0[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                5 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_5_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                5 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_6_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                5 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_6_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_5_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_5_data_0[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                5 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_4_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               13 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_4_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_6_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               19 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_7_data_0[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_4_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_7_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_7_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                9 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/_T_973_2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               10 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_3_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               14 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_1_data_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_7_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               13 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_3_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_1_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_3_data_1[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_0_data_3                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_3_data_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_1_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               18 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_2_data_3[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               17 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_0_data_2                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                6 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_2_data_2[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_sectored_entries_2_data_0[33]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                8 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/doUncachedResp_reg_2[0]                                                                                                                                                                                                                          | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               13 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dscratch                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               18 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_address                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               11 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_49[57]_i_1_n_0                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               10 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_41[57]_i_1_n_0                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                7 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/state_reg[1][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                9 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_sscratch                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               25 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/featureMemPtr[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               12 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/featureMemBaseAddr[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/_T_173                                                                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               14 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               21 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/E[0]                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                7 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                        | dut/tile/fpuOpt/sfma/in_in3[31]_i_1_n_0                                                                                                                                                                         |               30 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mscratch                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               24 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/E[0]                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                7 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/E[0]                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                8 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/s2_valid_reg_0                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               15 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               14 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/wb_reg_rs2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               11 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_reg_rs2[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               12 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___340_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               21 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                                                     | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |               10 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_stval[31]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               21 |             32 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                 |                9 |             32 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                 |                9 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/divisor[32]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                9 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/inPipe_valid                                                                                                                                                                                                                                | dut/tile/fpuOpt/fpmu/_T_34_data                                                                                                                                                                                 |               19 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ifpu/inPipe_valid                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |               16 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/sfma_io_in_valid                                                                                                                                                                                                                        | dut/tile/fpuOpt/sfma/in_in2                                                                                                                                                                                     |               17 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               15 |             34 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                          |               21 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/reqs_0_addr_1                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               16 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/reqs_1_addr_0                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               17 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_8                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             34 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |               12 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_17                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_21                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_20                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_1                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_2                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_19                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_5                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_18                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               13 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_24                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               14 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_13                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               13 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_26                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               10 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_12                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_27                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               10 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_11                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_4                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_10                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_3                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                8 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_23                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                7 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_7                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                6 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_22                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_14                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_15                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               13 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_16                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_25                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_9                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/btb/idxs_6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                7 |             35 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/state_reg[1]_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               13 |             35 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/_T_5                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               11 |             35 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_0_tag                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               12 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_2_tag                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             36 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/tile/frontend/_T_3589                                                                                                                                                                                       |               27 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_1_tag                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             36 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/tlb__T_3589                                                                                                                                                                         |               30 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/tlb/superpage_entries_3_tag                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             36 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |                6 |             37 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             37 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |                7 |             37 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s1_valid_not_nacked                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               20 |             37 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue/_T_1                                                                                                                                                                               |                                                                                                                                                                                                                 |               11 |             37 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue_1/_T_opcode__T_10_en__1                                                                                                                                                                                     |                                                                                                                                                                                                                 |                5 |             38 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                           |                                                                                                                                                                                                                 |               10 |             39 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                 |                8 |             39 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_id[1]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                 |               11 |             39 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_13[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               11 |             39 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |                5 |             40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_superpage_entries_3_tag                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               15 |             41 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_superpage_entries_2_tag                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               11 |             41 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_superpage_entries_1_tag                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               12 |             41 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_superpage_entries_0_tag                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                9 |             41 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/p_0_out[83]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/p_0_out[62]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/p_0_out[41]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/p_0_out[20]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             42 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             42 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                 |               13 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s2_req_size                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               19 |             43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/fpuOpt_io_dmem_resp_val                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               23 |             43 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/p_0_out[20]                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/p_0_out[42]                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/p_0_out[64]                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/p_0_out[86]                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               14 |             45 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/fma/valid_stage0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               25 |             45 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                             |               13 |             46 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                            |               16 |             46 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                             |               30 |             47 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                            |               19 |             47 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tlb_special_entry_tag                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             47 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                            |               15 |             47 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                 |               10 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                 |               10 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                 |               13 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                           |                                                                                                                                                                                                                 |               11 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/advance_pstore1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               26 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               13 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               13 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_2                                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               13 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/ptw/tags_3                                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               14 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |                9 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |               15 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/tag_array_ext/reg_RW0_ren0                                                                                                                                                                                                             |                                                                                                                                                                                                                 |               21 |             51 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/_T_848                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               24 |             52 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |                7 |             56 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_mask_reg_0_15_0_3_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_6                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_mask_reg_0_15_0_3_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_mask_reg_0_15_0_3_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/tile/Queue_1/_T_6__0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/tile/Queue/_T_6__1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                7 |             56 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/_T_opcode__T_10_en__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               27 |             63 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                 |               18 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                 |               15 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                      |               15 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                 |               21 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                 |               25 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/remainder[65]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               29 |             66 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/featureRegFileAddr[0][7]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               20 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               28 |             69 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               31 |             72 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/inflight_reg[0]_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               26 |             73 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/inflight_reg[0]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               28 |             73 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/atomics/_T_4_0_state_reg[1]_1                                                                                                                                                                                                                 | dut/tile/buffer/Queue/_T_481_1_reg_1                                                                                                                                                                            |               36 |             74 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               10 |             78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accumulator/cmd/_T_inst_funct_reg_0_1_0_5_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               10 |             78 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_opcode__T_10_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               10 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_12                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               23 |             81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_reg_flush_pipe_i_1_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               28 |             81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_30                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               18 |             81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_48                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               22 |             81 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |               25 |             81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_66                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               19 |             81 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_83                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               26 |             81 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                 |               11 |             88 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_1                             |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/i___50_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               12 |             96 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                            |               30 |             97 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                            |               36 |             97 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                            |               34 |             98 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                               |               33 |             98 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/p_9_in                                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |               45 |            105 |
|  clk_gen/inst/clk_out1                                      | dut/tile/fpuOpt/sfma/valid                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               40 |            106 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                         |                                                                                                                                                                                                                 |               14 |            112 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                         |                                                                                                                                                                                                                 |               14 |            112 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |               14 |            112 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/_T_opcode__T_10_en                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               15 |            120 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_opcode__T_10_en                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               16 |            124 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                 |               56 |            128 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                 |               34 |            128 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_opcode_reg_0_1_0_2_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               17 |            132 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                 |               27 |            133 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/s1_valid_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               47 |            133 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                 |               41 |            133 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_csr                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               62 |            134 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/_T_inst_funct_reg_0_1_0_5_i_1__0_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               18 |            138 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                 |               55 |            144 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/_T_168                                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               18 |            144 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                 |               22 |            176 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                 |               24 |            192 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/value_1_reg_1                                                                                                                                                                                                                            | dut/tile/core/wb_ctrl_fence_i_reg_0[0]                                                                                                                                                                          |               83 |            256 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |              171 |            324 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/featureFIFO/_T_68                                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |              251 |            768 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/conv2dPE/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |              240 |            960 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |             1097 |           2229 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |              672 |           2404 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/conv2dPE/_T_177                                                                                                                                                                                                                                   | dut/tile/accel/conv2dPE/Mul8bit_269_i_2_n_0                                                                                                                                                                     |             2889 |          10800 |
|  clk_gen/inst/clk_out1                                      | dut/tile/accel/conv2dPE/_T_177                                                                                                                                                                                                                                   | dut/tile/accel/conv2dPE/Mul8bit_63_i_1_n_0                                                                                                                                                                      |             2969 |          10800 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


