<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1747760578" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/src/base_wrapper.dcp">
  <File Type="PA-TCL" Name="base_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="base_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="base_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="base_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="base_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="base_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="base_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="base_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="base_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/base/base.bd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/base/hdl/base_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="base_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/src/base.xdc">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../src/base.xdc"/>
        <Attr Name="ImportTime" Val="1747758091"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/src/base_wrapper.dcp">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../src/base_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1747758091"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_s01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_audio_direct_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_address_remap_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_s00_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pixel_pack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_s02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_uartlite_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m00_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m16_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m07_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_s00_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_direct_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m08_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_s01_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_m00_regslice_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ck_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_protocol_convert_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_btns_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_arduino_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m10_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_system_interrupts_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_tier2_xbar_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_tier2_xbar_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_tier2_xbar_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m14_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_swap_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m11_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m12_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m13_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m15_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m09_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_direct_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_shared_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_xadc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m08_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dff_en_reset_vector_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_v_vid_in_axi4s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m03_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m04_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_swap_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m05_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m06_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m07_regslice_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ilmb_v10_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_gpio_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_iic_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_intc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_slice_arduino_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m08_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_io_switch_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dlmb_v10_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_lmb_bram_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_mb_bram_ctrl_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_s00_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m00_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m01_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_microblaze_0_axi_periph_imp_m02_regslice_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_clk_wiz_1_100M_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_spi_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_timer_7"/>
  <BlockFileSet Type="BlockSrcs" Name="base_leds_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m04_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m05_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_data_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m06_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m09_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_5"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_m10_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_imp_auto_pc_6"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_s00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_m00_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_ps7_0_axi_periph_1_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rgbleds_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rst_ps7_0_fclk3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_slice_arduino_direct_iic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_slice_pmoda_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_switches_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m06_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_trace_cntrl_64_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dma_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_trace_cntrl_32_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_s00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m01_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_vtc_out_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m02_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pixel_unpack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m03_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m04_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m05_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m07_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_auto_cc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_interconnect_0_imp_m09_regslice_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_s00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_s01_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_auto_us_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_mem_intercon_imp_m00_regslice_3"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_vdma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_register_slice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_convert_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_gpio_hdmiin_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_rgb2dvi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_dvi2rgb_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_vtc_in_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axis_register_slice_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_color_convert_1"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_dynclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_hdmi_out_hpd_video_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_proc_sys_reset_pixelclk_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_axi_vdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="base_pixel_generator_0_0"/>
</GenRun>
