+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|       Port Name | Instance | Port bits | Dir |                  Remote port |                                 Documentation |
+=================+==========+===========+=====+==============================+===============================================+
|           CLKIN |          |       0-3 |   < |                 GPIO:COMBOUT | Raising-edge or differential clock pin to pll |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|          DB_IN0 |          |           |   < |                 GPIO:COMBOUT |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|       DPACLK0_I |          |         0 |   > |           HSSI:PMA_FFPLL_CLK |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|       DPACLK0_I |          |         4 |   > |          HSSI:PMA_FFPLL_CLKB |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|          EXTCLK |          |       0-1 |   > |                  GPIO:PLLDIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|     FBCLK_FPLL0 |          |           |   < |         HSSI:PMA_FBCLK_FFPLL |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|     FBCLK_IN_L0 |          |           |   < |              CMUXHG:CLKFBOUT |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|      FBLVDS_IN0 |          |           |   < |                 CBUF:FBCLKIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|     FBLVDS_OUT0 |          |           |   > |                CBUF:FBCLKOUT |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
| FPLL0_REF_IQCLK |          |           |   > |     HSSI:PMA_FFPLL_REF_IQCLK |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
| IQTXRXCLK_FPLL0 |          |           |   < |     HSSI:PMA_IQTXRXCLK_FFPLL |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         LOADEN0 |          |       0-1 |   > |            CBUF:LVDS_LOADEN0 |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|       LVDS_CLK0 |          |       0-1 |   > |               CBUF:LVDS_CLK0 |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         PLLCOUT |          |       0-8 |   > |                 CMUXCR:PLLIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         PLLCOUT |          |       0-8 |   > |                 CMUXHG:PLLIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         PLLCOUT |          |       0-8 |   > |                 CMUXHR:PLLIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         PLLCOUT |          |       5-8 |   > |                 CMUXVG:PLLIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|         PLLCOUT |          |       0-8 |   > |                 CMUXVR:PLLIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|        PLLDOUT0 |          |           |   > |                    DLL:CLOCK |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|        PLLMOUT0 |          |           |   > |                CMUXCR:PLLMIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|        PLLMOUT0 |          |           |   > |                CMUXHG:PLLMIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|        PLLMOUT0 |          |           |   > |                CMUXVG:PLLMIN |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|    PLL_CAS_OUT1 |          |           |   > |             FPLL:PLL_CAS_IN0 |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|    REFCLK_FPLL0 |          |           |   < |       HSSI:PMA_REF_IQCLK_OUT |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
| REF_IQCLK_FPLL0 |          |           |   < | HSSI:PMA_REF_IQCLK_OUT_MUXED |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
|  RX_IQCLK_FPLL0 |          |           |   < |  HSSI:PMA_RX_IQCLK_OUT_MUXED |                                          TODO |
+-----------------+----------+-----------+-----+------------------------------+-----------------------------------------------+
