;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, @0
	SUB 127, 106
	SUB @127, 106
	SUB @127, 106
	SUB 0, 2
	SUB 3, 20
	SUB @127, 106
	JMN @19, #10
	SUB #19, @240
	SUB -1, <-20
	SUB -207, <-120
	SUB 140, 300
	MOV -7, <-20
	ADD #270, <1
	ADD 30, 0
	SUB @-127, 100
	MOV -7, <-20
	JMZ <191, 106
	JMZ <191, 106
	SUB 698, @500
	SUB @127, 106
	ADD 698, @500
	JMN 1, #-1
	SPL 910, 60
	ADD @-127, 100
	SUB @127, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB @127, 106
	MOV -1, -24
	SUB @127, 106
	ADD 698, @500
	ADD 698, @500
	DJN -1, @-20
	SUB @127, 106
	SUB @127, 106
	SPL 0, #-2
	DJN -1, @-20
	SUB @0, @-2
	MOV -17, <-20
	DJN -1, @-20
	MOV -17, <-20
	SPL 0, <-54
	CMP -207, <-120
	SLT 300, 90
	MOV -17, <-20
	DJN -1, @-20
